Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Mar 28 18:44:30 2021
| Host         : T460p running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation
| Design       : project3_frame
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (9205)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9205)
---------------------------------
 There are 9205 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.393        0.000                      0                83555        0.047        0.000                      0                83555        3.000        0.000                       0                  9211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLOCK_50                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_50                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.393        0.000                      0                83555        0.121        0.000                      0                83555        3.750        0.000                       0                  9207  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               8.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.394        0.000                      0                83555        0.121        0.000                      0                83555        8.750        0.000                       0                  9207  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.393        0.000                      0                83555        0.047        0.000                      0                83555  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.838        0.000                      0                83555        0.047        0.000                      0                83555  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_50
  To Clock:  CLOCK_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[11][18]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.608ns (14.709%)  route 3.525ns (85.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 3.540 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.073     3.129    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.709     3.540    my_DE_stage/clk_out1
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][18]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.007    
                         clock uncertainty           -0.074     3.932    
    SLICE_X88Y119        FDCE (Setup_fdce_C_CE)      -0.410     3.522    my_DE_stage/regs_reg[11][18]
  -------------------------------------------------------------------
                         required time                          3.522    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[11][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.608ns (14.709%)  route 3.525ns (85.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 3.540 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.073     3.129    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.709     3.540    my_DE_stage/clk_out1
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][19]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.007    
                         clock uncertainty           -0.074     3.932    
    SLICE_X88Y119        FDCE (Setup_fdce_C_CE)      -0.410     3.522    my_DE_stage/regs_reg[11][19]
  -------------------------------------------------------------------
                         required time                          3.522    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[5][12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.704ns (16.853%)  route 3.473ns (83.147%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 3.297 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.160     1.550    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  my_MEM_stage/regs[15][12]_i_1/O
                         net (fo=16, routed)          1.507     3.181    my_DE_stage/regs_reg[1][31]_0[12]
    SLICE_X52Y95         FDCE                                         r  my_DE_stage/regs_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.466     3.297    my_DE_stage/clk_out1
    SLICE_X52Y95         FDCE                                         r  my_DE_stage/regs_reg[5][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.864    
                         clock uncertainty           -0.074     3.789    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)       -0.064     3.725    my_DE_stage/regs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          3.725    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[5][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.699ns (17.984%)  route 3.188ns (82.016%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 3.293 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.247     2.890    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X51Y87         FDCE                                         r  my_DE_stage/regs_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.462     3.293    my_DE_stage/clk_out1
    SLICE_X51Y87         FDCE                                         r  my_DE_stage/regs_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.860    
                         clock uncertainty           -0.074     3.785    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)       -0.286     3.499    my_DE_stage/regs_reg[5][5]
  -------------------------------------------------------------------
                         required time                          3.499    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[11][30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.608ns (15.642%)  route 3.279ns (84.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 3.544 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.826     2.883    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.713     3.544    my_DE_stage/clk_out1
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][30]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.011    
                         clock uncertainty           -0.074     3.936    
    SLICE_X88Y116        FDCE (Setup_fdce_C_CE)      -0.410     3.526    my_DE_stage/regs_reg[11][30]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[11][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.608ns (15.642%)  route 3.279ns (84.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 3.544 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.826     2.883    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.713     3.544    my_DE_stage/clk_out1
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.011    
                         clock uncertainty           -0.074     3.936    
    SLICE_X88Y116        FDCE (Setup_fdce_C_CE)      -0.410     3.526    my_DE_stage/regs_reg[11][31]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[3][17]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.698ns (17.508%)  route 3.289ns (82.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.146     1.535    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X81Y108        LUT3 (Prop_lut3_I1_O)        0.118     1.653 r  my_MEM_stage/regs[15][17]_i_1/O
                         net (fo=16, routed)          1.337     2.990    my_DE_stage/regs_reg[1][31]_0[17]
    SLICE_X59Y113        FDCE                                         r  my_DE_stage/regs_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.706     3.537    my_DE_stage/clk_out1
    SLICE_X59Y113        FDCE                                         r  my_DE_stage/regs_reg[3][17]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.004    
                         clock uncertainty           -0.074     3.929    
    SLICE_X59Y113        FDCE (Setup_fdce_C_D)       -0.260     3.669    my_DE_stage/regs_reg[3][17]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[2][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.699ns (18.389%)  route 3.102ns (81.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 3.292 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.162     2.805    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X51Y86         FDCE                                         r  my_DE_stage/regs_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.461     3.292    my_DE_stage/clk_out1
    SLICE_X51Y86         FDCE                                         r  my_DE_stage/regs_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.859    
                         clock uncertainty           -0.074     3.784    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)       -0.286     3.498    my_DE_stage/regs_reg[2][5]
  -------------------------------------------------------------------
                         required time                          3.498    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[6][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.699ns (18.346%)  route 3.111ns (81.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 3.292 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.170     2.814    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X52Y86         FDCE                                         r  my_DE_stage/regs_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.461     3.292    my_DE_stage/clk_out1
    SLICE_X52Y86         FDCE                                         r  my_DE_stage/regs_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.859    
                         clock uncertainty           -0.074     3.784    
    SLICE_X52Y86         FDCE (Setup_fdce_C_D)       -0.272     3.512    my_DE_stage/regs_reg[6][5]
  -------------------------------------------------------------------
                         required time                          3.512    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[11][29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.608ns (15.909%)  route 3.214ns (84.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 3.539 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.761     2.817    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X63Y115        FDCE                                         r  my_DE_stage/regs_reg[11][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.708     3.539    my_DE_stage/clk_out1
    SLICE_X63Y115        FDCE                                         r  my_DE_stage/regs_reg[11][29]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.006    
                         clock uncertainty           -0.074     3.931    
    SLICE_X63Y115        FDCE (Setup_fdce_C_CE)      -0.410     3.521    my_DE_stage/regs_reg[11][29]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  0.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.579    -0.652    my_AGEX_stage/clk_out1
    SLICE_X67Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  my_AGEX_stage/AGEX_latch_reg[23]/Q
                         net (fo=128, routed)         0.140    -0.371    my_MEM_stage/dmem_reg_6912_7167_11_11/D
    SLICE_X66Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.848    -0.892    my_MEM_stage/dmem_reg_6912_7167_11_11/WCLK
    SLICE_X66Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.636    
    SLICE_X66Y93         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.492    my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.039%)  route 0.172ns (54.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X59Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  my_AGEX_stage/AGEX_latch_reg[20]/Q
                         net (fo=129, routed)         0.172    -0.342    my_MEM_stage/dmem_reg_7680_7935_8_8/D
    SLICE_X54Y90         RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_7680_7935_8_8/WCLK
    SLICE_X54Y90         RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.621    
    SLICE_X54Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.477    my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X55Y92         FDCE                                         r  my_DE_stage/DE_latch_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[49]/Q
                         net (fo=80, routed)          0.070    -0.445    my_AGEX_stage/AGEX_latch_reg[139]_0[10]
    SLICE_X55Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_AGEX_stage/clk_out1
    SLICE_X55Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[16]/C
                         clock pessimism              0.239    -0.656    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.075    -0.581    my_AGEX_stage/AGEX_latch_reg[16]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[14]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.557%)  route 0.116ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X60Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.527 r  my_AGEX_stage/AGEX_latch_reg[14]_rep/Q
                         net (fo=128, routed)         0.116    -0.412    my_MEM_stage/dmem_reg_5120_5375_2_2/D
    SLICE_X62Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_5120_5375_2_2/WCLK
    SLICE_X62Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.640    
    SLICE_X62Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090    -0.550    my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/CLK
                         clock pessimism              0.251    -0.635    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.326    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/CLK
                         clock pessimism              0.251    -0.635    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.326    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/CLK
                         clock pessimism              0.251    -0.635    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.326    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.635    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.326    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.657    -0.574    my_DE_stage/clk_out1
    SLICE_X60Y114        FDCE                                         r  my_DE_stage/DE_latch_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  my_DE_stage/DE_latch_reg[61]/Q
                         net (fo=12, routed)          0.078    -0.355    my_AGEX_stage/AGEX_latch_reg[139]_0[22]
    SLICE_X60Y114        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.929    -0.811    my_AGEX_stage/clk_out1
    SLICE_X60Y114        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X60Y114        FDCE (Hold_fdce_C_D)         0.075    -0.499    my_AGEX_stage/AGEX_latch_reg[28]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[46]_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.946%)  route 0.330ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.582    -0.649    my_AGEX_stage/clk_out1
    SLICE_X85Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[46]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  my_AGEX_stage/AGEX_latch_reg[46]_replica_8/Q
                         net (fo=809, routed)         0.330    -0.179    my_MEM_stage/dmem_reg_4096_4351_3_3/A0
    SLICE_X82Y92         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.851    -0.889    my_MEM_stage/dmem_reg_4096_4351_3_3/WCLK
    SLICE_X82Y92         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.633    
    SLICE_X82Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.323    my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y101    my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X87Y90     my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y91     my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y92     my_AGEX_stage/AGEX_latch_reg[134]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y92     my_AGEX_stage/AGEX_latch_reg[135]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X67Y92     my_AGEX_stage/AGEX_latch_reg[136]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X67Y92     my_AGEX_stage/AGEX_latch_reg[137]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y92     my_AGEX_stage/AGEX_latch_reg[138]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y53     my_MEM_stage/dmem_reg_1024_1279_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y74     my_MEM_stage/dmem_reg_14592_14847_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y74     my_MEM_stage/dmem_reg_14592_14847_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y74     my_MEM_stage/dmem_reg_14592_14847_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y74     my_MEM_stage/dmem_reg_14592_14847_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X86Y111    my_MEM_stage/dmem_reg_1536_1791_30_30/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X86Y111    my_MEM_stage/dmem_reg_1536_1791_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X86Y111    my_MEM_stage/dmem_reg_1536_1791_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X86Y111    my_MEM_stage/dmem_reg_1536_1791_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y68     my_MEM_stage/dmem_reg_2048_2303_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y53     my_MEM_stage/dmem_reg_1024_1279_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X92Y58     my_MEM_stage/dmem_reg_11520_11775_15_15/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X92Y58     my_MEM_stage/dmem_reg_11520_11775_15_15/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X92Y58     my_MEM_stage/dmem_reg_11520_11775_15_15/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X92Y58     my_MEM_stage/dmem_reg_11520_11775_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y110    my_MEM_stage/dmem_reg_12544_12799_26_26/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y110    my_MEM_stage/dmem_reg_12544_12799_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y110    my_MEM_stage/dmem_reg_12544_12799_26_26/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y110    my_MEM_stage/dmem_reg_12544_12799_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y110    my_MEM_stage/dmem_reg_12544_12799_26_26/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][18]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.608ns (14.709%)  route 3.525ns (85.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.073     3.129    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.709     8.540    my_DE_stage/clk_out1
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][18]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X88Y119        FDCE (Setup_fdce_C_CE)      -0.410     8.523    my_DE_stage/regs_reg[11][18]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.608ns (14.709%)  route 3.525ns (85.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.073     3.129    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.709     8.540    my_DE_stage/clk_out1
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][19]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X88Y119        FDCE (Setup_fdce_C_CE)      -0.410     8.523    my_DE_stage/regs_reg[11][19]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.704ns (16.853%)  route 3.473ns (83.147%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.160     1.550    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  my_MEM_stage/regs[15][12]_i_1/O
                         net (fo=16, routed)          1.507     3.181    my_DE_stage/regs_reg[1][31]_0[12]
    SLICE_X52Y95         FDCE                                         r  my_DE_stage/regs_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.466     8.297    my_DE_stage/clk_out1
    SLICE_X52Y95         FDCE                                         r  my_DE_stage/regs_reg[5][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.864    
                         clock uncertainty           -0.074     8.790    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)       -0.064     8.726    my_DE_stage/regs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.699ns (17.984%)  route 3.188ns (82.016%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 8.293 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.247     2.890    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X51Y87         FDCE                                         r  my_DE_stage/regs_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.462     8.293    my_DE_stage/clk_out1
    SLICE_X51Y87         FDCE                                         r  my_DE_stage/regs_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.860    
                         clock uncertainty           -0.074     8.786    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)       -0.286     8.500    my_DE_stage/regs_reg[5][5]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.608ns (15.642%)  route 3.279ns (84.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 8.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.826     2.883    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.713     8.544    my_DE_stage/clk_out1
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][30]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X88Y116        FDCE (Setup_fdce_C_CE)      -0.410     8.527    my_DE_stage/regs_reg[11][30]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.608ns (15.642%)  route 3.279ns (84.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 8.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.826     2.883    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.713     8.544    my_DE_stage/clk_out1
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X88Y116        FDCE (Setup_fdce_C_CE)      -0.410     8.527    my_DE_stage/regs_reg[11][31]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[3][17]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.698ns (17.508%)  route 3.289ns (82.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.146     1.535    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X81Y108        LUT3 (Prop_lut3_I1_O)        0.118     1.653 r  my_MEM_stage/regs[15][17]_i_1/O
                         net (fo=16, routed)          1.337     2.990    my_DE_stage/regs_reg[1][31]_0[17]
    SLICE_X59Y113        FDCE                                         r  my_DE_stage/regs_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.706     8.537    my_DE_stage/clk_out1
    SLICE_X59Y113        FDCE                                         r  my_DE_stage/regs_reg[3][17]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X59Y113        FDCE (Setup_fdce_C_D)       -0.260     8.670    my_DE_stage/regs_reg[3][17]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[2][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.699ns (18.389%)  route 3.102ns (81.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 8.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.162     2.805    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X51Y86         FDCE                                         r  my_DE_stage/regs_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.461     8.292    my_DE_stage/clk_out1
    SLICE_X51Y86         FDCE                                         r  my_DE_stage/regs_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.859    
                         clock uncertainty           -0.074     8.785    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)       -0.286     8.499    my_DE_stage/regs_reg[2][5]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[6][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.699ns (18.346%)  route 3.111ns (81.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 8.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.170     2.814    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X52Y86         FDCE                                         r  my_DE_stage/regs_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.461     8.292    my_DE_stage/clk_out1
    SLICE_X52Y86         FDCE                                         r  my_DE_stage/regs_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.859    
                         clock uncertainty           -0.074     8.785    
    SLICE_X52Y86         FDCE (Setup_fdce_C_D)       -0.272     8.513    my_DE_stage/regs_reg[6][5]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.608ns (15.909%)  route 3.214ns (84.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.761     2.817    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X63Y115        FDCE                                         r  my_DE_stage/regs_reg[11][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.708     8.539    my_DE_stage/clk_out1
    SLICE_X63Y115        FDCE                                         r  my_DE_stage/regs_reg[11][29]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X63Y115        FDCE (Setup_fdce_C_CE)      -0.410     8.522    my_DE_stage/regs_reg[11][29]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.579    -0.652    my_AGEX_stage/clk_out1
    SLICE_X67Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  my_AGEX_stage/AGEX_latch_reg[23]/Q
                         net (fo=128, routed)         0.140    -0.371    my_MEM_stage/dmem_reg_6912_7167_11_11/D
    SLICE_X66Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.848    -0.892    my_MEM_stage/dmem_reg_6912_7167_11_11/WCLK
    SLICE_X66Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.636    
    SLICE_X66Y93         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.492    my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.039%)  route 0.172ns (54.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X59Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  my_AGEX_stage/AGEX_latch_reg[20]/Q
                         net (fo=129, routed)         0.172    -0.342    my_MEM_stage/dmem_reg_7680_7935_8_8/D
    SLICE_X54Y90         RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_7680_7935_8_8/WCLK
    SLICE_X54Y90         RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.621    
    SLICE_X54Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.477    my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X55Y92         FDCE                                         r  my_DE_stage/DE_latch_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[49]/Q
                         net (fo=80, routed)          0.070    -0.445    my_AGEX_stage/AGEX_latch_reg[139]_0[10]
    SLICE_X55Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_AGEX_stage/clk_out1
    SLICE_X55Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[16]/C
                         clock pessimism              0.239    -0.656    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.075    -0.581    my_AGEX_stage/AGEX_latch_reg[16]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[14]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.557%)  route 0.116ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X60Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.527 r  my_AGEX_stage/AGEX_latch_reg[14]_rep/Q
                         net (fo=128, routed)         0.116    -0.412    my_MEM_stage/dmem_reg_5120_5375_2_2/D
    SLICE_X62Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_5120_5375_2_2/WCLK
    SLICE_X62Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.640    
    SLICE_X62Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090    -0.550    my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/CLK
                         clock pessimism              0.251    -0.635    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.326    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/CLK
                         clock pessimism              0.251    -0.635    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.326    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/CLK
                         clock pessimism              0.251    -0.635    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.326    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.635    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.326    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.657    -0.574    my_DE_stage/clk_out1
    SLICE_X60Y114        FDCE                                         r  my_DE_stage/DE_latch_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  my_DE_stage/DE_latch_reg[61]/Q
                         net (fo=12, routed)          0.078    -0.355    my_AGEX_stage/AGEX_latch_reg[139]_0[22]
    SLICE_X60Y114        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.929    -0.811    my_AGEX_stage/clk_out1
    SLICE_X60Y114        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X60Y114        FDCE (Hold_fdce_C_D)         0.075    -0.499    my_AGEX_stage/AGEX_latch_reg[28]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[46]_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.946%)  route 0.330ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.582    -0.649    my_AGEX_stage/clk_out1
    SLICE_X85Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[46]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  my_AGEX_stage/AGEX_latch_reg[46]_replica_8/Q
                         net (fo=809, routed)         0.330    -0.179    my_MEM_stage/dmem_reg_4096_4351_3_3/A0
    SLICE_X82Y92         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.851    -0.889    my_MEM_stage/dmem_reg_4096_4351_3_3/WCLK
    SLICE_X82Y92         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.633    
    SLICE_X82Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.323    my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y101    my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X87Y90     my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X85Y91     my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X80Y92     my_AGEX_stage/AGEX_latch_reg[134]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X80Y92     my_AGEX_stage/AGEX_latch_reg[135]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X67Y92     my_AGEX_stage/AGEX_latch_reg[136]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X67Y92     my_AGEX_stage/AGEX_latch_reg[137]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X80Y92     my_AGEX_stage/AGEX_latch_reg[138]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y86     my_MEM_stage/dmem_reg_1024_1279_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y83     my_MEM_stage/dmem_reg_1024_1279_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y83     my_MEM_stage/dmem_reg_1024_1279_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y83     my_MEM_stage/dmem_reg_1024_1279_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y83     my_MEM_stage/dmem_reg_1024_1279_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y53     my_MEM_stage/dmem_reg_1024_1279_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X96Y100    my_MEM_stage/dmem_reg_11520_11775_16_16/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X96Y100    my_MEM_stage/dmem_reg_11520_11775_16_16/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y110    my_MEM_stage/dmem_reg_12544_12799_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y110    my_MEM_stage/dmem_reg_12544_12799_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y86     my_MEM_stage/dmem_reg_1024_1279_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y83     my_MEM_stage/dmem_reg_1024_1279_4_4/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y83     my_MEM_stage/dmem_reg_1024_1279_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y83     my_MEM_stage/dmem_reg_1024_1279_4_4/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y83     my_MEM_stage/dmem_reg_1024_1279_4_4/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y53     my_MEM_stage/dmem_reg_1024_1279_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X92Y58     my_MEM_stage/dmem_reg_11520_11775_15_15/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X92Y58     my_MEM_stage/dmem_reg_11520_11775_15_15/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X92Y58     my_MEM_stage/dmem_reg_11520_11775_15_15/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X92Y58     my_MEM_stage/dmem_reg_11520_11775_15_15/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][18]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.608ns (14.709%)  route 3.525ns (85.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 3.540 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.073     3.129    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.709     3.540    my_DE_stage/clk_out1
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][18]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.007    
                         clock uncertainty           -0.074     3.932    
    SLICE_X88Y119        FDCE (Setup_fdce_C_CE)      -0.410     3.522    my_DE_stage/regs_reg[11][18]
  -------------------------------------------------------------------
                         required time                          3.522    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.608ns (14.709%)  route 3.525ns (85.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 3.540 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.073     3.129    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.709     3.540    my_DE_stage/clk_out1
    SLICE_X88Y119        FDCE                                         r  my_DE_stage/regs_reg[11][19]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.007    
                         clock uncertainty           -0.074     3.932    
    SLICE_X88Y119        FDCE (Setup_fdce_C_CE)      -0.410     3.522    my_DE_stage/regs_reg[11][19]
  -------------------------------------------------------------------
                         required time                          3.522    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.704ns (16.853%)  route 3.473ns (83.147%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 3.297 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.160     1.550    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  my_MEM_stage/regs[15][12]_i_1/O
                         net (fo=16, routed)          1.507     3.181    my_DE_stage/regs_reg[1][31]_0[12]
    SLICE_X52Y95         FDCE                                         r  my_DE_stage/regs_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.466     3.297    my_DE_stage/clk_out1
    SLICE_X52Y95         FDCE                                         r  my_DE_stage/regs_reg[5][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.864    
                         clock uncertainty           -0.074     3.789    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)       -0.064     3.725    my_DE_stage/regs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          3.725    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.699ns (17.984%)  route 3.188ns (82.016%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 3.293 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.247     2.890    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X51Y87         FDCE                                         r  my_DE_stage/regs_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.462     3.293    my_DE_stage/clk_out1
    SLICE_X51Y87         FDCE                                         r  my_DE_stage/regs_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.860    
                         clock uncertainty           -0.074     3.785    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)       -0.286     3.499    my_DE_stage/regs_reg[5][5]
  -------------------------------------------------------------------
                         required time                          3.499    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.608ns (15.642%)  route 3.279ns (84.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 3.544 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.826     2.883    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.713     3.544    my_DE_stage/clk_out1
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][30]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.011    
                         clock uncertainty           -0.074     3.936    
    SLICE_X88Y116        FDCE (Setup_fdce_C_CE)      -0.410     3.526    my_DE_stage/regs_reg[11][30]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.608ns (15.642%)  route 3.279ns (84.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 3.544 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.826     2.883    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.713     3.544    my_DE_stage/clk_out1
    SLICE_X88Y116        FDCE                                         r  my_DE_stage/regs_reg[11][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.011    
                         clock uncertainty           -0.074     3.936    
    SLICE_X88Y116        FDCE (Setup_fdce_C_CE)      -0.410     3.526    my_DE_stage/regs_reg[11][31]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[3][17]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.698ns (17.508%)  route 3.289ns (82.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.146     1.535    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X81Y108        LUT3 (Prop_lut3_I1_O)        0.118     1.653 r  my_MEM_stage/regs[15][17]_i_1/O
                         net (fo=16, routed)          1.337     2.990    my_DE_stage/regs_reg[1][31]_0[17]
    SLICE_X59Y113        FDCE                                         r  my_DE_stage/regs_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.706     3.537    my_DE_stage/clk_out1
    SLICE_X59Y113        FDCE                                         r  my_DE_stage/regs_reg[3][17]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.004    
                         clock uncertainty           -0.074     3.929    
    SLICE_X59Y113        FDCE (Setup_fdce_C_D)       -0.260     3.669    my_DE_stage/regs_reg[3][17]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[2][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.699ns (18.389%)  route 3.102ns (81.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 3.292 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.162     2.805    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X51Y86         FDCE                                         r  my_DE_stage/regs_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.461     3.292    my_DE_stage/clk_out1
    SLICE_X51Y86         FDCE                                         r  my_DE_stage/regs_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.859    
                         clock uncertainty           -0.074     3.784    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)       -0.286     3.498    my_DE_stage/regs_reg[2][5]
  -------------------------------------------------------------------
                         required time                          3.498    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[6][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.699ns (18.346%)  route 3.111ns (81.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 3.292 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.720    -0.996    my_MEM_stage/clk_out1
    SLICE_X81Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.540 f  my_MEM_stage/MEM_latch_reg[200]/Q
                         net (fo=1, routed)           0.806     0.266    my_MEM_stage/MEM_latch_out[200]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.390 r  my_MEM_stage/regs[15][31]_i_3/O
                         net (fo=32, routed)          1.135     1.524    my_MEM_stage/regs[15][31]_i_3_n_0
    SLICE_X67Y84         LUT3 (Prop_lut3_I1_O)        0.119     1.643 r  my_MEM_stage/regs[15][5]_i_1/O
                         net (fo=16, routed)          1.170     2.814    my_DE_stage/regs_reg[1][31]_0[5]
    SLICE_X52Y86         FDCE                                         r  my_DE_stage/regs_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.461     3.292    my_DE_stage/clk_out1
    SLICE_X52Y86         FDCE                                         r  my_DE_stage/regs_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.859    
                         clock uncertainty           -0.074     3.784    
    SLICE_X52Y86         FDCE (Setup_fdce_C_D)       -0.272     3.512    my_DE_stage/regs_reg[6][5]
  -------------------------------------------------------------------
                         required time                          3.512    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.608ns (15.909%)  route 3.214ns (84.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 3.539 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X56Y96         FDCE                                         r  my_MEM_stage/MEM_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[40]/Q
                         net (fo=16, routed)          1.452     0.904    my_MEM_stage/MEM_latch_out[40]
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.056 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          1.761     2.817    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X63Y115        FDCE                                         r  my_DE_stage/regs_reg[11][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.708     3.539    my_DE_stage/clk_out1
    SLICE_X63Y115        FDCE                                         r  my_DE_stage/regs_reg[11][29]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.006    
                         clock uncertainty           -0.074     3.931    
    SLICE_X63Y115        FDCE (Setup_fdce_C_CE)      -0.410     3.521    my_DE_stage/regs_reg[11][29]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  0.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.579    -0.652    my_AGEX_stage/clk_out1
    SLICE_X67Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  my_AGEX_stage/AGEX_latch_reg[23]/Q
                         net (fo=128, routed)         0.140    -0.371    my_MEM_stage/dmem_reg_6912_7167_11_11/D
    SLICE_X66Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.848    -0.892    my_MEM_stage/dmem_reg_6912_7167_11_11/WCLK
    SLICE_X66Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.636    
                         clock uncertainty            0.074    -0.562    
    SLICE_X66Y93         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.418    my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.039%)  route 0.172ns (54.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X59Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  my_AGEX_stage/AGEX_latch_reg[20]/Q
                         net (fo=129, routed)         0.172    -0.342    my_MEM_stage/dmem_reg_7680_7935_8_8/D
    SLICE_X54Y90         RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_7680_7935_8_8/WCLK
    SLICE_X54Y90         RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X54Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.403    my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X55Y92         FDCE                                         r  my_DE_stage/DE_latch_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[49]/Q
                         net (fo=80, routed)          0.070    -0.445    my_AGEX_stage/AGEX_latch_reg[139]_0[10]
    SLICE_X55Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_AGEX_stage/clk_out1
    SLICE_X55Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[16]/C
                         clock pessimism              0.239    -0.656    
                         clock uncertainty            0.074    -0.582    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.075    -0.507    my_AGEX_stage/AGEX_latch_reg[16]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[14]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.557%)  route 0.116ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X60Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.527 r  my_AGEX_stage/AGEX_latch_reg[14]_rep/Q
                         net (fo=128, routed)         0.116    -0.412    my_MEM_stage/dmem_reg_5120_5375_2_2/D
    SLICE_X62Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_5120_5375_2_2/WCLK
    SLICE_X62Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.640    
                         clock uncertainty            0.074    -0.566    
    SLICE_X62Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090    -0.476    my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/CLK
                         clock pessimism              0.251    -0.635    
                         clock uncertainty            0.074    -0.561    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.252    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/CLK
                         clock pessimism              0.251    -0.635    
                         clock uncertainty            0.074    -0.561    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.252    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/CLK
                         clock pessimism              0.251    -0.635    
                         clock uncertainty            0.074    -0.561    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.252    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.635    
                         clock uncertainty            0.074    -0.561    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.252    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.657    -0.574    my_DE_stage/clk_out1
    SLICE_X60Y114        FDCE                                         r  my_DE_stage/DE_latch_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  my_DE_stage/DE_latch_reg[61]/Q
                         net (fo=12, routed)          0.078    -0.355    my_AGEX_stage/AGEX_latch_reg[139]_0[22]
    SLICE_X60Y114        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.929    -0.811    my_AGEX_stage/clk_out1
    SLICE_X60Y114        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/C
                         clock pessimism              0.237    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X60Y114        FDCE (Hold_fdce_C_D)         0.075    -0.425    my_AGEX_stage/AGEX_latch_reg[28]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[46]_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.946%)  route 0.330ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.582    -0.649    my_AGEX_stage/clk_out1
    SLICE_X85Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[46]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  my_AGEX_stage/AGEX_latch_reg[46]_replica_8/Q
                         net (fo=809, routed)         0.330    -0.179    my_MEM_stage/dmem_reg_4096_4351_3_3/A0
    SLICE_X82Y92         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.851    -0.889    my_MEM_stage/dmem_reg_4096_4351_3_3/WCLK
    SLICE_X82Y92         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.633    
                         clock uncertainty            0.074    -0.559    
    SLICE_X82Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.249    my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.263ns  (logic 1.072ns (12.973%)  route 7.191ns (87.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.914     9.198    my_AGEX_stage/clk_out1
    SLICE_X81Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.419     9.617 r  my_AGEX_stage/AGEX_latch_reg[58]/Q
                         net (fo=100, routed)         2.208    11.825    my_AGEX_stage/Q[52]
    SLICE_X67Y124        LUT2 (Prop_lut2_I1_O)        0.327    12.152 f  my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2/O
                         net (fo=7, routed)           1.176    13.327    my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2_n_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I5_O)        0.326    13.653 r  my_AGEX_stage/dmem_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         3.808    17.461    my_MEM_stage/dmem_reg_15104_15359_8_8/WE
    SLICE_X92Y45         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.622    18.454    my_MEM_stage/dmem_reg_15104_15359_8_8/WCLK
    SLICE_X92Y45         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_A/CLK
                         clock pessimism              0.452    18.906    
                         clock uncertainty           -0.074    18.832    
    SLICE_X92Y45         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.299    my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.299    
                         arrival time                         -17.461    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.263ns  (logic 1.072ns (12.973%)  route 7.191ns (87.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.914     9.198    my_AGEX_stage/clk_out1
    SLICE_X81Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.419     9.617 r  my_AGEX_stage/AGEX_latch_reg[58]/Q
                         net (fo=100, routed)         2.208    11.825    my_AGEX_stage/Q[52]
    SLICE_X67Y124        LUT2 (Prop_lut2_I1_O)        0.327    12.152 f  my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2/O
                         net (fo=7, routed)           1.176    13.327    my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2_n_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I5_O)        0.326    13.653 r  my_AGEX_stage/dmem_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         3.808    17.461    my_MEM_stage/dmem_reg_15104_15359_8_8/WE
    SLICE_X92Y45         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.622    18.454    my_MEM_stage/dmem_reg_15104_15359_8_8/WCLK
    SLICE_X92Y45         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_B/CLK
                         clock pessimism              0.452    18.906    
                         clock uncertainty           -0.074    18.832    
    SLICE_X92Y45         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.299    my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.299    
                         arrival time                         -17.461    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.263ns  (logic 1.072ns (12.973%)  route 7.191ns (87.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.914     9.198    my_AGEX_stage/clk_out1
    SLICE_X81Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.419     9.617 r  my_AGEX_stage/AGEX_latch_reg[58]/Q
                         net (fo=100, routed)         2.208    11.825    my_AGEX_stage/Q[52]
    SLICE_X67Y124        LUT2 (Prop_lut2_I1_O)        0.327    12.152 f  my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2/O
                         net (fo=7, routed)           1.176    13.327    my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2_n_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I5_O)        0.326    13.653 r  my_AGEX_stage/dmem_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         3.808    17.461    my_MEM_stage/dmem_reg_15104_15359_8_8/WE
    SLICE_X92Y45         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.622    18.454    my_MEM_stage/dmem_reg_15104_15359_8_8/WCLK
    SLICE_X92Y45         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_C/CLK
                         clock pessimism              0.452    18.906    
                         clock uncertainty           -0.074    18.832    
    SLICE_X92Y45         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.299    my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.299    
                         arrival time                         -17.461    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.263ns  (logic 1.072ns (12.973%)  route 7.191ns (87.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.914     9.198    my_AGEX_stage/clk_out1
    SLICE_X81Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.419     9.617 r  my_AGEX_stage/AGEX_latch_reg[58]/Q
                         net (fo=100, routed)         2.208    11.825    my_AGEX_stage/Q[52]
    SLICE_X67Y124        LUT2 (Prop_lut2_I1_O)        0.327    12.152 f  my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2/O
                         net (fo=7, routed)           1.176    13.327    my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2_n_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I5_O)        0.326    13.653 r  my_AGEX_stage/dmem_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         3.808    17.461    my_MEM_stage/dmem_reg_15104_15359_8_8/WE
    SLICE_X92Y45         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.622    18.454    my_MEM_stage/dmem_reg_15104_15359_8_8/WCLK
    SLICE_X92Y45         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_D/CLK
                         clock pessimism              0.452    18.906    
                         clock uncertainty           -0.074    18.832    
    SLICE_X92Y45         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.299    my_MEM_stage/dmem_reg_15104_15359_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         18.299    
                         arrival time                         -17.461    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.330ns  (logic 0.580ns (6.963%)  route 7.750ns (93.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 18.386 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.721     9.005    my_AGEX_stage/clk_out1
    SLICE_X83Y96         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE (Prop_fdce_C_Q)         0.456     9.461 r  my_AGEX_stage/AGEX_latch_reg[55]_rep__1/Q
                         net (fo=96, routed)          3.166    12.626    my_AGEX_stage/AGEX_latch_reg[55]_rep__1_0
    SLICE_X84Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.750 r  my_AGEX_stage/dmem_reg_1536_1791_0_0_i_1/O
                         net (fo=128, routed)         4.584    17.334    my_MEM_stage/dmem_reg_1536_1791_2_2/WE
    SLICE_X54Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.554    18.386    my_MEM_stage/dmem_reg_1536_1791_2_2/WCLK
    SLICE_X54Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_A/CLK
                         clock pessimism              0.452    18.838    
                         clock uncertainty           -0.074    18.764    
    SLICE_X54Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.231    my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.231    
                         arrival time                         -17.334    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.330ns  (logic 0.580ns (6.963%)  route 7.750ns (93.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 18.386 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.721     9.005    my_AGEX_stage/clk_out1
    SLICE_X83Y96         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE (Prop_fdce_C_Q)         0.456     9.461 r  my_AGEX_stage/AGEX_latch_reg[55]_rep__1/Q
                         net (fo=96, routed)          3.166    12.626    my_AGEX_stage/AGEX_latch_reg[55]_rep__1_0
    SLICE_X84Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.750 r  my_AGEX_stage/dmem_reg_1536_1791_0_0_i_1/O
                         net (fo=128, routed)         4.584    17.334    my_MEM_stage/dmem_reg_1536_1791_2_2/WE
    SLICE_X54Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.554    18.386    my_MEM_stage/dmem_reg_1536_1791_2_2/WCLK
    SLICE_X54Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_B/CLK
                         clock pessimism              0.452    18.838    
                         clock uncertainty           -0.074    18.764    
    SLICE_X54Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.231    my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.231    
                         arrival time                         -17.334    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.330ns  (logic 0.580ns (6.963%)  route 7.750ns (93.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 18.386 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.721     9.005    my_AGEX_stage/clk_out1
    SLICE_X83Y96         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE (Prop_fdce_C_Q)         0.456     9.461 r  my_AGEX_stage/AGEX_latch_reg[55]_rep__1/Q
                         net (fo=96, routed)          3.166    12.626    my_AGEX_stage/AGEX_latch_reg[55]_rep__1_0
    SLICE_X84Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.750 r  my_AGEX_stage/dmem_reg_1536_1791_0_0_i_1/O
                         net (fo=128, routed)         4.584    17.334    my_MEM_stage/dmem_reg_1536_1791_2_2/WE
    SLICE_X54Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.554    18.386    my_MEM_stage/dmem_reg_1536_1791_2_2/WCLK
    SLICE_X54Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_C/CLK
                         clock pessimism              0.452    18.838    
                         clock uncertainty           -0.074    18.764    
    SLICE_X54Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.231    my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.231    
                         arrival time                         -17.334    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.330ns  (logic 0.580ns (6.963%)  route 7.750ns (93.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 18.386 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.721     9.005    my_AGEX_stage/clk_out1
    SLICE_X83Y96         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE (Prop_fdce_C_Q)         0.456     9.461 r  my_AGEX_stage/AGEX_latch_reg[55]_rep__1/Q
                         net (fo=96, routed)          3.166    12.626    my_AGEX_stage/AGEX_latch_reg[55]_rep__1_0
    SLICE_X84Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.750 r  my_AGEX_stage/dmem_reg_1536_1791_0_0_i_1/O
                         net (fo=128, routed)         4.584    17.334    my_MEM_stage/dmem_reg_1536_1791_2_2/WE
    SLICE_X54Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.554    18.386    my_MEM_stage/dmem_reg_1536_1791_2_2/WCLK
    SLICE_X54Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_D/CLK
                         clock pessimism              0.452    18.838    
                         clock uncertainty           -0.074    18.764    
    SLICE_X54Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.231    my_MEM_stage/dmem_reg_1536_1791_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         18.231    
                         arrival time                         -17.334    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_9_9/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.198ns  (logic 1.072ns (13.076%)  route 7.126ns (86.924%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.914     9.198    my_AGEX_stage/clk_out1
    SLICE_X81Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.419     9.617 r  my_AGEX_stage/AGEX_latch_reg[58]/Q
                         net (fo=100, routed)         2.208    11.825    my_AGEX_stage/Q[52]
    SLICE_X67Y124        LUT2 (Prop_lut2_I1_O)        0.327    12.152 f  my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2/O
                         net (fo=7, routed)           1.176    13.327    my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2_n_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I5_O)        0.326    13.653 r  my_AGEX_stage/dmem_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         3.742    17.396    my_MEM_stage/dmem_reg_15104_15359_9_9/WE
    SLICE_X96Y46         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_9_9/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.624    18.456    my_MEM_stage/dmem_reg_15104_15359_9_9/WCLK
    SLICE_X96Y46         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_9_9/RAMS64E_A/CLK
                         clock pessimism              0.452    18.908    
                         clock uncertainty           -0.074    18.834    
    SLICE_X96Y46         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.301    my_MEM_stage/dmem_reg_15104_15359_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_9_9/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.198ns  (logic 1.072ns (13.076%)  route 7.126ns (86.924%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.914     9.198    my_AGEX_stage/clk_out1
    SLICE_X81Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.419     9.617 r  my_AGEX_stage/AGEX_latch_reg[58]/Q
                         net (fo=100, routed)         2.208    11.825    my_AGEX_stage/Q[52]
    SLICE_X67Y124        LUT2 (Prop_lut2_I1_O)        0.327    12.152 f  my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2/O
                         net (fo=7, routed)           1.176    13.327    my_AGEX_stage/dmem_reg_6912_7167_0_0_i_2_n_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I5_O)        0.326    13.653 r  my_AGEX_stage/dmem_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         3.742    17.396    my_MEM_stage/dmem_reg_15104_15359_9_9/WE
    SLICE_X96Y46         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_9_9/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        1.624    18.456    my_MEM_stage/dmem_reg_15104_15359_9_9/WCLK
    SLICE_X96Y46         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_9_9/RAMS64E_B/CLK
                         clock pessimism              0.452    18.908    
                         clock uncertainty           -0.074    18.834    
    SLICE_X96Y46         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.301    my_MEM_stage/dmem_reg_15104_15359_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                  0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.579    -0.652    my_AGEX_stage/clk_out1
    SLICE_X67Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  my_AGEX_stage/AGEX_latch_reg[23]/Q
                         net (fo=128, routed)         0.140    -0.371    my_MEM_stage/dmem_reg_6912_7167_11_11/D
    SLICE_X66Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.848    -0.892    my_MEM_stage/dmem_reg_6912_7167_11_11/WCLK
    SLICE_X66Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.636    
                         clock uncertainty            0.074    -0.562    
    SLICE_X66Y93         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.418    my_MEM_stage/dmem_reg_6912_7167_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.039%)  route 0.172ns (54.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X59Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  my_AGEX_stage/AGEX_latch_reg[20]/Q
                         net (fo=129, routed)         0.172    -0.342    my_MEM_stage/dmem_reg_7680_7935_8_8/D
    SLICE_X54Y90         RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_7680_7935_8_8/WCLK
    SLICE_X54Y90         RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X54Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.403    my_MEM_stage/dmem_reg_7680_7935_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X55Y92         FDCE                                         r  my_DE_stage/DE_latch_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[49]/Q
                         net (fo=80, routed)          0.070    -0.445    my_AGEX_stage/AGEX_latch_reg[139]_0[10]
    SLICE_X55Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_AGEX_stage/clk_out1
    SLICE_X55Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[16]/C
                         clock pessimism              0.239    -0.656    
                         clock uncertainty            0.074    -0.582    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.075    -0.507    my_AGEX_stage/AGEX_latch_reg[16]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[14]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.557%)  route 0.116ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X60Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.527 r  my_AGEX_stage/AGEX_latch_reg[14]_rep/Q
                         net (fo=128, routed)         0.116    -0.412    my_MEM_stage/dmem_reg_5120_5375_2_2/D
    SLICE_X62Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_5120_5375_2_2/WCLK
    SLICE_X62Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.640    
                         clock uncertainty            0.074    -0.566    
    SLICE_X62Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090    -0.476    my_MEM_stage/dmem_reg_5120_5375_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A/CLK
                         clock pessimism              0.251    -0.635    
                         clock uncertainty            0.074    -0.561    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.252    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B/CLK
                         clock pessimism              0.251    -0.635    
                         clock uncertainty            0.074    -0.561    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.252    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C/CLK
                         clock pessimism              0.251    -0.635    
                         clock uncertainty            0.074    -0.561    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.252    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.522%)  route 0.321ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X87Y94         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=809, routed)         0.321    -0.186    my_MEM_stage/dmem_reg_5120_5375_3_3/A1
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_5120_5375_3_3/WCLK
    SLICE_X86Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.635    
                         clock uncertainty            0.074    -0.561    
    SLICE_X86Y94         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.252    my_MEM_stage/dmem_reg_5120_5375_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.657    -0.574    my_DE_stage/clk_out1
    SLICE_X60Y114        FDCE                                         r  my_DE_stage/DE_latch_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  my_DE_stage/DE_latch_reg[61]/Q
                         net (fo=12, routed)          0.078    -0.355    my_AGEX_stage/AGEX_latch_reg[139]_0[22]
    SLICE_X60Y114        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.929    -0.811    my_AGEX_stage/clk_out1
    SLICE_X60Y114        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/C
                         clock pessimism              0.237    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X60Y114        FDCE (Hold_fdce_C_D)         0.075    -0.425    my_AGEX_stage/AGEX_latch_reg[28]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[46]_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.946%)  route 0.330ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.582    -0.649    my_AGEX_stage/clk_out1
    SLICE_X85Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[46]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  my_AGEX_stage/AGEX_latch_reg[46]_replica_8/Q
                         net (fo=809, routed)         0.330    -0.179    my_MEM_stage/dmem_reg_4096_4351_3_3/A0
    SLICE_X82Y92         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9205, routed)        0.851    -0.889    my_MEM_stage/dmem_reg_4096_4351_3_3/WCLK
    SLICE_X82Y92         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.633    
                         clock uncertainty            0.074    -0.559    
    SLICE_X82Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.249    my_MEM_stage/dmem_reg_4096_4351_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.070    





