Running: /media/sda6/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/r/git/acPEPE/tb_motherBoard_isim_beh.exe" -prj "/home/r/git/acPEPE/tb_motherBoard_beh.prj" "work.tb_motherBoard" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/r/git/acPEPE/registerBank.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/programCounter.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/outputPeripheral.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/muxRegisterBank.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/muxProgramCounter.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/inputPeripheral.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/gateNOT.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/gateNOR.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/decodeROM.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/comparisonRegister.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/comparisonMUX.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/ALU.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/RAM.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/instructionMemory.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/CPU.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/motherBoard.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/tb_motherBoard.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 87132 KB
Fuse CPU Usage: 1320 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package numeric_std
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity inputPeripheral [inputperipheral_default]
Compiling architecture behavioral of entity outputPeripheral [outputperipheral_default]
Compiling architecture behavioral of entity muxRegisterBank [muxregisterbank_default]
Compiling architecture behavioral of entity registerBank [registerbank_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity comparisonRegister [comparisonregister_default]
Compiling architecture behavioral of entity comparisonMUX [comparisonmux_default]
Compiling architecture behavioral of entity programCounter [programcounter_default]
Compiling architecture behavioral of entity muxProgramCounter [muxprogramcounter_default]
Compiling architecture behavioral of entity decodeROM [decoderom_default]
Compiling architecture behavioral of entity gateNOT [gatenot_default]
Compiling architecture behavioral of entity gateNOR [gatenor_default]
Compiling architecture struct of entity CPU [cpu_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavioral of entity instructionMemory [instructionmemory_default]
Compiling architecture struct of entity motherBoard [motherboard_default]
Compiling architecture behavior of entity tb_motherboard
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 39 VHDL Units
Built simulation executable /home/r/git/acPEPE/tb_motherBoard_isim_beh.exe
Fuse Memory Usage: 665540 KB
Fuse CPU Usage: 1550 ms
GCC CPU Usage: 190 ms
