

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2'
================================================================
* Date:           Thu Dec 12 02:36:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28812|    28812|  0.131 ms|  0.131 ms|  28812|  28812|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1_VITIS_LOOP_57_2  |    28810|    28810|        19|          8|          1|  3600|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      525|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|     2835|     2520|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     3106|    -|
|Register             |        -|     -|      892|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3727|     6183|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U16  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U17  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U18  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U19  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U20  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U21  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U22  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U23  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U24  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U25  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U26  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U27  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U28  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U29  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U30  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |urem_8ns_5ns_4_12_1_U1   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U2   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U3   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U4   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U5   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U6   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U7   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U8   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U9   |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U10  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U11  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U12  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U13  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U14  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U15  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0| 2835| 2520|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_2340_p2      |         +|   0|  0|  19|          12|           1|
    |add_ln56_fu_2833_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln57_1_fu_2534_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln57_fu_2529_p2        |         +|   0|  0|  15|           8|           5|
    |add_ln61_10_fu_3455_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln61_11_fu_3504_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln61_12_fu_3553_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln61_13_fu_3602_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln61_14_fu_3659_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln61_15_fu_3708_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln61_1_fu_3633_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_2_fu_2875_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_3_fu_2925_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_4_fu_3018_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_5_fu_3067_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_6_fu_3154_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_7_fu_3203_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_8_fu_3290_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_9_fu_3339_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln61_fu_3794_p2        |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_2334_p2       |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln57_fu_2349_p2       |      icmp|   0|  0|  12|           4|           2|
    |grp_fu_2369_p0             |        or|   0|  0|   8|           8|           1|
    |grp_fu_2381_p0             |        or|   0|  0|   8|           8|           2|
    |grp_fu_2397_p0             |        or|   0|  0|   8|           8|           2|
    |grp_fu_2408_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_2419_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_2430_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_2441_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_2452_p0             |        or|   0|  0|   8|           8|           4|
    |grp_fu_2463_p0             |        or|   0|  0|   8|           8|           4|
    |grp_fu_2474_p0             |        or|   0|  0|   8|           8|           4|
    |grp_fu_2485_p0             |        or|   0|  0|   8|           8|           4|
    |grp_fu_2496_p0             |        or|   0|  0|   8|           8|           4|
    |grp_fu_2507_p0             |        or|   0|  0|   8|           8|           4|
    |grp_fu_2518_p0             |        or|   0|  0|   8|           8|           4|
    |select_ln56_1_fu_2839_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln56_fu_2355_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln57_fu_2539_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 525|         349|         259|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    8|         16|
    |gmem2_blk_n_R                         |   9|          2|    1|          2|
    |i_fu_230                              |   9|          2|    8|         16|
    |indvar_flatten_fu_234                 |   9|          2|   12|         24|
    |indvar_fu_226                         |   9|          2|    4|          8|
    |j_fu_222                              |   9|          2|    8|         16|
    |v2_10_address0                        |  49|          9|   12|        108|
    |v2_10_address1                        |  49|          9|   12|        108|
    |v2_10_d0                              |  49|          9|   32|        288|
    |v2_10_d1                              |  49|          9|   32|        288|
    |v2_11_address0                        |  49|          9|   12|        108|
    |v2_11_address1                        |  49|          9|   12|        108|
    |v2_11_d0                              |  49|          9|   32|        288|
    |v2_11_d1                              |  49|          9|   32|        288|
    |v2_12_address0                        |  49|          9|   12|        108|
    |v2_12_address1                        |  49|          9|   12|        108|
    |v2_12_d0                              |  49|          9|   32|        288|
    |v2_12_d1                              |  49|          9|   32|        288|
    |v2_13_address0                        |  49|          9|   12|        108|
    |v2_13_address1                        |  49|          9|   12|        108|
    |v2_13_d0                              |  49|          9|   32|        288|
    |v2_13_d1                              |  49|          9|   32|        288|
    |v2_14_address0                        |  49|          9|   12|        108|
    |v2_14_address1                        |  49|          9|   12|        108|
    |v2_14_d0                              |  49|          9|   32|        288|
    |v2_14_d1                              |  49|          9|   32|        288|
    |v2_1_address0                         |  49|          9|   12|        108|
    |v2_1_address1                         |  49|          9|   12|        108|
    |v2_1_d0                               |  49|          9|   32|        288|
    |v2_1_d1                               |  49|          9|   32|        288|
    |v2_2_address0                         |  49|          9|   12|        108|
    |v2_2_address1                         |  49|          9|   12|        108|
    |v2_2_d0                               |  49|          9|   32|        288|
    |v2_2_d1                               |  49|          9|   32|        288|
    |v2_3_address0                         |  49|          9|   12|        108|
    |v2_3_address1                         |  49|          9|   12|        108|
    |v2_3_d0                               |  49|          9|   32|        288|
    |v2_3_d1                               |  49|          9|   32|        288|
    |v2_4_address0                         |  49|          9|   12|        108|
    |v2_4_address1                         |  49|          9|   12|        108|
    |v2_4_d0                               |  49|          9|   32|        288|
    |v2_4_d1                               |  49|          9|   32|        288|
    |v2_5_address0                         |  49|          9|   12|        108|
    |v2_5_address1                         |  49|          9|   12|        108|
    |v2_5_d0                               |  49|          9|   32|        288|
    |v2_5_d1                               |  49|          9|   32|        288|
    |v2_6_address0                         |  49|          9|   12|        108|
    |v2_6_address1                         |  49|          9|   12|        108|
    |v2_6_d0                               |  49|          9|   32|        288|
    |v2_6_d1                               |  49|          9|   32|        288|
    |v2_7_address0                         |  49|          9|   12|        108|
    |v2_7_address1                         |  49|          9|   12|        108|
    |v2_7_d0                               |  49|          9|   32|        288|
    |v2_7_d1                               |  49|          9|   32|        288|
    |v2_8_address0                         |  49|          9|   12|        108|
    |v2_8_address1                         |  49|          9|   12|        108|
    |v2_8_d0                               |  49|          9|   32|        288|
    |v2_8_d1                               |  49|          9|   32|        288|
    |v2_9_address0                         |  49|          9|   12|        108|
    |v2_9_address1                         |  49|          9|   12|        108|
    |v2_9_d0                               |  49|          9|   32|        288|
    |v2_9_d1                               |  49|          9|   32|        288|
    |v2_address0                           |  49|          9|   12|        108|
    |v2_address1                           |  49|          9|   12|        108|
    |v2_d0                                 |  49|          9|   32|        288|
    |v2_d1                                 |  49|          9|   32|        288|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |3106|        575| 1383|      12013|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln61_1_reg_4194                   |  12|   0|   12|          0|
    |ap_CS_fsm                             |   8|   0|    8|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_fu_230                              |   8|   0|    8|          0|
    |icmp_ln56_reg_3863                    |   1|   0|    1|          0|
    |icmp_ln56_reg_3863_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln57_reg_3867                    |   1|   0|    1|          0|
    |icmp_ln57_reg_3867_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_fu_234                 |  12|   0|   12|          0|
    |indvar_fu_226                         |   4|   0|    4|          0|
    |indvar_load_reg_3858                  |   4|   0|    4|          0|
    |j_fu_222                              |   8|   0|    8|          0|
    |or_ln61_10_reg_3952                   |   5|   0|    8|          3|
    |or_ln61_11_reg_3958                   |   6|   0|    8|          2|
    |or_ln61_12_reg_3964                   |   5|   0|    8|          3|
    |or_ln61_13_reg_3970                   |   5|   0|    8|          3|
    |or_ln61_1_reg_3898                    |   7|   0|    8|          1|
    |or_ln61_2_reg_3904                    |   6|   0|    8|          2|
    |or_ln61_3_reg_3910                    |   7|   0|    8|          1|
    |or_ln61_4_reg_3916                    |   6|   0|    8|          2|
    |or_ln61_5_reg_3922                    |   6|   0|    8|          2|
    |or_ln61_6_reg_3928                    |   5|   0|    8|          3|
    |or_ln61_7_reg_3934                    |   7|   0|    8|          1|
    |or_ln61_8_reg_3940                    |   6|   0|    8|          2|
    |or_ln61_9_reg_3946                    |   6|   0|    8|          2|
    |or_ln61_reg_3892                      |   7|   0|    8|          1|
    |select_ln56_1_reg_4086                |   8|   0|    8|          0|
    |select_ln56_reg_3873                  |   8|   0|    8|          0|
    |tmp_1_reg_4091                        |   8|   0|   12|          4|
    |tmp_34_reg_3976                       |   5|   0|    5|          0|
    |tmp_35_reg_3981                       |   5|   0|    5|          0|
    |tmp_36_reg_4066                       |   5|   0|    5|          0|
    |tmp_37_reg_4071                       |   5|   0|    5|          0|
    |tmp_38_reg_4076                       |   5|   0|    5|          0|
    |tmp_39_reg_4081                       |   5|   0|    5|          0|
    |tmp_40_reg_4114                       |   5|   0|    5|          0|
    |tmp_41_reg_4119                       |   5|   0|    5|          0|
    |tmp_42_reg_4130                       |   5|   0|    5|          0|
    |tmp_43_reg_4135                       |   5|   0|    5|          0|
    |tmp_44_reg_4146                       |   5|   0|    5|          0|
    |tmp_45_reg_4151                       |   5|   0|    5|          0|
    |tmp_46_reg_4162                       |   5|   0|    5|          0|
    |tmp_47_reg_4167                       |   5|   0|    5|          0|
    |tmp_reg_4172                          |   5|   0|    5|          0|
    |trunc_ln3_reg_4177                    |   4|   0|    4|          0|
    |trunc_ln58_10_reg_4041                |  32|   0|   32|          0|
    |trunc_ln58_11_reg_4046                |  32|   0|   32|          0|
    |trunc_ln58_12_reg_4051                |  32|   0|   32|          0|
    |trunc_ln58_13_reg_4056                |  32|   0|   32|          0|
    |trunc_ln58_14_reg_4061                |  32|   0|   32|          0|
    |trunc_ln58_14_reg_4061_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln58_1_reg_3991                 |  32|   0|   32|          0|
    |trunc_ln58_2_reg_3996                 |  32|   0|   32|          0|
    |trunc_ln58_3_reg_4001                 |  32|   0|   32|          0|
    |trunc_ln58_4_reg_4006                 |  32|   0|   32|          0|
    |trunc_ln58_5_reg_4011                 |  32|   0|   32|          0|
    |trunc_ln58_6_reg_4016                 |  32|   0|   32|          0|
    |trunc_ln58_7_reg_4021                 |  32|   0|   32|          0|
    |trunc_ln58_8_reg_4026                 |  32|   0|   32|          0|
    |trunc_ln58_9_reg_4031                 |  32|   0|   32|          0|
    |trunc_ln58_reg_3986                   |  32|   0|   32|          0|
    |trunc_ln58_reg_3986_pp0_iter2_reg     |  32|   0|   32|          0|
    |trunc_ln58_s_reg_4036                 |  32|   0|   32|          0|
    |select_ln56_reg_3873                  |  64|  32|    8|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 892|  32|  868|         32|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|  512|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|   64|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|  512|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                                                gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                                                gmem2|       pointer|
|v2_address0           |  out|   12|   ap_memory|                                                   v2|         array|
|v2_ce0                |  out|    1|   ap_memory|                                                   v2|         array|
|v2_we0                |  out|    1|   ap_memory|                                                   v2|         array|
|v2_d0                 |  out|   32|   ap_memory|                                                   v2|         array|
|v2_address1           |  out|   12|   ap_memory|                                                   v2|         array|
|v2_ce1                |  out|    1|   ap_memory|                                                   v2|         array|
|v2_we1                |  out|    1|   ap_memory|                                                   v2|         array|
|v2_d1                 |  out|   32|   ap_memory|                                                   v2|         array|
|v2_1_address0         |  out|   12|   ap_memory|                                                 v2_1|         array|
|v2_1_ce0              |  out|    1|   ap_memory|                                                 v2_1|         array|
|v2_1_we0              |  out|    1|   ap_memory|                                                 v2_1|         array|
|v2_1_d0               |  out|   32|   ap_memory|                                                 v2_1|         array|
|v2_1_address1         |  out|   12|   ap_memory|                                                 v2_1|         array|
|v2_1_ce1              |  out|    1|   ap_memory|                                                 v2_1|         array|
|v2_1_we1              |  out|    1|   ap_memory|                                                 v2_1|         array|
|v2_1_d1               |  out|   32|   ap_memory|                                                 v2_1|         array|
|v2_2_address0         |  out|   12|   ap_memory|                                                 v2_2|         array|
|v2_2_ce0              |  out|    1|   ap_memory|                                                 v2_2|         array|
|v2_2_we0              |  out|    1|   ap_memory|                                                 v2_2|         array|
|v2_2_d0               |  out|   32|   ap_memory|                                                 v2_2|         array|
|v2_2_address1         |  out|   12|   ap_memory|                                                 v2_2|         array|
|v2_2_ce1              |  out|    1|   ap_memory|                                                 v2_2|         array|
|v2_2_we1              |  out|    1|   ap_memory|                                                 v2_2|         array|
|v2_2_d1               |  out|   32|   ap_memory|                                                 v2_2|         array|
|v2_3_address0         |  out|   12|   ap_memory|                                                 v2_3|         array|
|v2_3_ce0              |  out|    1|   ap_memory|                                                 v2_3|         array|
|v2_3_we0              |  out|    1|   ap_memory|                                                 v2_3|         array|
|v2_3_d0               |  out|   32|   ap_memory|                                                 v2_3|         array|
|v2_3_address1         |  out|   12|   ap_memory|                                                 v2_3|         array|
|v2_3_ce1              |  out|    1|   ap_memory|                                                 v2_3|         array|
|v2_3_we1              |  out|    1|   ap_memory|                                                 v2_3|         array|
|v2_3_d1               |  out|   32|   ap_memory|                                                 v2_3|         array|
|v2_4_address0         |  out|   12|   ap_memory|                                                 v2_4|         array|
|v2_4_ce0              |  out|    1|   ap_memory|                                                 v2_4|         array|
|v2_4_we0              |  out|    1|   ap_memory|                                                 v2_4|         array|
|v2_4_d0               |  out|   32|   ap_memory|                                                 v2_4|         array|
|v2_4_address1         |  out|   12|   ap_memory|                                                 v2_4|         array|
|v2_4_ce1              |  out|    1|   ap_memory|                                                 v2_4|         array|
|v2_4_we1              |  out|    1|   ap_memory|                                                 v2_4|         array|
|v2_4_d1               |  out|   32|   ap_memory|                                                 v2_4|         array|
|v2_5_address0         |  out|   12|   ap_memory|                                                 v2_5|         array|
|v2_5_ce0              |  out|    1|   ap_memory|                                                 v2_5|         array|
|v2_5_we0              |  out|    1|   ap_memory|                                                 v2_5|         array|
|v2_5_d0               |  out|   32|   ap_memory|                                                 v2_5|         array|
|v2_5_address1         |  out|   12|   ap_memory|                                                 v2_5|         array|
|v2_5_ce1              |  out|    1|   ap_memory|                                                 v2_5|         array|
|v2_5_we1              |  out|    1|   ap_memory|                                                 v2_5|         array|
|v2_5_d1               |  out|   32|   ap_memory|                                                 v2_5|         array|
|v2_6_address0         |  out|   12|   ap_memory|                                                 v2_6|         array|
|v2_6_ce0              |  out|    1|   ap_memory|                                                 v2_6|         array|
|v2_6_we0              |  out|    1|   ap_memory|                                                 v2_6|         array|
|v2_6_d0               |  out|   32|   ap_memory|                                                 v2_6|         array|
|v2_6_address1         |  out|   12|   ap_memory|                                                 v2_6|         array|
|v2_6_ce1              |  out|    1|   ap_memory|                                                 v2_6|         array|
|v2_6_we1              |  out|    1|   ap_memory|                                                 v2_6|         array|
|v2_6_d1               |  out|   32|   ap_memory|                                                 v2_6|         array|
|v2_7_address0         |  out|   12|   ap_memory|                                                 v2_7|         array|
|v2_7_ce0              |  out|    1|   ap_memory|                                                 v2_7|         array|
|v2_7_we0              |  out|    1|   ap_memory|                                                 v2_7|         array|
|v2_7_d0               |  out|   32|   ap_memory|                                                 v2_7|         array|
|v2_7_address1         |  out|   12|   ap_memory|                                                 v2_7|         array|
|v2_7_ce1              |  out|    1|   ap_memory|                                                 v2_7|         array|
|v2_7_we1              |  out|    1|   ap_memory|                                                 v2_7|         array|
|v2_7_d1               |  out|   32|   ap_memory|                                                 v2_7|         array|
|v2_8_address0         |  out|   12|   ap_memory|                                                 v2_8|         array|
|v2_8_ce0              |  out|    1|   ap_memory|                                                 v2_8|         array|
|v2_8_we0              |  out|    1|   ap_memory|                                                 v2_8|         array|
|v2_8_d0               |  out|   32|   ap_memory|                                                 v2_8|         array|
|v2_8_address1         |  out|   12|   ap_memory|                                                 v2_8|         array|
|v2_8_ce1              |  out|    1|   ap_memory|                                                 v2_8|         array|
|v2_8_we1              |  out|    1|   ap_memory|                                                 v2_8|         array|
|v2_8_d1               |  out|   32|   ap_memory|                                                 v2_8|         array|
|v2_9_address0         |  out|   12|   ap_memory|                                                 v2_9|         array|
|v2_9_ce0              |  out|    1|   ap_memory|                                                 v2_9|         array|
|v2_9_we0              |  out|    1|   ap_memory|                                                 v2_9|         array|
|v2_9_d0               |  out|   32|   ap_memory|                                                 v2_9|         array|
|v2_9_address1         |  out|   12|   ap_memory|                                                 v2_9|         array|
|v2_9_ce1              |  out|    1|   ap_memory|                                                 v2_9|         array|
|v2_9_we1              |  out|    1|   ap_memory|                                                 v2_9|         array|
|v2_9_d1               |  out|   32|   ap_memory|                                                 v2_9|         array|
|v2_10_address0        |  out|   12|   ap_memory|                                                v2_10|         array|
|v2_10_ce0             |  out|    1|   ap_memory|                                                v2_10|         array|
|v2_10_we0             |  out|    1|   ap_memory|                                                v2_10|         array|
|v2_10_d0              |  out|   32|   ap_memory|                                                v2_10|         array|
|v2_10_address1        |  out|   12|   ap_memory|                                                v2_10|         array|
|v2_10_ce1             |  out|    1|   ap_memory|                                                v2_10|         array|
|v2_10_we1             |  out|    1|   ap_memory|                                                v2_10|         array|
|v2_10_d1              |  out|   32|   ap_memory|                                                v2_10|         array|
|v2_11_address0        |  out|   12|   ap_memory|                                                v2_11|         array|
|v2_11_ce0             |  out|    1|   ap_memory|                                                v2_11|         array|
|v2_11_we0             |  out|    1|   ap_memory|                                                v2_11|         array|
|v2_11_d0              |  out|   32|   ap_memory|                                                v2_11|         array|
|v2_11_address1        |  out|   12|   ap_memory|                                                v2_11|         array|
|v2_11_ce1             |  out|    1|   ap_memory|                                                v2_11|         array|
|v2_11_we1             |  out|    1|   ap_memory|                                                v2_11|         array|
|v2_11_d1              |  out|   32|   ap_memory|                                                v2_11|         array|
|v2_12_address0        |  out|   12|   ap_memory|                                                v2_12|         array|
|v2_12_ce0             |  out|    1|   ap_memory|                                                v2_12|         array|
|v2_12_we0             |  out|    1|   ap_memory|                                                v2_12|         array|
|v2_12_d0              |  out|   32|   ap_memory|                                                v2_12|         array|
|v2_12_address1        |  out|   12|   ap_memory|                                                v2_12|         array|
|v2_12_ce1             |  out|    1|   ap_memory|                                                v2_12|         array|
|v2_12_we1             |  out|    1|   ap_memory|                                                v2_12|         array|
|v2_12_d1              |  out|   32|   ap_memory|                                                v2_12|         array|
|v2_13_address0        |  out|   12|   ap_memory|                                                v2_13|         array|
|v2_13_ce0             |  out|    1|   ap_memory|                                                v2_13|         array|
|v2_13_we0             |  out|    1|   ap_memory|                                                v2_13|         array|
|v2_13_d0              |  out|   32|   ap_memory|                                                v2_13|         array|
|v2_13_address1        |  out|   12|   ap_memory|                                                v2_13|         array|
|v2_13_ce1             |  out|    1|   ap_memory|                                                v2_13|         array|
|v2_13_we1             |  out|    1|   ap_memory|                                                v2_13|         array|
|v2_13_d1              |  out|   32|   ap_memory|                                                v2_13|         array|
|v2_14_address0        |  out|   12|   ap_memory|                                                v2_14|         array|
|v2_14_ce0             |  out|    1|   ap_memory|                                                v2_14|         array|
|v2_14_we0             |  out|    1|   ap_memory|                                                v2_14|         array|
|v2_14_d0              |  out|   32|   ap_memory|                                                v2_14|         array|
|v2_14_address1        |  out|   12|   ap_memory|                                                v2_14|         array|
|v2_14_ce1             |  out|    1|   ap_memory|                                                v2_14|         array|
|v2_14_we1             |  out|    1|   ap_memory|                                                v2_14|         array|
|v2_14_d1              |  out|   32|   ap_memory|                                                v2_14|         array|
|sext_ln56             |   in|   58|     ap_none|                                            sext_ln56|        scalar|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

