{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.700242",
   "Default View_TopLeft":"610,540",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3590 -y 1970 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3590 -y 1990 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 9 -x 3590 -y 2010 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 9 -x 3590 -y 820 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 9 -x 3590 -y 1620 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 9 -x 3590 -y 1710 -defaultsOSRD
preplace port CSI_SLEEP -pg 1 -lvl 0 -x -140 -y 1590 -defaultsOSRD
preplace port CSI_START_LINES -pg 1 -lvl 0 -x -140 -y 1610 -defaultsOSRD
preplace port CSI_START_FRAME -pg 1 -lvl 0 -x -140 -y 1630 -defaultsOSRD
preplace port CSI_STOP -pg 1 -lvl 0 -x -140 -y 1670 -defaultsOSRD
preplace port CSI_END_FRAME -pg 1 -lvl 0 -x -140 -y 1650 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 9 -x 3590 -y 980 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 9 -x 3590 -y 1000 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 9 -x 3590 -y 1020 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 9 -x 3590 -y 1040 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 9 -x 3590 -y 1060 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 9 -x 3590 -y 1080 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 9 -x 3590 -y 1100 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 9 -x 3590 -y 1120 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 9 -x 3590 -y 1140 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 9 -x 3590 -y 1160 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 9 -x 3590 -y 1180 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 9 -x 3590 -y 1200 -defaultsOSRD
preplace port CSI_DONE -pg 1 -lvl 9 -x 3590 -y 1220 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x -140 -y 380 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x -140 -y 400 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x -140 -y 420 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x -140 -y 440 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x -140 -y 460 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x -140 -y 500 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x -140 -y 480 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x -140 -y 520 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x -140 -y 540 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x -140 -y 560 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x -140 -y 580 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x -140 -y 600 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x -140 -y 620 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x -140 -y 660 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x -140 -y 640 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x -140 -y 680 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x -140 -y 700 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x -140 -y 720 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x -140 -y 740 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x -140 -y 760 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x -140 -y 1820 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 9 -x 3590 -y 1950 -defaultsOSRD
preplace portBus PL_IRQ -pg 1 -lvl 0 -x -140 -y 1050 -defaultsOSRD
preplace portBus GPIO_TEST -pg 1 -lvl 9 -x 3590 -y 1810 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 4 -x 700 -y 1450 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 8 -x 3260 -y 2400 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 6 -x 1930 -y 770 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 7 -x 2590 -y 800 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 8 -x 3260 -y 1710 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 5 -x 1160 -y 1300 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 6 -x 1930 -y 1150 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 7 -x 2590 -y 1270 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1160 -y 1550 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 7 -x 2590 -y 1520 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -x 3260 -y 410 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 190 -y 970 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 0 -y 980 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 700 -y 610 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 400 -y 890 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 5 -x 1160 -y 670 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 8 -x 3260 -y 1270 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 6 -x 1930 -y 1440 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 2590 -y 980 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 8 80 900 310 820 490 1040 880 1060 1690 990 2280 710 2900 1850 3570
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 4 4 900 1040 1700 980 2260 1460 2960
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 6 510 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 3540
preplace netloc EMIO_I_1 1 0 9 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 3530
preplace netloc processing_system7_0_GPIO_O 1 8 1 NJ 1950
preplace netloc xlconcat_1_dout 1 7 1 2760 800n
preplace netloc axi_dma_s2mm_introut 1 6 2 2210 700 NJ
preplace netloc ADC_DATA_CLK_2 1 4 4 910 250 1480J 260 NJ 260 2780J
preplace netloc ACQ_TRIGGER_IN_1 1 4 4 890 220 1510J 230 NJ 230 2990J
preplace netloc ACQ_TRIG_WORD_1 1 4 4 900 230 1500J 240 NJ 240 2800J
preplace netloc adc_axi_streamer_trigger_out 1 5 4 N 960 2230J 680 2790 820 NJ
preplace netloc axi_dma_s_axis_s2mm_tready 1 5 3 1710 430 NJ 430 2940J
preplace netloc adc_axi_streamer_m00_axis_tdata 1 5 3 1650 400 NJ 400 2890J
preplace netloc adc_axi_streamer_m00_axis_tlast 1 5 3 1690 410 NJ 410 2910J
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 5 3 1700 420 NJ 420 2920J
preplace netloc PL_IRQ_1 1 0 7 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 1670J 970 2250J
preplace netloc clk_wiz_0_clk_out1 1 7 2 2980 1620 3560
preplace netloc clk_wiz_0_clk_out2 1 7 2 2990 1800 3560
preplace netloc Net 1 6 2 NJ 1120 2980
preplace netloc Net1 1 6 2 2240J 1140 N
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 6 2 2250J 1150 2850
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 6 2 2230J 1130 2990
preplace netloc adc_axi_streamer_trigger_pos 1 5 3 1500 370 NJ 370 2860
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 4 3 940 320 1370J 360 2160
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 4 3 940 1020 NJ 1020 2150
preplace netloc FabCfg_NextGen_0_R_csi_control_flags 1 6 2 2280 1400 NJ
preplace netloc FabCfg_NextGen_0_R_csi_line_count 1 6 2 2270 1410 2950J
preplace netloc FabCfg_NextGen_0_R_csi_line_byte_count 1 6 2 2300 1440 2770J
preplace netloc FabCfg_NextGen_0_R_csi_data_type 1 6 2 2290 1430 2960J
preplace netloc xlconstant_0_dout 1 5 1 1710J 1460n
preplace netloc CSI_START_FRAME_1 1 0 8 -100J 280 NJ 280 NJ 280 NJ 280 NJ 280 1450J 290 NJ 290 2870J
preplace netloc CSI_SLEEP_1 1 0 8 -120J 270 NJ 270 NJ 270 NJ 270 NJ 270 1460J 280 NJ 280 2750J
preplace netloc CSI_START_LINES_1 1 0 8 -90J 290 NJ 290 NJ 290 NJ 290 NJ 290 1430J 300 NJ 300 2740J
preplace netloc CSI_END_FRAME_1 1 0 8 -110J 260 NJ 260 NJ 260 NJ 260 NJ 260 1470J 270 NJ 270 2880J
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 8 1 NJ 980
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 8 1 NJ 1000
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 8 1 NJ 1040
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 8 1 NJ 1020
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 8 1 NJ 1060
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 8 1 NJ 1080
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 8 1 NJ 1100
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 8 1 NJ 1120
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 8 1 NJ 1140
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 8 1 NJ 1160
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 8 1 NJ 1180
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 8 1 NJ 1200
preplace netloc csi_gearbox_dma_0_csi_done 1 8 1 NJ 1220
preplace netloc xlconstant_1_dout 1 7 1 2970J 1380n
preplace netloc FabCfg_NextGen_0_R_gpio_test 1 6 3 2190J 1390 2940J 920 3570J
preplace netloc CSI_STOP_1 1 0 8 -80J 300 NJ 300 NJ 300 NJ 300 NJ 300 1410J 310 NJ 310 2840J
preplace netloc adc_axi_streamer_dbg_adcstream_state 1 5 3 1360 80 NJ 80 NJ
preplace netloc adc_axi_streamer_dbg_axi_rdy 1 5 3 1380 100 NJ 100 NJ
preplace netloc adc_axi_streamer_dbg_acq_axi_running 1 5 3 1400 190 NJ 190 2740J
preplace netloc adc_axi_streamer_dbg_acq_axi_upcounter 1 5 3 1420 200 NJ 200 2750J
preplace netloc adc_axi_streamer_dbg_acq_axi_downcounter 1 5 3 1440 210 NJ 210 2760J
preplace netloc adc_axi_streamer_dbg_acq_trigger_out_ctr 1 5 3 1520 220 NJ 220 2780J
preplace netloc adc_axi_streamer_dbg_rd_data_count 1 5 3 1540 350 NJ 350 2820J
preplace netloc adc_axi_streamer_dbg_wr_data_count 1 5 3 1530 330 NJ 330 2790J
preplace netloc adc_axi_streamer_dbg_trig_post_fifo 1 5 3 1550 320 NJ 320 2810J
preplace netloc simple_reset_control_0_g_rst_gen 1 2 6 300 810 520 1030 NJ 1030 1680J 1010 2200J 1420 NJ
preplace netloc xlconstant_2_dout 1 1 1 NJ 980
preplace netloc ADC_BUS_1 1 4 4 870 240 1490J 250 NJ 250 2980J
preplace netloc ADC_L1A_P_1 1 0 4 NJ 380 NJ 380 NJ 380 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 400 NJ 400 NJ 400 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 420 NJ 420 NJ 420 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 440 NJ 440 NJ 440 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 460 NJ 460 NJ 460 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 480 NJ 480 NJ 480 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 500 NJ 500 NJ 500 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 520 NJ 520 NJ 520 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 560 NJ 560 NJ 560 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 540 NJ 540 NJ 540 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 580 NJ 580 NJ 580 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 600 NJ 600 NJ 600 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 640 NJ 640 NJ 640 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 620 NJ 620 NJ 620 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 660 NJ 660 NJ 660 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 680 NJ 680 NJ 680 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 700 NJ 700 NJ 700 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 720 NJ 720 NJ 720 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 740 NJ 740 NJ 740 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 760 NJ 760 NJ 760 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 510 840n
preplace netloc adc_axi_streamer_dbg_acq_run 1 5 3 1570 480 NJ 480 NJ
preplace netloc adc_axi_streamer_dbg_acq_axi_run 1 5 3 1590 500 NJ 500 NJ
preplace netloc adc_axi_streamer_dbg_acq_trig_mask 1 5 3 1610 520 NJ 520 NJ
preplace netloc adc_axi_streamer_dbg_acq_trig_rst 1 5 3 1620 540 NJ 540 NJ
preplace netloc adc_axi_streamer_dbg_acq_depth_mux 1 5 3 1630 560 NJ 560 NJ
preplace netloc adc_axi_streamer_dbg_acq_fifo_reset 1 5 3 1640 580 NJ 580 NJ
preplace netloc adc_axi_streamer_dbg_acq_abort 1 5 3 1530 910 2190J 600 NJ
preplace netloc adc_axi_streamer_dbg_acq_eof 1 5 3 1520 930 2200J 620 NJ
preplace netloc adc_axi_streamer_dbg_acq_data_valid 1 5 3 1510 940 2220J 640 NJ
preplace netloc adc_axi_streamer_acq_status_a 1 5 3 1400 950 2240J 720 N
preplace netloc adc_axi_streamer_acq_status_b 1 5 3 1360 1000 2240J 1110 2920
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 4 4 930 310 1390J 340 2170 690 2910J
preplace netloc adc_axi_streamer_dbg_acq_have_trig 1 5 3 1580 380 NJ 380 2830J
preplace netloc adc_axi_streamer_dbg_acq_tvalid_mask 1 5 3 1600 390 NJ 390 2850J
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 5 3 N 920 2180 340 2760J
preplace netloc clk_wiz_1_locked 1 3 2 500J 320 880
preplace netloc axi_interconnect_2_M00_AXI 1 7 1 2740 1270n
preplace netloc adc_axi_streamer_M00_AXIS 1 5 1 1560 380n
preplace netloc axi_interconnect_1_M00_AXI 1 5 3 1450 1280 2180J 1450 2780J
preplace netloc axi_dma1_M_AXIS_MM2S 1 6 2 NJ 1100 2930
preplace netloc processing_system7_0_DDR 1 8 1 NJ 1970
preplace netloc processing_system7_0_FIXED_IO 1 8 1 NJ 1990
preplace netloc axi_interconnect_1_M01_AXI 1 5 1 1380 1290n
preplace netloc S00_AXI_2 1 6 1 2210 1080n
preplace netloc S00_AXI_3 1 6 1 2260 750n
preplace netloc axi_interconnect_0_M00_AXI 1 7 1 2800 980n
preplace netloc axi_interconnect_1_M02_AXI 1 5 1 1710 1120n
preplace netloc axi_interconnect_1_M03_AXI 1 5 1 1660 690n
preplace netloc S00_AXI_1 1 4 5 920 180 NJ 180 NJ 180 2770J 830 3550
preplace cgraphic comment_0 place left -136 102 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -140 0 190 400 700 1160 1930 2590 3260 3590
pagesize -pg 1 -db -bbox -sgen -330 0 3780 2950
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """""""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""""":"21",
   """""""""""""""""""""""""""""""""da_axi4_s2mm_cnt""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""da_board_cnt""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""""""""""":"2",
   """""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""":"25",
   """""""""""""""""""""""""""""""""da_ps7_cnt""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""":"4",
   """""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""":"4",
   """"""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""":"1",
   """"""""""""""""""da_axi4_cnt"""""""""""""""""":"1",
   """"""""""""""""""da_clkrst_cnt"""""""""""""""""":"1",
   """"""""""""""""da_axi4_cnt"""""""""""""""":"5",
   """"""""""""""""da_clkrst_cnt"""""""""""""""":"6",
   ""da_clkrst_cnt"":"4",
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"3"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}