#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov 10 12:18:47 2021
# Process ID: 4260
# Current directory: F:/projet_m2/mk1/mk1_implement
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15616 F:\projet_m2\mk1\mk1_implement\mk1_implement.xpr
# Log file: F:/projet_m2/mk1/mk1_implement/vivado.log
# Journal file: F:/projet_m2/mk1/mk1_implement\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/projet_m2/mk1/mk1_implement/mk1_implement.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/projet_m2/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets test_scalaire_0_m_axi_bus_A] [get_bd_intf_nets test_scalaire_0_m_axi_bus_B] [get_bd_intf_nets test_scalaire_0_m_axi_bus_res] [get_bd_cells test_scalaire_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:test_scalaire:1.1 test_scalaire_0
endgroup
set_property location {3 1044 563} [get_bd_cells test_scalaire_0]
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_A} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins test_scalaire_0/m_axi_bus_A]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_B} Slave {/axi_bram_ctrl_3/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc_1} master_apm {0}}  [get_bd_intf_pins test_scalaire_0/m_axi_bus_B]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_res} Slave {/axi_bram_ctrl_5/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc_2} master_apm {0}}  [get_bd_intf_pins test_scalaire_0/m_axi_bus_res]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/test_scalaire_0/s_axi_control} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins test_scalaire_0/s_axi_control]
endgroup
set_property location {3 999 750} [get_bd_cells test_scalaire_0]
set_property location {4 1354 549} [get_bd_cells axi_smc]
set_property location {1 253 94} [get_bd_cells processing_system7_0]
set_property location {2 652 75} [get_bd_cells processing_system7_0]
regenerate_bd_layout -routing
set_property PFM.CLOCK {sys_clock {id "3" is_default "false" proc_sys_reset "" status "fixed" freq_hz "125000000"}} [get_bd_ports /sys_clock]
set_property PFM.CLOCK {} [get_bd_ports /sys_clock]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets sys_clock_1]
delete_bd_objs [get_bd_ports sys_clock]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
set_property location {1297 101} [get_bd_intf_ports DDR]
set_property location {803 -78} [get_bd_intf_ports DDR]
set_property location {842 -21} [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout -routing
set_property location {2213 312} [get_bd_intf_ports FIXED_IO]
set_property location {2212 276} [get_bd_intf_ports DDR]
regenerate_bd_layout -routing
set_property location {1 257 152} [get_bd_cells processing_system7_0]
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells ps7_0_axi_periph]
regenerate_bd_layout -routing
set_property location {3 1069 437} [get_bd_cells axi_bram_ctrl_4]
set_property location {3 1045 277} [get_bd_cells axi_bram_ctrl_2]
set_property location {3 1065 111} [get_bd_cells axi_bram_ctrl_0]
regenerate_bd_layout -routing
set_property location {-26 41} [get_bd_intf_ports DDR]
set_property location {-12 7} [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M05_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/test_scalaire_0/s_axi_control} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins test_scalaire_0/s_axi_control]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 10
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_4/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_smc_2_0_synth_1
reset_run design_1_axi_smc_1_0_synth_1
reset_run design_1_axi_smc_0_synth_1
reset_run design_1_test_scalaire_0_1_synth_1
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
undo
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins axi_interconnect_0/M01_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_bd_design {F:/projet_m2/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
