library ieee;
use ieee.std_logic_1164.all;

entity RAM_T is
end RAM_T;

architecture Beh of RAM_T is
	component RAM is
		generic(
			-- шина данный
			m: integer := 2;
			-- шина адреса
			n: integer := 2
			);
		port (
			-- синхронизация
			CLK: in std_logic;
			-- сигнал управления чтением/записью
			WR: in std_logic;
			-- шина адреса
			AB: in std_logic_vector (m-1 downto 0);
			-- 	двунаправленная шина данных
			DB: inout std_logic_vector (n-1 downto 0)
			);
	end component;
	signal CLK: std_logic := '0';
	signal WR: std_logic := '0';
	signal AB: std_logic_vector (1 downto 0);
	signal DB: std_logic_vector (1 downto 0);
	constant CLK_period: time := 10 ns;
begin
	URAM: RAM port map(
	CLK => CLK,
	WR => WR,
	AB => AB,
	DB => DB
	);
	
	CLK_Process: process
	begin
		CLK <= '0';
		wait for CLK_Period/2;
		CLK <= '1';
		wait for CLK_Period/2;
	end process;
	
	main: process
	begin
		wait for CLK_Period;
		AB <= "01";
		DB <= "10";
		wait for CLK_Period;
		AB <= "10";
		DB <= "01";
		wait for CLK_Period;
		WR <= '1';
		DB <= "ZZ";
		AB <= "01";
		wait for CLK_Period;
		DB <= "ZZ";
		AB <= "10";
		wait for CLK_Period;
		wait;
	end process;
end Beh;

configuration config of RAM_T is
	for Beh
		for URAM : RAM
			use entity work.RAM(Beh);
		end for;
	end for;
end config;