$version Generated by VerilatedVcd $end
$date Mon Dec  5 19:40:30 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 # a [3:0] $end
  $var wire  2 $ s [1:0] $end
  $var wire  1 % y $end
  $scope module mux_4to1_Case $end
   $var wire  4 # a [3:0] $end
   $var wire  2 $ s [1:0] $end
   $var wire  1 % y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0001 #
b00 $
1%
#2
b0000 #
0%
#3
b0001 #
1%
#4
#5
b0000 #
b01 $
0%
#6
#7
b0001 #
#8
#9
