<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 240</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:7px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft010{font-size:9px;line-height:13px;font-family:Times;color:#000000;}
	.ft011{font-size:7px;line-height:10px;font-family:Times;color:#000000;}
	.ft012{font-size:7px;line-height:8px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page240-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a240.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">10-4&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL® STREAMING&#160;SIMD&#160;EXTENSIONS&#160;(INTEL® SSE)</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft03">flush-to-zero&#160;flag that provides a&#160;means of controlling&#160;underflow&#160;conditions on SIMD floating-point&#160;operations</p>
<p style="position:absolute;top:122px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:123px;left:93px;white-space:nowrap" class="ft03">denormals-are-zeros&#160;flag that controls&#160;how SIMD floating-point instructions&#160;handle denormal&#160;source operands</p>
<p style="position:absolute;top:147px;left:68px;white-space:nowrap" class="ft07">The&#160;contents of this register&#160;can be&#160;loaded&#160;from memory with the&#160;LDMXCSR and&#160;FXRSTOR instructions and&#160;stored&#160;<br/>in memory with&#160;STMXCSR and&#160;FXSAVE.<br/>Bits 16 through 31 of the MXCSR&#160;register are&#160;reserved&#160;and are cleared on&#160;a&#160;power-up&#160;or reset of the&#160;processor;&#160;<br/>attempting&#160;to write&#160;a non-zero value to&#160;these&#160;bits, using&#160;either the&#160;FXRSTOR or&#160;LDMXCSR instructions, will result&#160;<br/>in&#160;a general-protection exception (#GP)&#160;being generated.</p>
<p style="position:absolute;top:632px;left:68px;white-space:nowrap" class="ft04">10.2.3.1 &#160;&#160;SIMD Floating-Point&#160;Mask and&#160;Flag Bits</p>
<p style="position:absolute;top:661px;left:68px;white-space:nowrap" class="ft07">Bits 0 through 5 of the MXCSR&#160;register&#160;indicate whether&#160;a SIMD&#160;floating-point exception has been&#160;detected. They&#160;<br/>are “sticky”&#160;flags.&#160;That is, after&#160;a flag&#160;is set,&#160;it remains set&#160;until explicitly&#160;cleared.&#160;To&#160;clear these&#160;flags, use&#160;the&#160;<br/>LDMXCSR&#160;or the&#160;FXRSTOR instruction&#160;to&#160;write zeroes&#160;to them.<br/>Bits 7 through 12 provide individual&#160;mask bits for the SIMD&#160;floating-point exceptions. An exception type is masked&#160;<br/>if the corresponding&#160;mask&#160;bit is&#160;set, and&#160;it is unmasked if&#160;the&#160;bit is&#160;clear.&#160;These&#160;mask bits&#160;are set upon a&#160;power-up&#160;<br/>or reset.&#160;This causes&#160;all&#160;SIMD floating-point&#160;exceptions to&#160;be&#160;initially masked.<br/>If&#160;LDMXCSR or&#160;FXRSTOR clears&#160;a mask bit and&#160;sets&#160;the corresponding exception flag&#160;bit, a&#160;SIMD&#160;floating-point&#160;<br/>exception will&#160;not be generated as a result of this change.&#160;The unmasked exception will be&#160;generated only upon the&#160;<br/>execution of&#160;the&#160;next SSE/SSE2/SSE3&#160;instruction that&#160;detects the&#160;unmasked&#160;exception&#160;condition.&#160;<br/>For&#160;more information&#160;about the&#160;use of the SIMD&#160;floating-point exception&#160;mask&#160;and flag&#160;bits, se<a href="o_7281d5ea06a5b67a-267.html">e Section 11.5,&#160;<br/>“SSE,&#160;SSE2,&#160;and&#160;SSE3&#160;Exceptions,”&#160;</a>and<a href="o_7281d5ea06a5b67a-289.html">&#160;Section 12.8,&#160;“SSE3/SSSE3 And SSE4&#160;Exceptions.”</a></p>
<p style="position:absolute;top:892px;left:68px;white-space:nowrap" class="ft04">10.2.3.2 &#160;&#160;SIMD Floating-Point&#160;Rounding&#160;Control Field</p>
<p style="position:absolute;top:921px;left:68px;white-space:nowrap" class="ft07">Bits 13&#160;and 14 of&#160;the MXCSR register&#160;(the&#160;rounding control&#160;[RC] field)&#160;control&#160;how&#160;the&#160;results of SIMD floating-point&#160;<br/>instructions are rounded. See<a href="o_7281d5ea06a5b67a-101.html">&#160;Section 4.8.4,&#160;“Rounding,”&#160;</a>for a description of the function and encoding of the&#160;<br/>rounding control bits.</p>
<p style="position:absolute;top:998px;left:68px;white-space:nowrap" class="ft04">10.2.3.3 &#160;&#160;Flush-To-Zero</p>
<p style="position:absolute;top:1027px;left:68px;white-space:nowrap" class="ft07">Bit&#160;15&#160;(FZ) of the&#160;MXCSR&#160;register enables the flush-to-zero&#160;mode, which controls the masked response to&#160;a SIMD&#160;<br/>floating-point underflow condition. When&#160;the underflow&#160;exception&#160;is masked&#160;and&#160;the flush-to-zero mode&#160;is&#160;<br/>enabled,&#160;the processor performs&#160;the following operations&#160;when it&#160;detects a&#160;floating-point underflow condition:</p>
<p style="position:absolute;top:588px;left:303px;white-space:nowrap" class="ft05">Figure&#160;10-3. &#160;MXCSR Control/Status&#160;Register&#160;</p>
<p style="position:absolute;top:272px;left:289px;white-space:nowrap" class="ft06">31</p>
<p style="position:absolute;top:272px;left:480px;white-space:nowrap" class="ft06">16</p>
<p style="position:absolute;top:405px;left:210px;white-space:nowrap" class="ft010">Overflow&#160;Mask<br/>Divide-by-Zero Mask<br/>Denormal Operation Mask<br/>Invalid Operation Mask<br/>Denormals Are Zeros*<br/>Precision Flag<br/>Underflow Flag</p>
<p style="position:absolute;top:391px;left:210px;white-space:nowrap" class="ft00">Underflow Mask</p>
<p style="position:absolute;top:348px;left:210px;white-space:nowrap" class="ft010">Flush to&#160;Zero<br/>Rounding Control</p>
<p style="position:absolute;top:272px;left:492px;white-space:nowrap" class="ft06">15</p>
<p style="position:absolute;top:272px;left:518px;white-space:nowrap" class="ft06">13</p>
<p style="position:absolute;top:272px;left:505px;white-space:nowrap" class="ft06">14</p>
<p style="position:absolute;top:272px;left:531px;white-space:nowrap" class="ft06">12&#160;11&#160;10&#160;9&#160;8&#160;7&#160;6&#160;5&#160;4&#160;3&#160;2&#160;1&#160;0</p>
<p style="position:absolute;top:376px;left:210px;white-space:nowrap" class="ft00">Precision Mask</p>
<p style="position:absolute;top:503px;left:210px;white-space:nowrap" class="ft010">Overflow&#160;Flag<br/>Divide-by-Zero Flag<br/>Denormal Flag<br/>Invalid Operation Flag</p>
<p style="position:absolute;top:296px;left:495px;white-space:nowrap" class="ft011">F<br/>Z</p>
<p style="position:absolute;top:296px;left:513px;white-space:nowrap" class="ft011">R<br/>C</p>
<p style="position:absolute;top:296px;left:534px;white-space:nowrap" class="ft06">P</p>
<p style="position:absolute;top:306px;left:533px;white-space:nowrap" class="ft06">M</p>
<p style="position:absolute;top:296px;left:660px;white-space:nowrap" class="ft011">Z<br/>E</p>
<p style="position:absolute;top:296px;left:647px;white-space:nowrap" class="ft011">O<br/>E</p>
<p style="position:absolute;top:296px;left:635px;white-space:nowrap" class="ft06">U</p>
<p style="position:absolute;top:306px;left:636px;white-space:nowrap" class="ft06">E</p>
<p style="position:absolute;top:296px;left:622px;white-space:nowrap" class="ft011">P<br/>E</p>
<p style="position:absolute;top:296px;left:599px;white-space:nowrap" class="ft06">I</p>
<p style="position:absolute;top:306px;left:597px;white-space:nowrap" class="ft06">M</p>
<p style="position:absolute;top:296px;left:584px;white-space:nowrap" class="ft06">D</p>
<p style="position:absolute;top:306px;left:583px;white-space:nowrap" class="ft06">M</p>
<p style="position:absolute;top:296px;left:572px;white-space:nowrap" class="ft06">Z</p>
<p style="position:absolute;top:306px;left:571px;white-space:nowrap" class="ft06">M</p>
<p style="position:absolute;top:296px;left:558px;white-space:nowrap" class="ft011">O<br/>M</p>
<p style="position:absolute;top:296px;left:546px;white-space:nowrap" class="ft06">U</p>
<p style="position:absolute;top:306px;left:545px;white-space:nowrap" class="ft06">M</p>
<p style="position:absolute;top:303px;left:359px;white-space:nowrap" class="ft06">Reserved</p>
<p style="position:absolute;top:296px;left:672px;white-space:nowrap" class="ft06">D</p>
<p style="position:absolute;top:307px;left:673px;white-space:nowrap" class="ft06">E&#160;E</p>
<p style="position:absolute;top:296px;left:687px;white-space:nowrap" class="ft06">I</p>
<p style="position:absolute;top:292px;left:610px;white-space:nowrap" class="ft011">D<br/>A<br/>Z</p>
<p style="position:absolute;top:566px;left:208px;white-space:nowrap" class="ft00">* The denormals-are-zeros flag&#160;was introduced in&#160;the Pentium 4 and Intel Xeon processor.</p>
</div>
</body>
</html>
