{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715862524293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715862524294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 22:28:44 2024 " "Processing started: Thu May 16 22:28:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715862524294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862524294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Watch -c Watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Watch -c Watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862524294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715862524640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715862524640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSeg " "Found entity 1: SSeg" {  } { { "7Seg.v" "" { Text "D:/Verilog/Watch/7Seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.v 2 2 " "Found 2 design units, including 2 entities, in source file flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash " "Found entity 1: Flash" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531279 ""} { "Info" "ISGN_ENTITY_NAME" "2 BreathLED " "Found entity 2: BreathLED" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayHMS " "Found entity 1: DisplayHMS" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontrol.v 7 7 " "Found 7 design units, including 7 entities, in source file buttoncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdgeDetector " "Found entity 1: RisingEdgeDetector" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531282 ""} { "Info" "ISGN_ENTITY_NAME" "2 PressHold " "Found entity 2: PressHold" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531282 ""} { "Info" "ISGN_ENTITY_NAME" "3 ClockMode " "Found entity 3: ClockMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531282 ""} { "Info" "ISGN_ENTITY_NAME" "4 StopWatchMode " "Found entity 4: StopWatchMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531282 ""} { "Info" "ISGN_ENTITY_NAME" "5 CountdownMode " "Found entity 5: CountdownMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531282 ""} { "Info" "ISGN_ENTITY_NAME" "6 Buzzer " "Found entity 6: Buzzer" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531282 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mode " "Found entity 7: Mode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.v 4 4 " "Found 4 design units, including 4 entities, in source file time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time " "Found entity 1: Time" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531283 ""} { "Info" "ISGN_ENTITY_NAME" "2 StopWatchTime " "Found entity 2: StopWatchTime" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531283 ""} { "Info" "ISGN_ENTITY_NAME" "3 CountdownTime " "Found entity 3: CountdownTime" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531283 ""} { "Info" "ISGN_ENTITY_NAME" "4 Counter " "Found entity 4: Counter" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531283 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Watch.v " "Entity \"Mux\" obtained from \"Watch.v\" instead of from Quartus Prime megafunction library" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 68 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1715862531284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 6 6 " "Found 6 design units, including 6 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Watch " "Found entity 1: Watch" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531285 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux " "Found entity 2: Mux" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531285 ""} { "Info" "ISGN_ENTITY_NAME" "3 Clock " "Found entity 3: Clock" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531285 ""} { "Info" "ISGN_ENTITY_NAME" "4 StopWatch " "Found entity 4: StopWatch" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531285 ""} { "Info" "ISGN_ENTITY_NAME" "5 CountdownTimer " "Found entity 5: CountdownTimer" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531285 ""} { "Info" "ISGN_ENTITY_NAME" "6 Game " "Found entity 6: Game" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Watch.v(57) " "Verilog HDL Instantiation warning at Watch.v(57): instance has no name" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715862531287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Watch " "Elaborating entity \"Watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715862531328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreathLED BreathLED:breathled " "Elaborating entity \"BreathLED\" for hierarchy \"BreathLED:breathled\"" {  } { { "Watch.v" "breathled" { Text "D:/Verilog/Watch/Watch.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Flash.v(41) " "Verilog HDL assignment warning at Flash.v(41): truncated value with size 32 to match size of target (10)" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531340 "|Watch|BreathLED:breathled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Flash.v(42) " "Verilog HDL assignment warning at Flash.v(42): truncated value with size 32 to match size of target (10)" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531340 "|Watch|BreathLED:breathled"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter BreathLED:breathled\|Counter:editpress " "Elaborating entity \"Counter\" for hierarchy \"BreathLED:breathled\|Counter:editpress\"" {  } { { "Flash.v" "editpress" { Text "D:/Verilog/Watch/Flash.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (26)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531341 "|Watch|Clock:clock|ClockMode:keymod2|Counter:editpress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux\"" {  } { { "Watch.v" "mux" { Text "D:/Verilog/Watch/Watch.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mode Mode:modek3 " "Elaborating entity \"Mode\" for hierarchy \"Mode:modek3\"" {  } { { "Watch.v" "modek3" { Text "D:/Verilog/Watch/Watch.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdgeDetector Mode:modek3\|RisingEdgeDetector:editclick " "Elaborating entity \"RisingEdgeDetector\" for hierarchy \"Mode:modek3\|RisingEdgeDetector:editclick\"" {  } { { "ButtonControl.v" "editclick" { Text "D:/Verilog/Watch/ButtonControl.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:clock\"" {  } { { "Watch.v" "clock" { Text "D:/Verilog/Watch/Watch.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PressHold Clock:clock\|PressHold:pl " "Elaborating entity \"PressHold\" for hierarchy \"Clock:clock\|PressHold:pl\"" {  } { { "Watch.v" "pl" { Text "D:/Verilog/Watch/Watch.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|PressHold:pl\|Counter:divider1 " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|PressHold:pl\|Counter:divider1\"" {  } { { "ButtonControl.v" "divider1" { Text "D:/Verilog/Watch/ButtonControl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (25)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531358 "|Watch|Clock:clock|PressHold:pl|Counter:divider1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|PressHold:pl\|Counter:divider2 " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|PressHold:pl\|Counter:divider2\"" {  } { { "ButtonControl.v" "divider2" { Text "D:/Verilog/Watch/ButtonControl.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (23)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531360 "|Watch|Clock:clock|PressHold:pl|Counter:divider2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockMode Clock:clock\|ClockMode:keymod2 " "Elaborating entity \"ClockMode\" for hierarchy \"Clock:clock\|ClockMode:keymod2\"" {  } { { "Watch.v" "keymod2" { Text "D:/Verilog/Watch/Watch.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ButtonControl.v(99) " "Verilog HDL assignment warning at ButtonControl.v(99): truncated value with size 32 to match size of target (2)" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531362 "|Watch|Clock:clock|ClockMode:keymod2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time Clock:clock\|Time:t " "Elaborating entity \"Time\" for hierarchy \"Clock:clock\|Time:t\"" {  } { { "Watch.v" "t" { Text "D:/Verilog/Watch/Watch.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|Time:t\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|Time:t\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531368 "|Watch|Clock:clock|Time:t|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|Time:t\|Counter:ch " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|Time:t\|Counter:ch\"" {  } { { "Time.v" "ch" { Text "D:/Verilog/Watch/Time.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531370 "|Watch|Clock:clock|Time:t|Counter:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash Clock:clock\|Flash:fla_80 " "Elaborating entity \"Flash\" for hierarchy \"Clock:clock\|Flash:fla_80\"" {  } { { "Watch.v" "fla_80" { Text "D:/Verilog/Watch/Watch.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Flash.v(17) " "Verilog HDL assignment warning at Flash.v(17): truncated value with size 32 to match size of target (10)" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531371 "|Watch|Clock:clock|Flash:fla_80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatch StopWatch:stw " "Elaborating entity \"StopWatch\" for hierarchy \"StopWatch:stw\"" {  } { { "Watch.v" "stw" { Text "D:/Verilog/Watch/Watch.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatchMode StopWatch:stw\|StopWatchMode:swm " "Elaborating entity \"StopWatchMode\" for hierarchy \"StopWatch:stw\|StopWatchMode:swm\"" {  } { { "Watch.v" "swm" { Text "D:/Verilog/Watch/Watch.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatchTime StopWatch:stw\|StopWatchTime:swt " "Elaborating entity \"StopWatchTime\" for hierarchy \"StopWatch:stw\|StopWatchTime:swt\"" {  } { { "Watch.v" "swt" { Text "D:/Verilog/Watch/Watch.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter StopWatch:stw\|StopWatchTime:swt\|Counter:divider " "Elaborating entity \"Counter\" for hierarchy \"StopWatch:stw\|StopWatchTime:swt\|Counter:divider\"" {  } { { "Time.v" "divider" { Text "D:/Verilog/Watch/Time.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (19)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531382 "|Watch|StopWatch:stw|StopWatchTime:swt|Counter:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter StopWatch:stw\|StopWatchTime:swt\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"StopWatch:stw\|StopWatchTime:swt\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (7)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531384 "|Watch|StopWatch:stw|StopWatchTime:swt|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownTimer CountdownTimer:cdt " "Elaborating entity \"CountdownTimer\" for hierarchy \"CountdownTimer:cdt\"" {  } { { "Watch.v" "cdt" { Text "D:/Verilog/Watch/Watch.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PressHold CountdownTimer:cdt\|PressHold:pl " "Elaborating entity \"PressHold\" for hierarchy \"CountdownTimer:cdt\|PressHold:pl\"" {  } { { "Watch.v" "pl" { Text "D:/Verilog/Watch/Watch.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownMode CountdownTimer:cdt\|CountdownMode:cdmk0 " "Elaborating entity \"CountdownMode\" for hierarchy \"CountdownTimer:cdt\|CountdownMode:cdmk0\"" {  } { { "Watch.v" "cdmk0" { Text "D:/Verilog/Watch/Watch.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer CountdownTimer:cdt\|Buzzer:buz " "Elaborating entity \"Buzzer\" for hierarchy \"CountdownTimer:cdt\|Buzzer:buz\"" {  } { { "Watch.v" "buz" { Text "D:/Verilog/Watch/Watch.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownTime CountdownTimer:cdt\|CountdownTime:cdt " "Elaborating entity \"CountdownTime\" for hierarchy \"CountdownTimer:cdt\|CountdownTime:cdt\"" {  } { { "Watch.v" "cdt" { Text "D:/Verilog/Watch/Watch.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter CountdownTimer:cdt\|CountdownTime:cdt\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"CountdownTimer:cdt\|CountdownTime:cdt\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(88) " "Verilog HDL assignment warning at Time.v(88): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531399 "|Watch|CountdownTimer:comb_39|CountdownTime:cdt|Counter:cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531399 "|Watch|CountdownTimer:comb_39|CountdownTime:cdt|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter CountdownTimer:cdt\|CountdownTime:cdt\|Counter:ch " "Elaborating entity \"Counter\" for hierarchy \"CountdownTimer:cdt\|CountdownTime:cdt\|Counter:ch\"" {  } { { "Time.v" "ch" { Text "D:/Verilog/Watch/Time.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(88) " "Verilog HDL assignment warning at Time.v(88): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531400 "|Watch|CountdownTimer:comb_39|CountdownTime:cdt|Counter:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531400 "|Watch|CountdownTimer:comb_39|CountdownTime:cdt|Counter:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:comb_25 " "Elaborating entity \"Game\" for hierarchy \"Game:comb_25\"" {  } { { "Watch.v" "comb_25" { Text "D:/Verilog/Watch/Watch.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531401 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Watch.v(214) " "Verilog HDL Case Statement information at Watch.v(214): all case item expressions in this case statement are onehot" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 214 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715862531401 "|Watch|Game:comb_25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random Game:comb_25\|Random:random " "Elaborating entity \"Random\" for hierarchy \"Game:comb_25\|Random:random\"" {  } { { "Watch.v" "random" { Text "D:/Verilog/Watch/Watch.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531406 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "randi Random.v(15) " "Verilog HDL Always Construct warning at Random.v(15): inferring latch(es) for variable \"randi\", which holds its previous value in one or more paths through the always construct" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[0\] Random.v(15) " "Inferred latch for \"randi\[0\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[1\] Random.v(15) " "Inferred latch for \"randi\[1\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[2\] Random.v(15) " "Inferred latch for \"randi\[2\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[3\] Random.v(15) " "Inferred latch for \"randi\[3\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[4\] Random.v(15) " "Inferred latch for \"randi\[4\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[5\] Random.v(15) " "Inferred latch for \"randi\[5\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[6\] Random.v(15) " "Inferred latch for \"randi\[6\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[7\] Random.v(15) " "Inferred latch for \"randi\[7\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[8\] Random.v(15) " "Inferred latch for \"randi\[8\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[9\] Random.v(15) " "Inferred latch for \"randi\[9\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[10\] Random.v(15) " "Inferred latch for \"randi\[10\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[11\] Random.v(15) " "Inferred latch for \"randi\[11\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[12\] Random.v(15) " "Inferred latch for \"randi\[12\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[13\] Random.v(15) " "Inferred latch for \"randi\[13\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[14\] Random.v(15) " "Inferred latch for \"randi\[14\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[15\] Random.v(15) " "Inferred latch for \"randi\[15\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[16\] Random.v(15) " "Inferred latch for \"randi\[16\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[17\] Random.v(15) " "Inferred latch for \"randi\[17\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[18\] Random.v(15) " "Inferred latch for \"randi\[18\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[19\] Random.v(15) " "Inferred latch for \"randi\[19\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[20\] Random.v(15) " "Inferred latch for \"randi\[20\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[21\] Random.v(15) " "Inferred latch for \"randi\[21\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[22\] Random.v(15) " "Inferred latch for \"randi\[22\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[23\] Random.v(15) " "Inferred latch for \"randi\[23\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[24\] Random.v(15) " "Inferred latch for \"randi\[24\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[25\] Random.v(15) " "Inferred latch for \"randi\[25\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[26\] Random.v(15) " "Inferred latch for \"randi\[26\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[27\] Random.v(15) " "Inferred latch for \"randi\[27\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[28\] Random.v(15) " "Inferred latch for \"randi\[28\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[29\] Random.v(15) " "Inferred latch for \"randi\[29\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[30\] Random.v(15) " "Inferred latch for \"randi\[30\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "randi\[31\] Random.v(15) " "Inferred latch for \"randi\[31\]\" at Random.v(15)" {  } { { "Random.v" "" { Text "D:/Verilog/Watch/Random.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531407 "|Watch|Game:comb_25|Random:random"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Game:comb_25\|Random:random\|Counter:sd " "Elaborating entity \"Counter\" for hierarchy \"Game:comb_25\|Random:random\|Counter:sd\"" {  } { { "Random.v" "sd" { Text "D:/Verilog/Watch/Random.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (2)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531409 "|Watch|Game:comb_25|Random:random|Counter:sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayHMS DisplayHMS:disHMS " "Elaborating entity \"DisplayHMS\" for hierarchy \"DisplayHMS:disHMS\"" {  } { { "Watch.v" "disHMS" { Text "D:/Verilog/Watch/Watch.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(15) " "Verilog HDL assignment warning at Display.v(15): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531410 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(16) " "Verilog HDL assignment warning at Display.v(16): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531410 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(17) " "Verilog HDL assignment warning at Display.v(17): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531410 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(18) " "Verilog HDL assignment warning at Display.v(18): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531410 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(19) " "Verilog HDL assignment warning at Display.v(19): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531411 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(20) " "Verilog HDL assignment warning at Display.v(20): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715862531411 "|Watch|DisplayHMS:disHMS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg DisplayHMS:disHMS\|SSeg:ss0 " "Elaborating entity \"SSeg\" for hierarchy \"DisplayHMS:disHMS\|SSeg:ss0\"" {  } { { "Display.v" "ss0" { Text "D:/Verilog/Watch/Display.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531411 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Div2\"" {  } { { "Display.v" "Div2" { Text "D:/Verilog/Watch/Display.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Mod2\"" {  } { { "Display.v" "Mod2" { Text "D:/Verilog/Watch/Display.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Div1\"" {  } { { "Display.v" "Div1" { Text "D:/Verilog/Watch/Display.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Mod1\"" {  } { { "Display.v" "Mod1" { Text "D:/Verilog/Watch/Display.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Div0\"" {  } { { "Display.v" "Div0" { Text "D:/Verilog/Watch/Display.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "D:/Verilog/Watch/Display.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Flash:fla_80\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Flash:fla_80\|Div0\"" {  } { { "Flash.v" "Div0" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BreathLED:breathled\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BreathLED:breathled\|Div0\"" {  } { { "Flash.v" "Div0" { Text "D:/Verilog/Watch/Flash.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BreathLED:breathled\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BreathLED:breathled\|Mod0\"" {  } { { "Flash.v" "Mod0" { Text "D:/Verilog/Watch/Flash.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715862531907 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715862531907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayHMS:disHMS\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"DisplayHMS:disHMS\|lpm_divide:Div2\"" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862531943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayHMS:disHMS\|lpm_divide:Div2 " "Instantiated megafunction \"DisplayHMS:disHMS\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862531944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862531944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862531944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862531944 ""}  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715862531944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Verilog/Watch/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862531995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862531995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/Verilog/Watch/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayHMS:disHMS\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"DisplayHMS:disHMS\|lpm_divide:Mod2\"" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862532018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayHMS:disHMS\|lpm_divide:Mod2 " "Instantiated megafunction \"DisplayHMS:disHMS\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532018 ""}  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715862532018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|Flash:fla_80\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Clock:clock\|Flash:fla_80\|lpm_divide:Div0\"" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862532074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|Flash:fla_80\|lpm_divide:Div0 " "Instantiated megafunction \"Clock:clock\|Flash:fla_80\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532074 ""}  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715862532074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_7dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Verilog/Watch/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "D:/Verilog/Watch/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BreathLED:breathled\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BreathLED:breathled\|lpm_divide:Div0\"" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862532170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BreathLED:breathled\|lpm_divide:Div0 " "Instantiated megafunction \"BreathLED:breathled\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532170 ""}  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715862532170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8dm " "Found entity 1: lpm_divide_8dm" {  } { { "db/lpm_divide_8dm.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_8dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/Verilog/Watch/db/sign_div_unsign_enh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_23f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_23f " "Found entity 1: alt_u_div_23f" {  } { { "db/alt_u_div_23f.tdf" "" { Text "D:/Verilog/Watch/db/alt_u_div_23f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BreathLED:breathled\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BreathLED:breathled\|lpm_divide:Mod0\"" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862532271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BreathLED:breathled\|lpm_divide:Mod0 " "Instantiated megafunction \"BreathLED:breathled\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715862532271 ""}  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715862532271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_55m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Verilog/Watch/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_n2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n2f " "Found entity 1: alt_u_div_n2f" {  } { { "db/alt_u_div_n2f.tdf" "" { Text "D:/Verilog/Watch/db/alt_u_div_n2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715862532356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862532356 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715862532641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715862534215 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715862534762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715862534998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715862534998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2239 " "Implemented 2239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715862535135 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715862535135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2182 " "Implemented 2182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715862535135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715862535135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715862535157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 22:28:55 2024 " "Processing ended: Thu May 16 22:28:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715862535157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715862535157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715862535157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715862535157 ""}
