Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 18:23:46 2018
| Host         : NBOOKPAGANI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_ctrl_timing_summary_routed.rpt -pb vga_ctrl_timing_summary_routed.pb -rpx vga_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_ctrl
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 67 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.178        0.000                      0                  285        0.055        0.000                      0                  285        2.000        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
sys_clk                           {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                       {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0         15.714        0.000                      0                  253        0.135        0.000                      0                  253        9.500        0.000                       0                    69  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0_1       15.715        0.000                      0                  253        0.135        0.000                      0                  253        9.500        0.000                       0                    69  
  clkfbout_gen_clk_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_gen_clk_clk_wiz_0_0_1  clk_out1_gen_clk_clk_wiz_0_0         15.714        0.000                      0                  253        0.055        0.000                      0                  253  
clk_out1_gen_clk_clk_wiz_0_0    clk_out1_gen_clk_clk_wiz_0_0_1       15.714        0.000                      0                  253        0.055        0.000                      0                  253  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_gen_clk_clk_wiz_0_0    clk_out1_gen_clk_clk_wiz_0_0         14.178        0.000                      0                   32        1.116        0.000                      0                   32  
**async_default**               clk_out1_gen_clk_clk_wiz_0_0_1  clk_out1_gen_clk_clk_wiz_0_0         14.178        0.000                      0                   32        1.036        0.000                      0                   32  
**async_default**               clk_out1_gen_clk_clk_wiz_0_0    clk_out1_gen_clk_clk_wiz_0_0_1       14.178        0.000                      0                   32        1.036        0.000                      0                   32  
**async_default**               clk_out1_gen_clk_clk_wiz_0_0_1  clk_out1_gen_clk_clk_wiz_0_0_1       14.180        0.000                      0                   32        1.116        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.714ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.518ns (15.073%)  route 2.919ns (84.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.919     2.719    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.528    18.662    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.169    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.432    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                 15.714    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.518ns (16.797%)  route 2.566ns (83.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.566     2.366    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.533    18.667    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.174    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.437    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.107ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.518ns (16.956%)  route 2.537ns (83.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.537     2.337    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.540    18.674    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.080    19.181    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.444    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                          -2.337    
  -------------------------------------------------------------------
                         slack                                 16.107    

Slack (MET) :             16.143ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.972%)  route 2.615ns (73.028%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.662     2.865    vga_sync_unit/v_count0
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.622    19.257    
                         clock uncertainty           -0.080    19.177    
    SLICE_X34Y40         FDRE (Setup_fdre_C_CE)      -0.169    19.008    vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                          -2.865    
  -------------------------------------------------------------------
                         slack                                 16.143    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 conteo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[4]/Q
                         net (fo=12, routed)          0.257    -0.133    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 conteo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[12]/Q
                         net (fo=12, routed)          0.257    -0.132    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 conteo_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.511%)  route 0.268ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[10]/Q
                         net (fo=12, routed)          0.268    -0.121    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[2]/Q
                         net (fo=12, routed)          0.281    -0.109    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[7]/Q
                         net (fo=12, routed)          0.294    -0.096    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 conteo_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.792%)  route 0.303ns (68.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[15]/Q
                         net (fo=12, routed)          0.303    -0.086    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y7          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.873    -0.724    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.269    -0.454    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.274    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 conteo_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.890%)  route 0.315ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[11]/Q
                         net (fo=12, routed)          0.315    -0.073    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 conteo_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.779%)  route 0.317ns (69.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[13]/Q
                         net (fo=12, routed)          0.317    -0.072    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 conteo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.431%)  route 0.322ns (69.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[5]/Q
                         net (fo=12, routed)          0.322    -0.067    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.875    -0.722    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.269    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.959%)  route 0.330ns (70.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[1]/Q
                         net (fo=12, routed)          0.330    -0.060    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y5      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y6      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y7      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y18     memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y42     conteo_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     conteo_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     conteo_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y41     conteo_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     pixel_value_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y39     pixeles/red_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y40     vga_sync_unit/h_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     conteo_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     conteo_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y44     conteo_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y42     conteo_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y41     conteo_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     pixel_value_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     pixel_value_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y39     pixeles/red_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y39     pixeles/red_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y40     vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y40     vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y41     vga_sync_unit/h_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y41     vga_sync_unit/h_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.715ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.518ns (15.073%)  route 2.919ns (84.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.919     2.719    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.528    18.662    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.079    19.171    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.434    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                 15.715    

Slack (MET) :             16.072ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.518ns (16.797%)  route 2.566ns (83.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.566     2.366    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.533    18.667    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.079    19.176    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.439    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.439    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 16.072    

Slack (MET) :             16.108ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.518ns (16.956%)  route 2.537ns (83.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.537     2.337    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.540    18.674    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.079    19.183    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.446    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.446    
                         arrival time                          -2.337    
  -------------------------------------------------------------------
                         slack                                 16.108    

Slack (MET) :             16.145ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.972%)  route 2.615ns (73.028%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.662     2.865    vga_sync_unit/v_count0
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.622    19.257    
                         clock uncertainty           -0.079    19.178    
    SLICE_X34Y40         FDRE (Setup_fdre_C_CE)      -0.169    19.009    vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                          -2.865    
  -------------------------------------------------------------------
                         slack                                 16.145    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.941    vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.941    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.941    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.941    vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.941    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.941    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 conteo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[4]/Q
                         net (fo=12, routed)          0.257    -0.133    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 conteo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[12]/Q
                         net (fo=12, routed)          0.257    -0.132    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 conteo_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.511%)  route 0.268ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[10]/Q
                         net (fo=12, routed)          0.268    -0.121    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[2]/Q
                         net (fo=12, routed)          0.281    -0.109    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[7]/Q
                         net (fo=12, routed)          0.294    -0.096    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 conteo_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.792%)  route 0.303ns (68.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[15]/Q
                         net (fo=12, routed)          0.303    -0.086    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y7          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.873    -0.724    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.269    -0.454    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.274    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 conteo_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.890%)  route 0.315ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[11]/Q
                         net (fo=12, routed)          0.315    -0.073    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 conteo_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.779%)  route 0.317ns (69.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[13]/Q
                         net (fo=12, routed)          0.317    -0.072    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 conteo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.431%)  route 0.322ns (69.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[5]/Q
                         net (fo=12, routed)          0.322    -0.067    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.875    -0.722    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.269    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.959%)  route 0.330ns (70.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[1]/Q
                         net (fo=12, routed)          0.330    -0.060    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.268    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y5      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y6      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y7      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y18     memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y42     conteo_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     conteo_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     conteo_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y41     conteo_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     pixel_value_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y39     pixeles/red_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y40     vga_sync_unit/h_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     conteo_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     conteo_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y44     conteo_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y42     conteo_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y41     conteo_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     pixel_value_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     pixel_value_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y39     pixeles/red_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y39     pixeles/red_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y40     vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y40     vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y41     vga_sync_unit/h_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y41     vga_sync_unit/h_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0_1
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.714ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.518ns (15.073%)  route 2.919ns (84.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.919     2.719    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.528    18.662    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.169    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.432    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                 15.714    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.518ns (16.797%)  route 2.566ns (83.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.566     2.366    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.533    18.667    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.174    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.437    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.107ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.518ns (16.956%)  route 2.537ns (83.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.537     2.337    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.540    18.674    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.080    19.181    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.444    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                          -2.337    
  -------------------------------------------------------------------
                         slack                                 16.107    

Slack (MET) :             16.143ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.972%)  route 2.615ns (73.028%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.662     2.865    vga_sync_unit/v_count0
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.622    19.257    
                         clock uncertainty           -0.080    19.177    
    SLICE_X34Y40         FDRE (Setup_fdre_C_CE)      -0.169    19.008    vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                          -2.865    
  -------------------------------------------------------------------
                         slack                                 16.143    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 conteo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[4]/Q
                         net (fo=12, routed)          0.257    -0.133    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 conteo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[12]/Q
                         net (fo=12, routed)          0.257    -0.132    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 conteo_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.511%)  route 0.268ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[10]/Q
                         net (fo=12, routed)          0.268    -0.121    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[2]/Q
                         net (fo=12, routed)          0.281    -0.109    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[7]/Q
                         net (fo=12, routed)          0.294    -0.096    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 conteo_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.792%)  route 0.303ns (68.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[15]/Q
                         net (fo=12, routed)          0.303    -0.086    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y7          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.873    -0.724    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.269    -0.454    
                         clock uncertainty            0.080    -0.374    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.194    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 conteo_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.890%)  route 0.315ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[11]/Q
                         net (fo=12, routed)          0.315    -0.073    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 conteo_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.779%)  route 0.317ns (69.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[13]/Q
                         net (fo=12, routed)          0.317    -0.072    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 conteo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.431%)  route 0.322ns (69.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[5]/Q
                         net (fo=12, routed)          0.322    -0.067    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.875    -0.722    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.452    
                         clock uncertainty            0.080    -0.372    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.189    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.959%)  route 0.330ns (70.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[1]/Q
                         net (fo=12, routed)          0.330    -0.060    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.714ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.518ns (15.073%)  route 2.919ns (84.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.919     2.719    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.528    18.662    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.169    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.432    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                 15.714    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.518ns (16.797%)  route 2.566ns (83.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.566     2.366    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.533    18.667    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.174    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.437    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.107ns  (required time - arrival time)
  Source:                 pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.518ns (16.956%)  route 2.537ns (83.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    clk50
    SLICE_X32Y40         FDRE                                         r  pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  pixel_value_reg_reg[0]/Q
                         net (fo=11, routed)          2.537     2.337    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.540    18.674    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.080    19.181    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.444    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                          -2.337    
  -------------------------------------------------------------------
                         slack                                 16.107    

Slack (MET) :             16.143ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.972%)  route 2.615ns (73.028%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.662     2.865    vga_sync_unit/v_count0
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.622    19.257    
                         clock uncertainty           -0.080    19.177    
    SLICE_X34Y40         FDRE (Setup_fdre_C_CE)      -0.169    19.008    vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                          -2.865    
  -------------------------------------------------------------------
                         slack                                 16.143    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.966ns (27.603%)  route 2.534ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.676    -0.717    vga_sync_unit/clk
    SLICE_X35Y41         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.857     0.559    vga_sync_unit/pixel_x[1]
    SLICE_X33Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.858 f  vga_sync_unit/h_count[6]_i_2/O
                         net (fo=3, routed)           0.795     1.653    vga_sync_unit/h_count[6]_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     1.777 f  vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.302     2.079    vga_sync_unit/v_count[9]_i_3_n_0
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.203 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.580     2.783    vga_sync_unit/v_count0
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    vga_sync_unit/clk
    SLICE_X33Y43         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.940    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 16.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 conteo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[4]/Q
                         net (fo=12, routed)          0.257    -0.133    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 conteo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[12]/Q
                         net (fo=12, routed)          0.257    -0.132    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 conteo_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.511%)  route 0.268ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[10]/Q
                         net (fo=12, routed)          0.268    -0.121    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.411%)  route 0.281ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[2]/Q
                         net (fo=12, routed)          0.281    -0.109    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[7]/Q
                         net (fo=12, routed)          0.294    -0.096    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 conteo_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.792%)  route 0.303ns (68.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[15]/Q
                         net (fo=12, routed)          0.303    -0.086    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y7          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.873    -0.724    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.269    -0.454    
                         clock uncertainty            0.080    -0.374    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.194    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 conteo_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.890%)  route 0.315ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[11]/Q
                         net (fo=12, routed)          0.315    -0.073    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 conteo_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.779%)  route 0.317ns (69.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.530    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  conteo_reg[13]/Q
                         net (fo=12, routed)          0.317    -0.072    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 conteo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.431%)  route 0.322ns (69.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[5]/Q
                         net (fo=12, routed)          0.322    -0.067    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.875    -0.722    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.452    
                         clock uncertainty            0.080    -0.372    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.189    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.959%)  route 0.330ns (70.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.564    -0.531    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  conteo_reg[1]/Q
                         net (fo=12, routed)          0.330    -0.060    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.721    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.080    -0.371    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.188    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[28]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[28]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[29]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[29]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[30]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[30]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[31]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[24]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[24]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[25]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[25]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[26]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[26]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[27]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[27]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.918ns (18.616%)  route 4.013ns (81.384%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.816     4.213    vga_sync_unit_n_3
    SLICE_X29Y41         FDCE                                         f  conteo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[0]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.536    conteo_reg[0]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 14.323    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.918ns (18.616%)  route 4.013ns (81.384%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.816     4.213    vga_sync_unit_n_3
    SLICE_X29Y41         FDCE                                         f  conteo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[1]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.536    conteo_reg[1]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 14.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[10]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[11]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[8]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[9]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[12]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[13]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[14]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[14]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[15]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.378ns (37.951%)  route 0.618ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.215     0.467    vga_sync_unit_n_3
    SLICE_X29Y42         FDCE                                         f  conteo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.832    -0.765    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[4]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.154    -0.669    conteo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.378ns (37.951%)  route 0.618ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.215     0.467    vga_sync_unit_n_3
    SLICE_X29Y42         FDCE                                         f  conteo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.832    -0.765    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[5]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.154    -0.669    conteo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[28]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[28]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[29]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[29]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[30]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[30]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[31]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[24]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[24]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[25]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[25]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[26]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[26]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[27]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[27]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.918ns (18.616%)  route 4.013ns (81.384%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.816     4.213    vga_sync_unit_n_3
    SLICE_X29Y41         FDCE                                         f  conteo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[0]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.536    conteo_reg[0]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 14.323    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.918ns (18.616%)  route 4.013ns (81.384%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.816     4.213    vga_sync_unit_n_3
    SLICE_X29Y41         FDCE                                         f  conteo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[1]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.536    conteo_reg[1]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 14.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[10]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[11]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[8]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[9]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[12]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[13]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[14]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[14]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[15]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.378ns (37.951%)  route 0.618ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.215     0.467    vga_sync_unit_n_3
    SLICE_X29Y42         FDCE                                         f  conteo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.832    -0.765    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[4]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.080    -0.435    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.154    -0.589    conteo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.378ns (37.951%)  route 0.618ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.215     0.467    vga_sync_unit_n_3
    SLICE_X29Y42         FDCE                                         f  conteo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.832    -0.765    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[5]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.080    -0.435    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.154    -0.589    conteo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[28]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[28]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[29]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[29]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[30]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[30]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[31]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[24]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[24]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[25]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[25]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[26]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[26]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[27]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.538    conteo_reg[27]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.918ns (18.616%)  route 4.013ns (81.384%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.816     4.213    vga_sync_unit_n_3
    SLICE_X29Y41         FDCE                                         f  conteo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[0]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.536    conteo_reg[0]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 14.323    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.918ns (18.616%)  route 4.013ns (81.384%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.816     4.213    vga_sync_unit_n_3
    SLICE_X29Y41         FDCE                                         f  conteo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[1]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.536    conteo_reg[1]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 14.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[10]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[11]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[8]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[9]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[12]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[13]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[14]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[14]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[15]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.080    -0.434    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.588    conteo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.378ns (37.951%)  route 0.618ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.215     0.467    vga_sync_unit_n_3
    SLICE_X29Y42         FDCE                                         f  conteo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.832    -0.765    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[4]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.080    -0.435    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.154    -0.589    conteo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.378ns (37.951%)  route 0.618ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.215     0.467    vga_sync_unit_n_3
    SLICE_X29Y42         FDCE                                         f  conteo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.832    -0.765    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[5]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.080    -0.435    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.154    -0.589    conteo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[28]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.539    conteo_reg[28]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[29]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.539    conteo_reg[29]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[30]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.539    conteo_reg[30]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.918ns (18.080%)  route 4.160ns (81.920%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.962     4.360    vga_sync_unit_n_3
    SLICE_X29Y48         FDCE                                         f  conteo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.607    18.539    conteo_reg[31]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.321ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[24]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.539    conteo_reg[24]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.321    

Slack (MET) :             14.321ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[25]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.539    conteo_reg[25]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.321    

Slack (MET) :             14.321ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[26]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.539    conteo_reg[26]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.321    

Slack (MET) :             14.321ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.918ns (18.599%)  route 4.018ns (81.401%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.820     4.218    vga_sync_unit_n_3
    SLICE_X29Y47         FDCE                                         f  conteo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.503    18.637    clk50
    SLICE_X29Y47         FDCE                                         r  conteo_reg[27]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.079    19.146    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.607    18.539    conteo_reg[27]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 14.321    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.918ns (18.616%)  route 4.013ns (81.384%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.816     4.213    vga_sync_unit_n_3
    SLICE_X29Y41         FDCE                                         f  conteo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[0]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.079    19.144    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.537    conteo_reg[0]
  -------------------------------------------------------------------
                         required time                         18.537    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.918ns (18.616%)  route 4.013ns (81.384%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.675    -0.718    vga_sync_unit/clk
    SLICE_X34Y40         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.200 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           1.321     1.121    vga_sync_unit/pixel_y[4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.245 r  vga_sync_unit/pantalla_reg_i_2/O
                         net (fo=5, routed)           0.887     2.132    vga_sync_unit/pantalla_reg_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     2.256 f  vga_sync_unit/pantalla_reg_i_1/O
                         net (fo=4, routed)           0.989     3.245    vga_sync_unit/conteo2
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.397 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.816     4.213    vga_sync_unit_n_3
    SLICE_X29Y41         FDCE                                         f  conteo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    18.635    clk50
    SLICE_X29Y41         FDCE                                         r  conteo_reg[1]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.079    19.144    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.537    conteo_reg[1]
  -------------------------------------------------------------------
                         required time                         18.537    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 14.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[10]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[11]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[8]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.378ns (38.676%)  route 0.599ns (61.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.197     0.449    vga_sync_unit_n_3
    SLICE_X29Y43         FDCE                                         f  conteo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y43         FDCE                                         r  conteo_reg[9]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[12]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[13]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[14]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[14]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.378ns (38.413%)  route 0.606ns (61.587%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.203     0.455    vga_sync_unit_n_3
    SLICE_X29Y44         FDCE                                         f  conteo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.764    clk50
    SLICE_X29Y44         FDCE                                         r  conteo_reg[15]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.668    conteo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.378ns (37.951%)  route 0.618ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.215     0.467    vga_sync_unit_n_3
    SLICE_X29Y42         FDCE                                         f  conteo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.832    -0.765    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[4]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.154    -0.669    conteo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conteo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.378ns (37.951%)  route 0.618ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.529    clk50
    SLICE_X29Y48         FDCE                                         r  conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  conteo_reg[31]/Q
                         net (fo=2, routed)           0.161    -0.227    conteo_reg__0[31]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  conteo[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.182    conteo[0]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.101 f  conteo_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.242     0.141    vga_sync_unit/CO[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.111     0.252 f  vga_sync_unit/conteo[0]_i_2/O
                         net (fo=32, routed)          0.215     0.467    vga_sync_unit_n_3
    SLICE_X29Y42         FDCE                                         f  conteo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.832    -0.765    clk50
    SLICE_X29Y42         FDCE                                         r  conteo_reg[5]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.154    -0.669    conteo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.136    





