Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd" in Library work.
Architecture behavioral of Entity im is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd" in Library work.
Architecture behavioral of Entity dm is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/QReg.vhd" in Library work.
Architecture behavioral of Entity qreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd" in Library work.
Architecture behavioral of Entity ifreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd" in Library work.
Architecture behavioral of Entity idreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd" in Library work.
Architecture behavioral of Entity exereg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd" in Library work.
Architecture behavioral of Entity memreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" in Library work.
Architecture behavioral of Entity rf is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" in Library work.
WARNING:HDLParsers:3555 - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" Line 81. Warning for LRM section 1.1.1.2 violation about connectivity rules. Parameter Ram1Addr of mode out should not be associated with a formal port of mode buffer.
Architecture behavioral of Entity memmgr is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <behavior>) compiled.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/extension.vhd" in Library work.
Architecture behavioral of Entity extension is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" in Library work.
Architecture behavior of Entity foward is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd" in Library work.
Architecture behavior of Entity pause is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" in Library work.
Entity <mux_pc> compiled.
Entity <mux_pc> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd" in Library work.
Architecture behavior of Entity a_mux is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/B_MUX.vhd" in Library work.
Architecture behavior of Entity b_mux is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_raddr.vhd" in Library work.
Architecture behavioral of Entity mux_raddr is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd" in Library work.
Architecture behavioral of Entity mux_wdata is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_sp_s.vhd" in Library work.
Architecture behavioral of Entity mux_sp_s is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_rwdata.vhd" in Library work.
Architecture behavioral of Entity mux_rwdata is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <QReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IFReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IDReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXEReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memMgr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <extension> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Foward> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <Pause> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_pc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <A_MUX> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <B_MUX> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_raddr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_wdata> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_sp_s> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_rwdata> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 18: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 533: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 515: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <debug_data>, <IF_PC_Data_Out>, <IF_PC_in>, <IF_INS_15_0_in>, <EXE_A_MUX_Out>, <EXE_B_MUX_Out>, <ID_RF_WD>, <MEM_Control_RF_out>, <MEM_Control_RWData_out>, <EXE_Control_RF_out>, <ID_Control_SP_S_out>, <MEM_RAddr_out>, <ID_Control_Raddr_out>, <ID_Control_ALU_out>, <EXE_ALU_FLAG_ZERO>, <EXE_Control_MEM_out>, <EXE_Control_RA>, <EXE_Control_RB>, <ID_Control_A_out>, <ID_Control_B_out>, <ID_Control_Pause>, <ID_Control_MEM_out>, <ID_Control_PC_out>, <EXE_MWD_in>, <rdn>, <wrn>, <EXE_RAddr_in>, <ID_Control_Raddr_in>, <ID_Control_ALU_in>, <IF_INS_15_0_out>, <MEM_Data_in>
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 19: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 29: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:752 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 643: Unconnected input port 'in_raddr' of component 'mux_rwdata' is tied to default value.
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <QReg> in library <work> (Architecture <behavioral>).
Entity <QReg> analyzed. Unit <QReg> generated.

Analyzing Entity <IFReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd" line 37: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <IFReg> analyzed. Unit <IFReg> generated.

Analyzing Entity <IDReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd" line 77: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <IDReg> analyzed. Unit <IDReg> generated.

Analyzing Entity <EXEReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <EXEReg> analyzed. Unit <EXEReg> generated.

Analyzing Entity <MEMReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <MEMReg> analyzed. Unit <MEMReg> generated.

Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 79: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 69: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 94: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 84: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 109: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 99: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <memMgr> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" line 10: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" line 12: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <memMgr> analyzed. Unit <memMgr> generated.

Analyzing Entity <IM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PC>
INFO:Xst:2679 - Register <RamWE> in unit <IM> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RamEN> in unit <IM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RamData> in unit <IM> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <DM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Address>, <out_data>, <MEM>, <WriteData>, <data_ready>, <clk_local>, <clk_stage>
INFO:Xst:2679 - Register <rdn> in unit <DM> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <DM> analyzed. Unit <DM> generated.

Analyzing Entity <Adder> in library <work> (Architecture <behavioral>).
Entity <Adder> analyzed. Unit <Adder> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd" line 72: Mux is complete : default of case is discarded
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <controller> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" line 397: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" line 518: Mux is complete : default of case is discarded
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <extension> in library <work> (Architecture <behavioral>).
Entity <extension> analyzed. Unit <extension> generated.

Analyzing Entity <Foward> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 45: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 91: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 91: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RAddr2>, <WDATA>, <RAddr1>
Entity <Foward> analyzed. Unit <Foward> generated.

Analyzing Entity <Pause> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd" line 63: Mux is complete : default of case is discarded
Entity <Pause> analyzed. Unit <Pause> generated.

Analyzing Entity <mux_pc> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" line 50: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" line 56: Mux is complete : default of case is discarded
Entity <mux_pc> analyzed. Unit <mux_pc> generated.

Analyzing Entity <A_MUX> in library <work> (Architecture <behavior>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd" line 23: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ALU>, <DATA>, <PC>, <IH>, <SP>, <T>, <RX>, <RY>
Entity <A_MUX> analyzed. Unit <A_MUX> generated.

Analyzing Entity <B_MUX> in library <work> (Architecture <behavior>).
Entity <B_MUX> analyzed. Unit <B_MUX> generated.

Analyzing Entity <mux_raddr> in library <work> (Architecture <behavioral>).
Entity <mux_raddr> analyzed. Unit <mux_raddr> generated.

Analyzing Entity <mux_wdata> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rmwd>
Entity <mux_wdata> analyzed. Unit <mux_wdata> generated.

Analyzing Entity <mux_sp_s> in library <work> (Architecture <behavioral>).
Entity <mux_sp_s> analyzed. Unit <mux_sp_s> generated.

Analyzing Entity <mux_rwdata> in library <work> (Architecture <behavioral>).
Entity <mux_rwdata> analyzed. Unit <mux_rwdata> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <RamData> in unit <IM> is removed.

Synthesizing Unit <QReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/QReg.vhd".
    Found 16-bit register for signal <data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <QReg> synthesized.


Synthesizing Unit <IFReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd".
    Found 3-bit register for signal <INS_10_8_out>.
    Found 11-bit register for signal <INS_10_0_out>.
    Found 3-bit register for signal <INS_4_2_out>.
    Found 16-bit register for signal <PC_out>.
    Found 8-bit register for signal <INS_7_0_out>.
    Found 5-bit register for signal <INS_4_0_out>.
    Found 4-bit register for signal <INS_3_0_out>.
    Found 3-bit register for signal <INS_7_5_out>.
    Found 16-bit register for signal <PC_1_out>.
    Found 16-bit register for signal <INS_15_0_out>.
    Summary:
	inferred  85 D-type flip-flop(s).
Unit <IFReg> synthesized.


Synthesizing Unit <IDReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd".
    Found 1-bit register for signal <Control_SP_out>.
    Found 3-bit register for signal <Control_ALU_out>.
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <RX_out>.
    Found 16-bit register for signal <IM_4_0_out>.
    Found 1-bit register for signal <Control_IH_out>.
    Found 16-bit register for signal <IM_3_0_out>.
    Found 1-bit register for signal <Control_RA_out>.
    Found 1-bit register for signal <Control_MEM_out>.
    Found 16-bit register for signal <IM_10_0_out>.
    Found 16-bit register for signal <RY_out>.
    Found 3-bit register for signal <Control_PC_out>.
    Found 16-bit register for signal <SP_out>.
    Found 16-bit register for signal <T_out>.
    Found 3-bit register for signal <Addr_RX_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 3-bit register for signal <Control_A_out>.
    Found 2-bit register for signal <Control_Raddr_out>.
    Found 16-bit register for signal <IH_out>.
    Found 16-bit register for signal <RA_out>.
    Found 16-bit register for signal <IM_4_2_out>.
    Found 3-bit register for signal <Addr_RY_out>.
    Found 4-bit register for signal <Control_B_out>.
    Found 16-bit register for signal <IM_7_0_sign_out>.
    Found 1-bit register for signal <Control_WData_out>.
    Found 16-bit register for signal <IM_7_0_zero_out>.
    Found 1-bit register for signal <Control_SP_S_out>.
    Found 3-bit register for signal <Addr_RZ_out>.
    Found 16-bit register for signal <PC_1_out>.
    Found 1-bit register for signal <Control_T_out>.
    Summary:
	inferred 242 D-type flip-flop(s).
Unit <IDReg> synthesized.


Synthesizing Unit <EXEReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd".
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <MWD_out>.
    Found 1-bit register for signal <Control_MEM_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 16-bit register for signal <ALU_out>.
    Found 3-bit register for signal <RAddr_out>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <EXEReg> synthesized.


Synthesizing Unit <MEMReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd".
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <Data_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 16-bit register for signal <ALU_out>.
    Found 3-bit register for signal <RAddr_out>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <MEMReg> synthesized.


Synthesizing Unit <RF>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <Debug_Data>.
    Found 16-bit 8-to-1 multiplexer for signal <RX>.
    Found 16-bit 8-to-1 multiplexer for signal <RY>.
    Found 16-bit register for signal <R0>.
    Found 16-bit register for signal <R1>.
    Found 16-bit register for signal <R2>.
    Found 16-bit register for signal <R3>.
    Found 16-bit register for signal <R4>.
    Found 16-bit register for signal <R5>.
    Found 16-bit register for signal <R6>.
    Found 16-bit register for signal <R7>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Adder.vhd".
    Found 16-bit adder for signal <output>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <c>.
    Found 16-bit addsub for signal <c$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <controller>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd".
WARNING:Xst:736 - Found 2-bit latch for signal <Mtridata_RWDATA> created at line 43. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_RWDATA> created at line 43. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit tristate buffer for signal <SP_S>.
    Found 3-bit tristate buffer for signal <A>.
    Found 4-bit tristate buffer for signal <B>.
    Found 2-bit tristate buffer for signal <RWDATA>.
    Found 2-bit tristate buffer for signal <RADDR>.
    Found 1-bit tristate buffer for signal <WDATA>.
    Found 3-bit tristate buffer for signal <ALU>.
    Summary:
	inferred  16 Tristate(s).
Unit <controller> synthesized.


Synthesizing Unit <extension>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/extension.vhd".
Unit <extension> synthesized.


Synthesizing Unit <Foward>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <RMWD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit comparator equal for signal <RA$cmp_eq0000> created at line 30.
    Found 3-bit comparator equal for signal <RA$cmp_eq0002> created at line 30.
    Found 3-bit comparator equal for signal <RA$cmp_eq0004> created at line 52.
    Found 3-bit comparator equal for signal <RA$cmp_eq0005> created at line 52.
    Summary:
	inferred   4 Comparator(s).
Unit <Foward> synthesized.


Synthesizing Unit <Pause>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd".
WARNING:Xst:647 - Input <NEXT15_0<10:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x1-bit ROM for signal <PAUSE_SIGNAL$mux0004>.
    Found 3-bit comparator equal for signal <PAUSE_SIGNAL$cmp_eq0000> created at line 20.
    Found 3-bit comparator equal for signal <PAUSE_SIGNAL$cmp_eq0011> created at line 38.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Comparator(s).
Unit <Pause> synthesized.


Synthesizing Unit <mux_pc>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <pc>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux_pc> synthesized.


Synthesizing Unit <A_MUX>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <OUTPUT>.
    Found 16-bit 8-to-1 multiplexer for signal <OUTPUT$mux0000> created at line 28.
    Summary:
	inferred  32 Multiplexer(s).
Unit <A_MUX> synthesized.


Synthesizing Unit <B_MUX>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/B_MUX.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <OUTPUT>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <B_MUX> synthesized.


Synthesizing Unit <mux_raddr>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_raddr.vhd".
Unit <mux_raddr> synthesized.


Synthesizing Unit <mux_wdata>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <out_wdata>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux_wdata> synthesized.


Synthesizing Unit <mux_sp_s>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_sp_s.vhd".
Unit <mux_sp_s> synthesized.


Synthesizing Unit <mux_rwdata>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_rwdata.vhd".
WARNING:Xst:647 - Input <in_raddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_rwdata> synthesized.


Synthesizing Unit <IM>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <INS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <cur_state<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IM> synthesized.


Synthesizing Unit <DM>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd".
WARNING:Xst:653 - Signal <out_data> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | en                        (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:736 - Found 16-bit latch for signal <Mtridata_RamData> created at line 61. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_RamData> created at line 61. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <wrn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamOE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamEN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 18-bit latch for signal <RamAddr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamWE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <RamData>.
    Found 1-bit register for signal <clk_local>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <DM> synthesized.


Synthesizing Unit <memMgr>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd".
Unit <memMgr> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<11:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <EXE_SPAdder_Out> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <EXE_ALU_FLAG_ZERO_extend> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Found 16-bit 16-to-1 multiplexer for signal <L>.
    Found 25-bit up counter for signal <clk_overall>.
    Found 2-bit up counter for signal <clk_stage>.
    Summary:
	inferred   2 Counter(s).
	inferred  16 Multiplexer(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 66
 1-bit register                                        : 13
 11-bit register                                       : 1
 16-bit register                                       : 33
 2-bit register                                        : 4
 3-bit register                                        : 11
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 27
 1-bit latch                                           : 22
 16-bit latch                                          : 2
 18-bit latch                                          : 1
 2-bit latch                                           : 2
# Comparators                                          : 6
 3-bit comparator equal                                : 6
# Multiplexers                                         : 10
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 6
# Tristates                                            : 8
 1-bit tristate buffer                                 : 2
 16-bit tristate buffer                                : 1
 2-bit tristate buffer                                 : 2
 3-bit tristate buffer                                 : 2
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <IF_MEM_MEMMgr/DM_unit/cur_state/FSM> on signal <cur_state[1:10]> with one-hot encoding.
-------------------------
 State     | Encoding
-------------------------
 start     | 0000000001
 write     | 0000001000
 w_hold    | 0000100000
 r_ready   | 0000010000
 r_hold    | 0010000000
 read      | 0001000000
 comwrite1 | 0000000010
 comwrite2 | 0100000000
 comread   | 0000000100
 stop      | 1000000000
-------------------------
WARNING:Xst:1710 - FF/Latch <T_out_5> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_6> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_7> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_8> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_9> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_10> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_11> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_12> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_13> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_14> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_15> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_8> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_9> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_10> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_11> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_12> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_13> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_14> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_15> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_0> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_1> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_2> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_3> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_4> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_5> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_6> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_7> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_8> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_9> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_10> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_11> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_12> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_13> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_14> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_15> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_0> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_1> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_2> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_3> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_4> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Control_T_out> is unconnected in block <ID_EXE_Reg>.
WARNING:Xst:1290 - Hierarchical block <T_Reg> is unconnected in block <CPU>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 614
 Flip-Flops                                            : 614
# Latches                                              : 27
 1-bit latch                                           : 22
 16-bit latch                                          : 2
 18-bit latch                                          : 1
 2-bit latch                                           : 2
# Comparators                                          : 6
 3-bit comparator equal                                : 6
# Multiplexers                                         : 10
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_0> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_3_0_out_0> <INS_15_0_out_0> <INS_10_0_out_0> <INS_7_0_out_0> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_1> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_3_0_out_1> <INS_15_0_out_1> <INS_10_0_out_1> <INS_7_0_out_1> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_2> in Unit <IFReg> is equivalent to the following 5 FFs/Latches, which will be removed : <INS_3_0_out_2> <INS_15_0_out_2> <INS_4_2_out_0> <INS_10_0_out_2> <INS_7_0_out_2> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_3> in Unit <IFReg> is equivalent to the following 5 FFs/Latches, which will be removed : <INS_3_0_out_3> <INS_15_0_out_3> <INS_4_2_out_1> <INS_10_0_out_3> <INS_7_0_out_3> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_4> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_15_0_out_4> <INS_4_2_out_2> <INS_10_0_out_4> <INS_7_0_out_4> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_0> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_5> <INS_10_0_out_5> <INS_7_0_out_5> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_1> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_6> <INS_10_0_out_6> <INS_7_0_out_6> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_2> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_7> <INS_10_0_out_7> <INS_7_0_out_7> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_8> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_0> <INS_10_0_out_8> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_9> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_1> <INS_10_0_out_9> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_10> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_2> <INS_10_0_out_10> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_0> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_0> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_1> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_1> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_2> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_2> 
INFO:Xst:2261 - The FF/Latch <IM_4_0_out_4> in Unit <IDReg> is equivalent to the following 11 FFs/Latches, which will be removed : <IM_4_0_out_5> <IM_4_0_out_6> <IM_4_0_out_7> <IM_4_0_out_8> <IM_4_0_out_9> <IM_4_0_out_10> <IM_4_0_out_11> <IM_4_0_out_12> <IM_4_0_out_13> <IM_4_0_out_14> <IM_4_0_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_3> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_3> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_4> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_4> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_5> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_5> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_6> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_6> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_7> in Unit <IDReg> is equivalent to the following 9 FFs/Latches, which will be removed : <IM_7_0_sign_out_8> <IM_7_0_sign_out_9> <IM_7_0_sign_out_10> <IM_7_0_sign_out_11> <IM_7_0_sign_out_12> <IM_7_0_sign_out_13> <IM_7_0_sign_out_14> <IM_7_0_sign_out_15> <IM_7_0_zero_out_7> 
INFO:Xst:2261 - The FF/Latch <IM_3_0_out_3> in Unit <IDReg> is equivalent to the following 12 FFs/Latches, which will be removed : <IM_3_0_out_4> <IM_3_0_out_5> <IM_3_0_out_6> <IM_3_0_out_7> <IM_3_0_out_8> <IM_3_0_out_9> <IM_3_0_out_10> <IM_3_0_out_11> <IM_3_0_out_12> <IM_3_0_out_13> <IM_3_0_out_14> <IM_3_0_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_zero_out_8> in Unit <IDReg> is equivalent to the following 7 FFs/Latches, which will be removed : <IM_7_0_zero_out_9> <IM_7_0_zero_out_10> <IM_7_0_zero_out_11> <IM_7_0_zero_out_12> <IM_7_0_zero_out_13> <IM_7_0_zero_out_14> <IM_7_0_zero_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_10_0_out_10> in Unit <IDReg> is equivalent to the following 5 FFs/Latches, which will be removed : <IM_10_0_out_11> <IM_10_0_out_12> <IM_10_0_out_13> <IM_10_0_out_14> <IM_10_0_out_15> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_0> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_4_2_out_0> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_1> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_4_2_out_1> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_2> in Unit <IDReg> is equivalent to the following 14 FFs/Latches, which will be removed : <IM_4_2_out_2> <IM_4_2_out_3> <IM_4_2_out_4> <IM_4_2_out_5> <IM_4_2_out_6> <IM_4_2_out_7> <IM_4_2_out_8> <IM_4_2_out_9> <IM_4_2_out_10> <IM_4_2_out_11> <IM_4_2_out_12> <IM_4_2_out_13> <IM_4_2_out_14> <IM_4_2_out_15> 
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_8> (without init value) has a constant value of 0 in block <IDReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk_overall_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_2> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_3> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_7> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_8> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_9> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_16> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_17> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_18> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_19> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_20> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_21> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_22> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_23> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_overall_24> of sequential type is unconnected in block <CPU>.
WARNING:Xst:1710 - FF/Latch <IF_MEM_MEMMgr/DM_unit/RamAddr_17> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IF_MEM_MEMMgr/DM_unit/RamAddr_16> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit controller: 16 internal tristates are replaced by logic (pull-up yes): A<0>, A<1>, A<2>, ALU<0>, ALU<1>, ALU<2>, B<0>, B<1>, B<2>, B<3>, RADDR<0>, RADDR<1>, RWDATA<0>, RWDATA<1>, SP_S, WDATA.

Optimizing unit <CPU> ...

Optimizing unit <QReg> ...

Optimizing unit <IFReg> ...

Optimizing unit <IDReg> ...

Optimizing unit <EXEReg> ...

Optimizing unit <MEMReg> ...

Optimizing unit <RF> ...

Optimizing unit <ALU> ...

Optimizing unit <mux_pc> ...

Optimizing unit <B_MUX> ...

Optimizing unit <mux_wdata> ...

Optimizing unit <controller> ...

Optimizing unit <Foward> ...
