{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "305ae24c",
   "metadata": {},
   "source": [
    "[31/03/2022]\n",
    "1. Components:\n",
    "    * Wires : Carrying values (0/1)\n",
    "    * Gates : Componenets connected to the wires\n",
    "    * AC/ DC\n",
    "    * Power (0 - 3.3V) <img src=\"images/power1.png\" width = \"50%\" height = \"50%\" />, Gates ensure that we get a low and high power within a specified range.\n",
    "2. Gate:\n",
    "    * AND, OR and NOT(along with an external clock) can make the entire computer.\n",
    "    * <img src=\"images/gates.png\" width = \"30%\" height = \"30%\" />\n",
    "    * **Combinational Logic** (output depends only on inputs and no cycle) whereas **Sequential Logic** (output depends on inputs along with previous values and may have a cycle, also requires a clock).\n",
    "    * [Tools](https://github.com/hneemann/Digital)\n",
    "3. Combinational Logic\n",
    "    * Adders\n",
    "        * 1 bit half adder\n",
    "        * <img src=\"images/adder1.png\" width = \"30%\" height = \"30%\" />\n",
    "        * Truth Table:\n",
    "            * <img src=\"images/adder2.png\" width = \"30%\" height = \"30%\" />\n",
    "        * Boolean Algebra\n",
    "            * Create Product term for each value by checking how many values are '1' and then writing a product term along with or term for all the possible values.\n",
    "            * <img src=\"images/adder3.png\" width = \"40%\" height = \"40%\" />\n",
    "            * Logic Gate :<img src=\"images/adder4.png\" width = \"40%\" height = \"40%\" /> ,Bubble in i/p means inverted value.\n",
    "        * **1 bit full Adder** :\n",
    "            * <img src=\"images/adder5.png\" width = \"50%\" height = \"50%\" />\n",
    "            * Ripple Adder\n",
    "                * <img src=\"images/adder6.png\" width = \"40%\" height = \"40%\" />\n",
    "                * **Propogation Delay**, though the values can be calculated in parallel but the final value is dependent on the c_in values. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63e63867",
   "metadata": {},
   "source": [
    "[05/04/2022]\n",
    "1. Sequential Logic:\n",
    "    * Used for storing data using a circuit.\n",
    "    * Output value depends upon the inputs along with prior values along with some cycle.\n",
    "    * (General Approach)SR Latch -> D-latch -> D flip flop -> 1 bit register -> n bit register -> counter\n",
    "    * Set-Reset Latch (SR Latch):\n",
    "        * <img src=\"images/sr1.png\" width = \"50%\" height = \"50%\" />\n",
    "        * 'R' is responsible for resetting the value and 'S' is responsible for storing the value.\n",
    "        * <img src=\"images/sr2.png\" width = \"25%\" height = \"25%\" />\n",
    "        * Initial state might be random, thus we have a 'cls' input for initialising initial state.\n",
    "    * D-Latch:\n",
    "        * <img src=\"images/dlatch1.png\" width = \"50%\" height = \"50%\" />\n",
    "        * D(0,1) is the value to store in S-R Latch, we set R to 1 or S to 1 accordingly and the value we store is 'Q'.\n",
    "        * When clock is high, then the value of 'D' makes changes in the SR value of the SR Latch.\n",
    "        * "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3a72c35",
   "metadata": {},
   "source": [
    "# [07/04/2022]\n",
    "1. **Static Analyzer:**\n",
    "    * Check for the output running the './analyze'\n",
    "    * End of the code marked by **add r0,r0**\n",
    "    * ***Different Components:***\n",
    "        1. ROM(Read Only Memory):\n",
    "            * Something that is programmed once and never changes\n",
    "            * Design :\n",
    "                * <img src=\"images/rom1.png\" width = \"50%\" height = \"50%\" />\n",
    "                * '5' bits for 'A'(mapping 32 bit address), IW(Instruction word) i.e. 32 bits.\n",
    "            * Filling ROM:\n",
    "                * Component -> Edit -> 32 cells\n",
    "                * Load from file\n",
    "                    * objdump -d [assfile].o (Analyzing instruction word)\n",
    "                    * Creating file : **objdump -d fact_s.o | python3 makerom.py >> fact_s.hex**\n",
    "                    * O/p : IW along with header(specific to sw)\n",
    "                * Component -> Edit -> load -> select \\.hex file\n",
    "                \n",
    "        2. Multiplexer :\n",
    "            * Used to select value among multiple inputs.\n",
    "            * Design:\n",
    "                * <img src=\"images/mux1.png\" width = \"50%\" height = \"50%\" />\n",
    "                * 'Sel' 2 bits for 4 input values.\n",
    "                * Multibit input values:\n",
    "                    * <img src=\"images/mux2.png\" width = \"50%\" height = \"50%\" />\n",
    "       \n",
    "        3. Comparators:\n",
    "           * Needed to check if the values are equal(comparing bit values for identifying the instruction)\n",
    "           * Design:\n",
    "               * <img src=\"images/comparator1.png\" width = \"50%\" height = \"50%\" />\n",
    "        4. Decoder:\n",
    "            * Takes multibit(n) input and have $2^n$ outputs.\n",
    "            * Used in building a counter(single connection to update and selectively updates 1)\n",
    "            * Design:\n",
    "                * <img src=\"images/decoder1.png\" width = \"50%\" height = \"50%\" />\n",
    "        5. Encoder:\n",
    "            * Opposite of decoder.\n",
    "            * Design:\n",
    "                * <img src=\"images/encoder1.png\" width = \"50%\" height = \"50%\" />\n",
    "                * Problem with more than 1 positive bits\n",
    "            * **Priority Decoder**  :chossing bit input that has highest index.\n",
    "            \n",
    "    * Putting all together :\n",
    "         * <img src=\"images/p51.png\" width = \"50%\" height = \"50%\" />\n",
    "         * IW Decoder:\n",
    "             * <img src=\"images/p5_2.png\" width = \"50%\" height = \"50%\" />\n",
    "         * DONE business:\n",
    "             * <img src=\"images/p5_3.png\" width = \"50%\" height = \"50%\" />"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a1e92b9e",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
