<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='564' type='bool llvm::TargetRegisterInfo::shouldRewriteCopySrc(const llvm::TargetRegisterClass * DefRC, unsigned int DefSubReg, const llvm::TargetRegisterClass * SrcRC, unsigned int SrcSubReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='560'>// For a copy-like instruction that defines a register of class DefRC with
  // subreg index DefSubReg, reading from another source with class SrcRC and
  // subregister SrcSubReg return true if this is a preferable copy
  // instruction or an earlier use should be used.</doc>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='737' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='394' ll='400' type='bool llvm::TargetRegisterInfo::shouldRewriteCopySrc(const llvm::TargetRegisterClass * DefRC, unsigned int DefSubReg, const llvm::TargetRegisterClass * SrcRC, unsigned int SrcSubReg) const'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1961' c='_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='215' c='_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='226' u='c' c='_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j'/>
