// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __conv_layer1_conv_dEe_H__
#define __conv_layer1_conv_dEe_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct conv_layer1_conv_dEe_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 19;
  static const unsigned AddressRange = 128;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(conv_layer1_conv_dEe_ram) {
        ram[0] = "0b0100000101011100011";
        ram[1] = "0b1010011111101001100";
        ram[2] = "0b0101000111011111000";
        ram[3] = "0b1011101011011101110";
        ram[4] = "0b1010010010101110010";
        ram[5] = "0b0000100101111000100";
        ram[6] = "0b0000000011000111100";
        ram[7] = "0b0101100011001100001";
        ram[8] = "0b0010001101110000110";
        ram[9] = "0b0101100101111100101";
        ram[10] = "0b1011000100010010001";
        ram[11] = "0b0100100111010100111";
        ram[12] = "0b0101010010011011011";
        ram[13] = "0b0010101111111100001";
        ram[14] = "0b1110110010000101110";
        ram[15] = "0b0000111111001010110";
        ram[16] = "0b0100101000100111100";
        ram[17] = "0b0001010000010100101";
        ram[18] = "0b0011100110111011011";
        ram[19] = "0b0110001011011110110";
        ram[20] = "0b1010010010001010100";
        ram[21] = "0b1101110110100100011";
        ram[22] = "0b1100010111010010100";
        ram[23] = "0b1101101001110011011";
        ram[24] = "0b1001111110110000111";
        ram[25] = "0b1010010110001010011";
        ram[26] = "0b1101101111011101010";
        ram[27] = "0b1111111000000110010";
        ram[28] = "0b1010111101101101100";
        ram[29] = "0b1101111101100010100";
        ram[30] = "0b0000010010100110110";
        ram[31] = "0b1101011101100101100";
        ram[32] = "0b0100111111001100000";
        ram[33] = "0b0011111100010000111";
        ram[34] = "0b0110100001011100101";
        ram[35] = "0b0010000101010010010";
        ram[36] = "0b1011001000010101111";
        ram[37] = "0b1011111101110010101";
        ram[38] = "0b0010000101001100000";
        ram[39] = "0b0011011010100111001";
        ram[40] = "0b0011010100000001100";
        ram[41] = "0b1110111001110010110";
        ram[42] = "0b0101110110111101011";
        ram[43] = "0b0101000110011100000";
        ram[44] = "0b0101011100111001011";
        ram[45] = "0b1100111101001110100";
        ram[46] = "0b1011101111101010010";
        ram[47] = "0b1010000100010000001";
        ram[48] = "0b0110010111111111101";
        ram[49] = "0b1001111110011010000";
        ram[50] = "0b1100011101001010001";
        ram[51] = "0b1001100000111101111";
        ram[52] = "0b0001010100001001010";
        ram[53] = "0b1100110000011000111";
        ram[54] = "0b1111011011101000000";
        ram[55] = "0b1100001101110011000";
        ram[56] = "0b1011001101110110110";
        ram[57] = "0b0001011100000110000";
        ram[58] = "0b0010101000101101111";
        ram[59] = "0b0000111010000101000";
        ram[60] = "0b1100110101101100000";
        ram[61] = "0b1010101101011000011";
        ram[62] = "0b0110000011110000010";
        ram[63] = "0b1100001111001011000";
        ram[64] = "0b0101110011100100111";
        ram[65] = "0b1010000111001000010";
        ram[66] = "0b0101000100011110100";
        ram[67] = "0b1100100001000110000";
        ram[68] = "0b1111010001000110111";
        ram[69] = "0b1011001011110111111";
        ram[70] = "0b0101100011111111010";
        ram[71] = "0b1101111110000111000";
        ram[72] = "0b0110011000101000101";
        ram[73] = "0b0100100000110011100";
        ram[74] = "0b0011100000110001110";
        ram[75] = "0b1101001101001101010";
        ram[76] = "0b1111100110111100001";
        ram[77] = "0b0100011011010000010";
        ram[78] = "0b0011101000001010110";
        ram[79] = "0b1110000111110110110";
        ram[80] = "0b0011010001101000000";
        ram[81] = "0b1110100010111110000";
        ram[82] = "0b1110001011001111100";
        ram[83] = "0b1001100001111011110";
        ram[84] = "0b1011110000000000101";
        ram[85] = "0b0110011011111000100";
        ram[86] = "0b1100110011001011001";
        ram[87] = "0b1101110010100100110";
        ram[88] = "0b0010010011101101100";
        ram[89] = "0b1010011010011011111";
        ram[90] = "0b1010001101100101100";
        ram[91] = "0b0110000001111011111";
        ram[92] = "0b1111100101010101110";
        ram[93] = "0b0001111010100110000";
        ram[94] = "0b0110000000010111101";
        ram[95] = "0b0100101001010011000";
        ram[96] = "0b1011011110111100000";
        ram[97] = "0b1111011101110010100";
        ram[98] = "0b0011010111111011111";
        ram[99] = "0b1100110011001110000";
        ram[100] = "0b0100001010010111011";
        ram[101] = "0b1101001001001000100";
        ram[102] = "0b0101010101101110110";
        ram[103] = "0b0010010110010110111";
        ram[104] = "0b0001000110100111110";
        ram[105] = "0b0100001010011111010";
        ram[106] = "0b0011110011110000010";
        ram[107] = "0b1111011000001111110";
        ram[108] = "0b1011100001100001111";
        ram[109] = "0b1100111001110111001";
        ram[110] = "0b0010101101110110100";
        ram[111] = "0b1101000010101000100";
        ram[112] = "0b1101001101100011111";
        ram[113] = "0b0100010001010000110";
        ram[114] = "0b0010000101111100000";
        ram[115] = "0b1100011011010010010";
        ram[116] = "0b1111100000110111001";
        ram[117] = "0b0011010011111111001";
        ram[118] = "0b1111000000011110111";
        ram[119] = "0b1100110011010011010";
        ram[120] = "0b0101110100010011100";
        ram[121] = "0b1100101101100110000";
        ram[122] = "0b0010000001011011000";
        ram[123] = "0b0010111011011000100";
        ram[124] = "0b0011111101101001111";
        ram[125] = "0b0010010001011001101";
        ram[126] = "0b1111101111011110001";
        ram[127] = "0b0100110110110100101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(conv_layer1_conv_dEe) {


static const unsigned DataWidth = 19;
static const unsigned AddressRange = 128;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


conv_layer1_conv_dEe_ram* meminst;


SC_CTOR(conv_layer1_conv_dEe) {
meminst = new conv_layer1_conv_dEe_ram("conv_layer1_conv_dEe_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~conv_layer1_conv_dEe() {
    delete meminst;
}


};//endmodule
#endif
