{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 15:17:26 2016 " "Info: Processing started: Sun May 15 15:17:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HWProject -c HWProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HWProject -c HWProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file store_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Store_Control " "Info: Found entity 1: Store_Control" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Info: Found entity 1: Mux8" {  } { { "Mux8.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Info: Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Info: Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux3 " "Info: Elaborating entity \"Mux3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux3.v(9) " "Warning (10270): Verilog HDL Case Statement warning at Mux3.v(9): incomplete case statement has no default case item" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected Mux3.v(9) " "Warning (10240): Verilog HDL Always Construct warning at Mux3.v(9): inferring latch(es) for variable \"selected\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[0\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[0\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[1\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[1\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[2\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[2\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[3\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[3\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[4\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[4\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[5\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[5\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[6\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[6\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[7\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[7\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[8\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[8\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[9\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[9\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[10\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[10\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[11\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[11\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[12\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[12\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[13\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[13\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[14\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[14\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[15\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[15\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[16\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[16\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[17\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[17\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[18\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[18\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[19\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[19\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[20\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[20\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[21\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[21\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[22\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[22\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[23\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[23\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[24\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[24\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[25\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[25\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[26\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[26\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[27\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[27\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[28\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[28\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[29\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[29\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[30\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[30\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[31\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[31\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[0\]\$latch " "Warning: Latch selected\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[1\]\$latch " "Warning: Latch selected\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[2\]\$latch " "Warning: Latch selected\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[3\]\$latch " "Warning: Latch selected\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[4\]\$latch " "Warning: Latch selected\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[5\]\$latch " "Warning: Latch selected\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[6\]\$latch " "Warning: Latch selected\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[7\]\$latch " "Warning: Latch selected\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[8\]\$latch " "Warning: Latch selected\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[9\]\$latch " "Warning: Latch selected\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[10\]\$latch " "Warning: Latch selected\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[11\]\$latch " "Warning: Latch selected\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[12\]\$latch " "Warning: Latch selected\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[13\]\$latch " "Warning: Latch selected\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[14\]\$latch " "Warning: Latch selected\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[15\]\$latch " "Warning: Latch selected\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[16\]\$latch " "Warning: Latch selected\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[17\]\$latch " "Warning: Latch selected\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[18\]\$latch " "Warning: Latch selected\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[19\]\$latch " "Warning: Latch selected\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[20\]\$latch " "Warning: Latch selected\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[21\]\$latch " "Warning: Latch selected\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[22\]\$latch " "Warning: Latch selected\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[23\]\$latch " "Warning: Latch selected\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[24\]\$latch " "Warning: Latch selected\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[25\]\$latch " "Warning: Latch selected\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[26\]\$latch " "Warning: Latch selected\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[27\]\$latch " "Warning: Latch selected\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[28\]\$latch " "Warning: Latch selected\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[29\]\$latch " "Warning: Latch selected\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[30\]\$latch " "Warning: Latch selected\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selected\[31\]\$latch " "Warning: Latch selected\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "HWProject " "Warning: Ignored assignments for entity \"HWProject\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity HWProject -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity HWProject -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity HWProject -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity HWProject -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Store_Control " "Warning: Ignored assignments for entity \"Store_Control\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Store_Control -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Store_Control -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Store_Control -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Store_Control -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Info: Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Info: Implemented 98 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 15:17:28 2016 " "Info: Processing ended: Sun May 15 15:17:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
