Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "F:/VHDLProject/CPUfinal/test_final_isim_beh.exe" -prj "F:/VHDLProject/CPUfinal/test_final_beh.prj" "work.test_final" 
ISim P.40xd (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "F:/VHDLProject/CPUfinal/WB.vhd" into library work
Parsing VHDL file "F:/VHDLProject/CPUfinal/Memory.vhd" into library work
Parsing VHDL file "F:/VHDLProject/CPUfinal/MC.vhd" into library work
Parsing VHDL file "F:/VHDLProject/CPUfinal/FI.vhd" into library work
Parsing VHDL file "F:/VHDLProject/CPUfinal/ED.vhd" into library work
Parsing VHDL file "F:/VHDLProject/CPUfinal/clock.vhd" into library work
Parsing VHDL file "F:/VHDLProject/CPUfinal/CPU.vhd" into library work
Parsing VHDL file "F:/VHDLProject/CPUfinal/test_final.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 162632 KB
Fuse CPU Usage: 1031 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture bufgp_v of entity BUFGP [bufgp_default]
Compiling architecture behavioral of entity clock [clock_default]
Compiling architecture behavioral of entity FI [fi_default]
Compiling architecture behavioral of entity ED [ed_default]
Compiling architecture behavioral of entity Memory [memory_default]
Compiling architecture behavioral of entity WB [wb_default]
Compiling architecture behavioral of entity MC [mc_default]
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture behavior of entity test_final
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable F:/VHDLProject/CPUfinal/test_final_isim_beh.exe
Fuse Memory Usage: 184776 KB
Fuse CPU Usage: 1515 ms
