
C_board_init.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vectors      00000054  00000000  00100000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .init         00000024  00100054  00100054  00008054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00000040  00100078  00100078  00008078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .stack        00000400  00200000  00200000  00010000  2**0
                  ALLOC
  4 .comment      00000012  00000000  00000000  000080b8  2**0
                  CONTENTS, READONLY
  5 .ARM.attributes 00000010  00000000  00000000  000080ca  2**0
                  CONTENTS, READONLY
Disassembly of section .vectors:

00000000 <_start>:
   0:	e59ff030 	ldr	pc, [pc, #48]	; 38 <arm_handler_fiq+0x4>

00000004 <vect_und>:
   4:	e59ff030 	ldr	pc, [pc, #48]	; 3c <arm_handler_fiq+0x8>

00000008 <vect_swi>:
   8:	e59ff030 	ldr	pc, [pc, #48]	; 40 <arm_handler_fiq+0xc>

0000000c <vect_pref>:
   c:	e59ff030 	ldr	pc, [pc, #48]	; 44 <arm_handler_fiq+0x10>

00000010 <vect_data>:
  10:	e59ff030 	ldr	pc, [pc, #48]	; 48 <arm_handler_fiq+0x14>

00000014 <vect_rsvd>:
  14:	e1a00000 	nop			(mov r0,r0)

00000018 <vect_irq>:
  18:	e59ff02c 	ldr	pc, [pc, #44]	; 4c <arm_handler_fiq+0x18>

0000001c <vect_fiq>:
  1c:	e59ff02c 	ldr	pc, [pc, #44]	; 50 <arm_handler_fiq+0x1c>

00000020 <arm_handler_und>:
  20:	eafffffe 	b	20 <arm_handler_und>

00000024 <arm_handler_swi>:
  24:	eafffffe 	b	24 <arm_handler_swi>

00000028 <arm_handler_pref>:
  28:	eafffffe 	b	28 <arm_handler_pref>

0000002c <arm_handler_data>:
  2c:	eafffffe 	b	2c <arm_handler_data>

00000030 <arm_handler_irq>:
  30:	eafffffe 	b	30 <arm_handler_irq>

00000034 <arm_handler_fiq>:
  34:	eafffffe 	b	34 <arm_handler_fiq>
  38:	00100054 	.word	0x00100054
  3c:	00000020 	.word	0x00000020
  40:	00000024 	.word	0x00000024
  44:	00000028 	.word	0x00000028
  48:	0000002c 	.word	0x0000002c
  4c:	00000030 	.word	0x00000030
  50:	00000034 	.word	0x00000034
Disassembly of section .init:

00100054 <arm_crt0_rst>:
  100054:	e59fd010 	ldr	sp, [pc, #16]	; 10006c <arm_crt0_init+0x8>
  100058:	e59f0010 	ldr	r0, [pc, #16]	; 100070 <arm_crt0_init+0xc>
  10005c:	e59fe010 	ldr	lr, [pc, #16]	; 100074 <arm_crt0_init+0x10>
  100060:	e12fff10 	bx	r0

00100064 <arm_crt0_init>:
  100064:	e1a00000 	nop			(mov r0,r0)
  100068:	eafffffd 	b	100064 <arm_crt0_init>
  10006c:	00200400 	.word	0x00200400
  100070:	00100078 	.word	0x00100078
  100074:	00100064 	.word	0x00100064
Disassembly of section .text:

00100078 <board_lowlevel_init>:
  100078:	e1a0c00d 	mov	ip, sp
  10007c:	e92dd800 	push	{fp, ip, lr, pc}
  100080:	e24cb004 	sub	fp, ip, #4	; 0x4
  100084:	e3a0320a 	mov	r3, #-1610612736	; 0xa0000000
  100088:	e1a039c3 	asr	r3, r3, #19
  10008c:	e3a02001 	mov	r2, #1	; 0x1
  100090:	e5832000 	str	r2, [r3]
  100094:	e3a0320a 	mov	r3, #-1610612736	; 0xa0000000
  100098:	e1a039c3 	asr	r3, r3, #19
  10009c:	e3a02001 	mov	r2, #1	; 0x1
  1000a0:	e5832010 	str	r2, [r3, #16]
  1000a4:	e3a0320a 	mov	r3, #-1610612736	; 0xa0000000
  1000a8:	e1a039c3 	asr	r3, r3, #19
  1000ac:	e3a02001 	mov	r2, #1	; 0x1
  1000b0:	e5832034 	str	r2, [r3, #52]
  1000b4:	e89da800 	ldm	sp, {fp, sp, pc}
