#-----------------------------------------------------------
# Webtalk v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Aug 11 22:57:38 2017
# Process ID: 4416
# Current directory: C:/Users/tim/fpgaprojects/useful-components/UART/UART.sim/sim_1/behav
# Command line: wbtcv.exe -mode batch -source C:/Users/tim/fpgaprojects/useful-components/UART/UART.sim/sim_1/behav/xsim.dir/UART_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/tim/fpgaprojects/useful-components/UART/UART.sim/sim_1/behav/webtalk.log
# Journal file: C:/Users/tim/fpgaprojects/useful-components/UART/UART.sim/sim_1/behav\webtalk.jou
#-----------------------------------------------------------
source C:/Users/tim/fpgaprojects/useful-components/UART/UART.sim/sim_1/behav/xsim.dir/UART_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/tim/fpgaprojects/useful-components/UART/UART.sim/sim_1/behav/xsim.dir/UART_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 11 22:57:39 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 11 22:57:39 2017...
