=====
SETUP
27.684
13.427
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n196_s11
12.395
13.427
uart_inst/rxCounter_6_s1
13.427
=====
SETUP
27.752
13.358
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n184_s12
12.259
13.358
uart_inst/rxCounter_12_s1
13.358
=====
SETUP
27.782
13.329
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n206_s11
12.230
13.329
uart_inst/rxCounter_1_s1
13.329
=====
SETUP
27.782
13.329
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n204_s11
12.230
13.329
uart_inst/rxCounter_2_s1
13.329
=====
SETUP
27.819
13.291
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n200_s11
12.259
13.291
uart_inst/rxCounter_4_s1
13.291
=====
SETUP
27.865
13.246
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n198_s11
12.214
13.246
uart_inst/rxCounter_5_s1
13.246
=====
SETUP
27.865
13.246
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n194_s11
12.214
13.246
uart_inst/rxCounter_7_s1
13.246
=====
SETUP
28.029
13.081
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n192_s11
12.259
13.081
uart_inst/rxCounter_8_s1
13.081
=====
SETUP
28.308
12.803
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n324_s1
8.315
9.137
uart_inst/n208_s12
10.943
11.765
uart_inst/n208_s11
11.771
12.803
uart_inst/rxCounter_0_s1
12.803
=====
SETUP
28.413
12.698
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n188_s11
12.072
12.698
uart_inst/rxCounter_10_s1
12.698
=====
SETUP
28.538
12.573
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n202_s11
11.751
12.573
uart_inst/rxCounter_3_s1
12.573
=====
SETUP
28.559
12.552
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n190_s11
11.730
12.552
uart_inst/rxCounter_9_s1
12.552
=====
SETUP
28.576
12.535
41.111
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n182_s16
8.315
9.137
uart_inst/n184_s14
10.277
10.903
uart_inst/n186_s11
11.909
12.535
uart_inst/rxCounter_11_s1
12.535
=====
SETUP
28.807
12.304
41.111
clk_ibuf
0.000
4.230
fifo_buffer/count_1_s1
4.474
4.932
fifo_buffer/n46_s2
5.277
6.338
fifo_buffer/n46_s1
6.757
7.856
fifo_buffer/n46_s0
8.666
9.468
fifo_buffer/n44_1_s
11.285
11.342
fifo_buffer/n43_1_s
11.342
11.399
fifo_buffer/n42_1_s
11.399
11.456
fifo_buffer/n41_1_s
11.456
11.513
fifo_buffer/n40_1_s
11.513
11.570
fifo_buffer/n39_1_s
11.570
11.627
fifo_buffer/n38_1_s
11.627
11.684
fifo_buffer/n37_1_s
11.684
11.741
fifo_buffer/n36_1_s
11.741
12.304
fifo_buffer/count_8_s1
12.304
=====
SETUP
28.825
12.642
41.467
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n324_s1
8.315
9.137
uart_inst/n324_s5
9.159
10.185
uart_inst/led_5_s0
12.642
=====
SETUP
28.864
12.247
41.111
clk_ibuf
0.000
4.230
fifo_buffer/count_1_s1
4.474
4.932
fifo_buffer/n46_s2
5.277
6.338
fifo_buffer/n46_s1
6.757
7.856
fifo_buffer/n46_s0
8.666
9.468
fifo_buffer/n44_1_s
11.285
11.342
fifo_buffer/n43_1_s
11.342
11.399
fifo_buffer/n42_1_s
11.399
11.456
fifo_buffer/n41_1_s
11.456
11.513
fifo_buffer/n40_1_s
11.513
11.570
fifo_buffer/n39_1_s
11.570
11.627
fifo_buffer/n38_1_s
11.627
11.684
fifo_buffer/n37_1_s
11.684
12.247
fifo_buffer/count_7_s1
12.247
=====
SETUP
28.904
12.563
41.467
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n324_s1
8.315
9.137
uart_inst/n324_s5
9.159
10.185
uart_inst/led_3_s0
12.563
=====
SETUP
28.904
12.563
41.467
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n324_s1
8.315
9.137
uart_inst/n324_s5
9.159
10.185
uart_inst/led_4_s0
12.563
=====
SETUP
28.908
12.560
41.467
clk_ibuf
0.000
4.230
uart_inst/rxCounter_0_s1
4.474
4.932
uart_inst/n324_s2
5.752
6.851
uart_inst/n324_s1
8.315
9.137
uart_inst/n324_s5
9.159
10.185
uart_inst/led_2_s0
12.560
=====
SETUP
28.921
12.190
41.111
clk_ibuf
0.000
4.230
fifo_buffer/count_1_s1
4.474
4.932
fifo_buffer/n46_s2
5.277
6.338
fifo_buffer/n46_s1
6.757
7.856
fifo_buffer/n46_s0
8.666
9.468
fifo_buffer/n44_1_s
11.285
11.342
fifo_buffer/n43_1_s
11.342
11.399
fifo_buffer/n42_1_s
11.399
11.456
fifo_buffer/n41_1_s
11.456
11.513
fifo_buffer/n40_1_s
11.513
11.570
fifo_buffer/n39_1_s
11.570
11.627
fifo_buffer/n38_1_s
11.627
12.190
fifo_buffer/count_6_s1
12.190
=====
SETUP
28.978
12.133
41.111
clk_ibuf
0.000
4.230
fifo_buffer/count_1_s1
4.474
4.932
fifo_buffer/n46_s2
5.277
6.338
fifo_buffer/n46_s1
6.757
7.856
fifo_buffer/n46_s0
8.666
9.468
fifo_buffer/n44_1_s
11.285
11.342
fifo_buffer/n43_1_s
11.342
11.399
fifo_buffer/n42_1_s
11.399
11.456
fifo_buffer/n41_1_s
11.456
11.513
fifo_buffer/n40_1_s
11.513
11.570
fifo_buffer/n39_1_s
11.570
12.133
fifo_buffer/count_5_s1
12.133
=====
SETUP
29.035
12.076
41.111
clk_ibuf
0.000
4.230
fifo_buffer/count_1_s1
4.474
4.932
fifo_buffer/n46_s2
5.277
6.338
fifo_buffer/n46_s1
6.757
7.856
fifo_buffer/n46_s0
8.666
9.468
fifo_buffer/n44_1_s
11.285
11.342
fifo_buffer/n43_1_s
11.342
11.399
fifo_buffer/n42_1_s
11.399
11.456
fifo_buffer/n41_1_s
11.456
11.513
fifo_buffer/n40_1_s
11.513
12.076
fifo_buffer/count_4_s1
12.076
=====
SETUP
29.092
12.019
41.111
clk_ibuf
0.000
4.230
fifo_buffer/count_1_s1
4.474
4.932
fifo_buffer/n46_s2
5.277
6.338
fifo_buffer/n46_s1
6.757
7.856
fifo_buffer/n46_s0
8.666
9.468
fifo_buffer/n44_1_s
11.285
11.342
fifo_buffer/n43_1_s
11.342
11.399
fifo_buffer/n42_1_s
11.399
11.456
fifo_buffer/n41_1_s
11.456
12.019
fifo_buffer/count_3_s1
12.019
=====
SETUP
29.149
11.962
41.111
clk_ibuf
0.000
4.230
fifo_buffer/count_1_s1
4.474
4.932
fifo_buffer/n46_s2
5.277
6.338
fifo_buffer/n46_s1
6.757
7.856
fifo_buffer/n46_s0
8.666
9.468
fifo_buffer/n44_1_s
11.285
11.342
fifo_buffer/n43_1_s
11.342
11.399
fifo_buffer/n42_1_s
11.399
11.962
fifo_buffer/count_2_s1
11.962
=====
SETUP
29.206
11.905
41.111
clk_ibuf
0.000
4.230
fifo_buffer/count_1_s1
4.474
4.932
fifo_buffer/n46_s2
5.277
6.338
fifo_buffer/n46_s1
6.757
7.856
fifo_buffer/n46_s0
8.666
9.468
fifo_buffer/n44_1_s
11.285
11.342
fifo_buffer/n43_1_s
11.342
11.905
fifo_buffer/count_1_s1
11.905
=====
HOLD
0.514
5.108
4.594
clk_ibuf
0.000
3.126
driver_inst/mute_state_s2
3.311
3.644
driver_inst/n22_s1
3.882
4.606
driver_inst/sample_0_s0
5.108
=====
HOLD
0.589
5.184
4.594
clk_ibuf
0.000
3.126
driver_inst/mute_state_s2
3.311
3.644
driver_inst/n22_s1
3.882
4.606
driver_inst/sample_1_s0
5.184
=====
HOLD
0.589
5.184
4.594
clk_ibuf
0.000
3.126
driver_inst/mute_state_s2
3.311
3.644
driver_inst/n22_s1
3.882
4.606
driver_inst/sample_2_s0
5.184
=====
HOLD
0.589
5.184
4.594
clk_ibuf
0.000
3.126
driver_inst/mute_state_s2
3.311
3.644
driver_inst/n22_s1
3.882
4.606
driver_inst/sample_3_s0
5.184
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_inst/rxBitNumber_2_s1
3.311
3.644
uart_inst/n210_s13
3.647
4.019
uart_inst/rxBitNumber_2_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_inst/rxCounter_9_s1
3.311
3.644
uart_inst/n190_s11
3.647
4.019
uart_inst/rxCounter_9_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_inst/rxCounter_12_s1
3.311
3.644
uart_inst/n184_s12
3.647
4.019
uart_inst/rxCounter_12_s1
4.019
=====
HOLD
0.708
616.382
615.674
driver_inst/ws_s1
615.674
616.007
driver_inst/n73_s2
616.010
616.382
driver_inst/ws_s1
616.382
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
driver_inst/mute_state_s2
3.311
3.644
driver_inst/n17_s3
3.648
4.020
driver_inst/mute_state_s2
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
fifo_buffer/wr_ptr_0_s3
3.311
3.644
fifo_buffer/n16_s3
3.648
4.020
fifo_buffer/wr_ptr_0_s3
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
fifo_buffer/rd_ptr_0_s0
3.311
3.644
fifo_buffer/n63_s2
3.648
4.020
fifo_buffer/rd_ptr_0_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
uart_inst/rxCounter_3_s1
3.311
3.644
uart_inst/n202_s11
3.648
4.020
uart_inst/rxCounter_3_s1
4.020
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
uart_inst/rxBitNumber_0_s1
3.311
3.644
uart_inst/n214_s8
3.649
4.021
uart_inst/rxBitNumber_0_s1
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
uart_inst/rxCounter_0_s1
3.311
3.644
uart_inst/n208_s11
3.649
4.021
uart_inst/rxCounter_0_s1
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
uart_inst/rxCounter_5_s1
3.311
3.644
uart_inst/n198_s11
3.649
4.021
uart_inst/rxCounter_5_s1
4.021
=====
HOLD
0.712
5.264
4.552
driver_inst/bit_count_0_s0
4.552
4.885
driver_inst/n54_s2
4.892
5.264
driver_inst/bit_count_0_s0
5.264
=====
HOLD
0.714
4.025
3.311
clk_ibuf
0.000
3.126
uart_inst/rxState_1_s3
3.311
3.644
uart_inst/n181_s18
3.653
4.025
uart_inst/rxState_1_s3
4.025
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
fifo_buffer/rd_ptr_2_s0
3.311
3.644
fifo_buffer/n61_s
3.647
4.041
fifo_buffer/rd_ptr_2_s0
4.041
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
fifo_buffer/rd_ptr_6_s0
3.311
3.644
fifo_buffer/n57_s
3.647
4.041
fifo_buffer/rd_ptr_6_s0
4.041
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
fifo_buffer/wr_ptr_2_s0
3.311
3.644
fifo_buffer/n14_s
3.647
4.041
fifo_buffer/wr_ptr_2_s0
4.041
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
fifo_buffer/wr_ptr_6_s0
3.311
3.644
fifo_buffer/n10_s
3.647
4.041
fifo_buffer/wr_ptr_6_s0
4.041
=====
HOLD
0.732
5.284
4.552
driver_inst/bit_count_3_s0
4.552
4.885
driver_inst/n51_s
4.890
5.284
driver_inst/bit_count_3_s0
5.284
=====
HOLD
0.825
5.420
4.594
clk_ibuf
0.000
3.126
driver_inst/mute_state_s2
3.311
3.644
driver_inst/n22_s1
3.882
4.606
driver_inst/sample_4_s0
5.420
=====
HOLD
0.825
5.420
4.594
clk_ibuf
0.000
3.126
driver_inst/mute_state_s2
3.311
3.644
driver_inst/n22_s1
3.882
4.606
driver_inst/sample_5_s0
5.420
=====
HOLD
0.825
5.420
4.594
clk_ibuf
0.000
3.126
driver_inst/mute_state_s2
3.311
3.644
driver_inst/n22_s1
3.882
4.606
driver_inst/sample_6_s0
5.420
