

================================================================
== Vitis HLS Report for 'global_mean_pooling_Pipeline_VITIS_LOOP_292_2'
================================================================
* Date:           Sat Dec 11 19:30:15 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.267 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_292_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 6 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 7 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln712_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln712_1"   --->   Operation 24 'read' 'trunc_ln712_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 25 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %nd"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i28 0, i28 %sum_V"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nd_1 = load i32 %nd" [GAT_compute.cpp:292]   --->   Operation 29 'load' 'nd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln292 = icmp_eq  i32 %nd_1, i32 %num_of_nodes_read" [GAT_compute.cpp:292]   --->   Operation 31 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln292 = add i32 %nd_1, i32 1" [GAT_compute.cpp:292]   --->   Operation 32 'add' 'add_ln292' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %icmp_ln292, void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge.loopexit.exitStub" [GAT_compute.cpp:292]   --->   Operation 33 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nd_cast = zext i32 %nd_1" [GAT_compute.cpp:292]   --->   Operation 34 'zext' 'nd_cast' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [GAT_compute.cpp:291]   --->   Operation 35 'specloopname' 'specloopname_ln291' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %nd_cast"   --->   Operation 36 'getelementptr' 'out_nodes_features_skip_concat_bias_V_0_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %nd_cast"   --->   Operation 37 'getelementptr' 'out_nodes_features_skip_concat_bias_V_1_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %nd_cast"   --->   Operation 38 'getelementptr' 'out_nodes_features_skip_concat_bias_V_2_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %nd_cast"   --->   Operation 39 'getelementptr' 'out_nodes_features_skip_concat_bias_V_3_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %nd_cast"   --->   Operation 40 'getelementptr' 'out_nodes_features_skip_concat_bias_V_4_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %nd_cast"   --->   Operation 41 'getelementptr' 'out_nodes_features_skip_concat_bias_V_5_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %nd_cast"   --->   Operation 42 'getelementptr' 'out_nodes_features_skip_concat_bias_V_6_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %nd_cast"   --->   Operation 43 'getelementptr' 'out_nodes_features_skip_concat_bias_V_7_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %nd_cast"   --->   Operation 44 'getelementptr' 'out_nodes_features_skip_concat_bias_V_8_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %nd_cast"   --->   Operation 45 'getelementptr' 'out_nodes_features_skip_concat_bias_V_9_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %nd_cast"   --->   Operation 46 'getelementptr' 'out_nodes_features_skip_concat_bias_V_10_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %nd_cast"   --->   Operation 47 'getelementptr' 'out_nodes_features_skip_concat_bias_V_11_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %nd_cast"   --->   Operation 48 'getelementptr' 'out_nodes_features_skip_concat_bias_V_12_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %nd_cast"   --->   Operation 49 'getelementptr' 'out_nodes_features_skip_concat_bias_V_13_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %nd_cast"   --->   Operation 50 'getelementptr' 'out_nodes_features_skip_concat_bias_V_14_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %nd_cast"   --->   Operation 51 'getelementptr' 'out_nodes_features_skip_concat_bias_V_15_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.61ns)   --->   "%switch_ln712 = switch i4 %trunc_ln712_1_read, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14"   --->   Operation 52 'switch' 'switch_ln712' <Predicate = (!icmp_ln292)> <Delay = 0.61>
ST_1 : Operation 53 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr"   --->   Operation 53 'load' 'out_nodes_features_skip_concat_bias_V_14_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 14)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 54 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr"   --->   Operation 54 'load' 'out_nodes_features_skip_concat_bias_V_13_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 13)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 55 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr"   --->   Operation 55 'load' 'out_nodes_features_skip_concat_bias_V_12_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 12)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 56 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr"   --->   Operation 56 'load' 'out_nodes_features_skip_concat_bias_V_11_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 11)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 57 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr"   --->   Operation 57 'load' 'out_nodes_features_skip_concat_bias_V_10_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 10)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 58 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr"   --->   Operation 58 'load' 'out_nodes_features_skip_concat_bias_V_9_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 9)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 59 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr"   --->   Operation 59 'load' 'out_nodes_features_skip_concat_bias_V_8_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 8)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 60 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr"   --->   Operation 60 'load' 'out_nodes_features_skip_concat_bias_V_7_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 61 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr"   --->   Operation 61 'load' 'out_nodes_features_skip_concat_bias_V_6_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 62 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr"   --->   Operation 62 'load' 'out_nodes_features_skip_concat_bias_V_5_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 63 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr"   --->   Operation 63 'load' 'out_nodes_features_skip_concat_bias_V_4_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 64 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr"   --->   Operation 64 'load' 'out_nodes_features_skip_concat_bias_V_3_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 65 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr"   --->   Operation 65 'load' 'out_nodes_features_skip_concat_bias_V_2_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 66 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr"   --->   Operation 66 'load' 'out_nodes_features_skip_concat_bias_V_1_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 67 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr"   --->   Operation 67 'load' 'out_nodes_features_skip_concat_bias_V_0_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 68 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr"   --->   Operation 68 'load' 'out_nodes_features_skip_concat_bias_V_15_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 15)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln292 = store i32 %add_ln292, i32 %nd" [GAT_compute.cpp:292]   --->   Operation 69 'store' 'store_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 70 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr"   --->   Operation 70 'load' 'out_nodes_features_skip_concat_bias_V_14_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 14)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 71 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 71 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 14)> <Delay = 0.49>
ST_2 : Operation 72 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr"   --->   Operation 72 'load' 'out_nodes_features_skip_concat_bias_V_13_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 13)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 73 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 73 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 13)> <Delay = 0.49>
ST_2 : Operation 74 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr"   --->   Operation 74 'load' 'out_nodes_features_skip_concat_bias_V_12_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 12)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 75 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 75 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 12)> <Delay = 0.49>
ST_2 : Operation 76 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr"   --->   Operation 76 'load' 'out_nodes_features_skip_concat_bias_V_11_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 11)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 77 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 77 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 11)> <Delay = 0.49>
ST_2 : Operation 78 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr"   --->   Operation 78 'load' 'out_nodes_features_skip_concat_bias_V_10_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 10)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 79 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 79 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 10)> <Delay = 0.49>
ST_2 : Operation 80 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr"   --->   Operation 80 'load' 'out_nodes_features_skip_concat_bias_V_9_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 9)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 81 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 81 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 9)> <Delay = 0.49>
ST_2 : Operation 82 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr"   --->   Operation 82 'load' 'out_nodes_features_skip_concat_bias_V_8_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 8)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 83 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 83 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 8)> <Delay = 0.49>
ST_2 : Operation 84 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr"   --->   Operation 84 'load' 'out_nodes_features_skip_concat_bias_V_7_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 85 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 85 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 7)> <Delay = 0.49>
ST_2 : Operation 86 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr"   --->   Operation 86 'load' 'out_nodes_features_skip_concat_bias_V_6_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 87 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 87 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 6)> <Delay = 0.49>
ST_2 : Operation 88 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr"   --->   Operation 88 'load' 'out_nodes_features_skip_concat_bias_V_5_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 89 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 89 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 5)> <Delay = 0.49>
ST_2 : Operation 90 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr"   --->   Operation 90 'load' 'out_nodes_features_skip_concat_bias_V_4_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 91 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 91 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 4)> <Delay = 0.49>
ST_2 : Operation 92 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr"   --->   Operation 92 'load' 'out_nodes_features_skip_concat_bias_V_3_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 93 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 93 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 3)> <Delay = 0.49>
ST_2 : Operation 94 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr"   --->   Operation 94 'load' 'out_nodes_features_skip_concat_bias_V_2_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 95 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 95 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 2)> <Delay = 0.49>
ST_2 : Operation 96 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr"   --->   Operation 96 'load' 'out_nodes_features_skip_concat_bias_V_1_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 97 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 97 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 1)> <Delay = 0.49>
ST_2 : Operation 98 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr"   --->   Operation 98 'load' 'out_nodes_features_skip_concat_bias_V_0_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 99 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 99 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 0)> <Delay = 0.49>
ST_2 : Operation 100 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr"   --->   Operation 100 'load' 'out_nodes_features_skip_concat_bias_V_15_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 15)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 101 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 101 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 15)> <Delay = 0.49>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i28 %sum_V"   --->   Operation 107 'load' 'sum_V_load_1' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %sum_V_out, i28 %sum_V_load_1"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln292)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%phi_ln712 = phi i28 %out_nodes_features_skip_concat_bias_V_0_load, void %branch0, i28 %out_nodes_features_skip_concat_bias_V_1_load, void %branch1, i28 %out_nodes_features_skip_concat_bias_V_2_load, void %branch2, i28 %out_nodes_features_skip_concat_bias_V_3_load, void %branch3, i28 %out_nodes_features_skip_concat_bias_V_4_load, void %branch4, i28 %out_nodes_features_skip_concat_bias_V_5_load, void %branch5, i28 %out_nodes_features_skip_concat_bias_V_6_load, void %branch6, i28 %out_nodes_features_skip_concat_bias_V_7_load, void %branch7, i28 %out_nodes_features_skip_concat_bias_V_8_load, void %branch8, i28 %out_nodes_features_skip_concat_bias_V_9_load, void %branch9, i28 %out_nodes_features_skip_concat_bias_V_10_load, void %branch10, i28 %out_nodes_features_skip_concat_bias_V_11_load, void %branch11, i28 %out_nodes_features_skip_concat_bias_V_12_load, void %branch12, i28 %out_nodes_features_skip_concat_bias_V_13_load, void %branch13, i28 %out_nodes_features_skip_concat_bias_V_14_load, void %branch14, i28 %out_nodes_features_skip_concat_bias_V_15_load, void %branch15"   --->   Operation 102 'phi' 'phi_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sum_V_load = load i28 %sum_V"   --->   Operation 103 'load' 'sum_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.85ns)   --->   "%sum_V_1 = add i28 %phi_ln712, i28 %sum_V_load"   --->   Operation 104 'add' 'sum_V_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln712 = store i28 %sum_V_1, i28 %sum_V"   --->   Operation 105 'store' 'store_ln712' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln712_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_nodes_features_skip_concat_bias_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_V                                         (alloca       ) [ 0111]
nd                                            (alloca       ) [ 0100]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
specmemcore_ln0                               (specmemcore  ) [ 0000]
trunc_ln712_1_read                            (read         ) [ 0111]
num_of_nodes_read                             (read         ) [ 0000]
store_ln0                                     (store        ) [ 0000]
store_ln0                                     (store        ) [ 0000]
br_ln0                                        (br           ) [ 0000]
nd_1                                          (load         ) [ 0000]
specpipeline_ln0                              (specpipeline ) [ 0000]
icmp_ln292                                    (icmp         ) [ 0111]
add_ln292                                     (add          ) [ 0000]
br_ln292                                      (br           ) [ 0000]
nd_cast                                       (zext         ) [ 0000]
specloopname_ln291                            (specloopname ) [ 0000]
out_nodes_features_skip_concat_bias_V_0_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_1_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_2_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_3_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_4_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_5_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_6_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_7_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_8_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_9_addr  (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_10_addr (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_11_addr (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_12_addr (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_13_addr (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_14_addr (getelementptr) [ 0110]
out_nodes_features_skip_concat_bias_V_15_addr (getelementptr) [ 0110]
switch_ln712                                  (switch       ) [ 0000]
store_ln292                                   (store        ) [ 0000]
out_nodes_features_skip_concat_bias_V_14_load (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_13_load (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_12_load (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_11_load (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_10_load (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_9_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_8_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_7_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_6_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_5_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_4_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_3_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_2_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_1_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_0_load  (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
out_nodes_features_skip_concat_bias_V_15_load (load         ) [ 0111]
br_ln712                                      (br           ) [ 0111]
phi_ln712                                     (phi          ) [ 0101]
sum_V_load                                    (load         ) [ 0000]
sum_V_1                                       (add          ) [ 0000]
store_ln712                                   (store        ) [ 0000]
br_ln0                                        (br           ) [ 0000]
sum_V_load_1                                  (load         ) [ 0000]
write_ln0                                     (write        ) [ 0000]
ret_ln0                                       (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln712_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_nodes_features_skip_concat_bias_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_nodes_features_skip_concat_bias_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_nodes_features_skip_concat_bias_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_nodes_features_skip_concat_bias_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_nodes_features_skip_concat_bias_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_nodes_features_skip_concat_bias_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_nodes_features_skip_concat_bias_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_nodes_features_skip_concat_bias_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_nodes_features_skip_concat_bias_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_nodes_features_skip_concat_bias_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_nodes_features_skip_concat_bias_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_nodes_features_skip_concat_bias_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_nodes_features_skip_concat_bias_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_nodes_features_skip_concat_bias_V_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_nodes_features_skip_concat_bias_V_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_nodes_features_skip_concat_bias_V_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i28P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="sum_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="nd_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nd/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln712_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln712_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="num_of_nodes_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="28" slack="0"/>
<pin id="123" dir="0" index="2" bw="28" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="out_nodes_features_skip_concat_bias_V_0_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="28" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_0_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_nodes_features_skip_concat_bias_V_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="28" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_1_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="out_nodes_features_skip_concat_bias_V_2_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="28" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_2_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_nodes_features_skip_concat_bias_V_3_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="28" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_3_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="out_nodes_features_skip_concat_bias_V_4_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="28" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_4_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_nodes_features_skip_concat_bias_V_5_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="28" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_5_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_nodes_features_skip_concat_bias_V_6_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="28" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_6_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="out_nodes_features_skip_concat_bias_V_7_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="28" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_7_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_nodes_features_skip_concat_bias_V_8_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="28" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_8_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="out_nodes_features_skip_concat_bias_V_9_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="28" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_9_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="out_nodes_features_skip_concat_bias_V_10_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="28" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_10_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_nodes_features_skip_concat_bias_V_11_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="28" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_11_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="out_nodes_features_skip_concat_bias_V_12_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="28" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_12_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="out_nodes_features_skip_concat_bias_V_13_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="28" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_13_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="out_nodes_features_skip_concat_bias_V_14_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="28" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_14_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="out_nodes_features_skip_concat_bias_V_15_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="28" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_15_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_14_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_13_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_12_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_11_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_10_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_9_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_8_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_7_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_6_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_5_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_4_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_3_load/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_2_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_1_load/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_0_load/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_nodes_features_skip_concat_bias_V_15_load/1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="phi_ln712_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="28" slack="2147483647"/>
<pin id="337" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln712 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="phi_ln712_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="28" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="28" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="4" bw="28" slack="1"/>
<pin id="344" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="6" bw="28" slack="1"/>
<pin id="346" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="8" bw="28" slack="1"/>
<pin id="348" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="10" bw="28" slack="1"/>
<pin id="350" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="12" bw="28" slack="1"/>
<pin id="352" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="14" bw="28" slack="1"/>
<pin id="354" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="16" bw="28" slack="1"/>
<pin id="356" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="18" bw="28" slack="1"/>
<pin id="358" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="20" bw="28" slack="1"/>
<pin id="360" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="22" bw="28" slack="1"/>
<pin id="362" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="24" bw="28" slack="1"/>
<pin id="364" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="26" bw="28" slack="1"/>
<pin id="366" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="28" bw="28" slack="1"/>
<pin id="368" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="30" bw="28" slack="1"/>
<pin id="370" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="32" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln712/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln0_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln0_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="28" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="nd_1_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nd_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln292_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln292_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="nd_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nd_cast/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln292_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sum_V_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="28" slack="2"/>
<pin id="424" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sum_V_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="28" slack="0"/>
<pin id="427" dir="0" index="1" bw="28" slack="0"/>
<pin id="428" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_1/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln712_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="28" slack="0"/>
<pin id="433" dir="0" index="1" bw="28" slack="2"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln712/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sum_V_load_1_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="28" slack="1"/>
<pin id="438" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load_1/2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="sum_V_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="28" slack="0"/>
<pin id="442" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="448" class="1005" name="nd_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nd "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln712_1_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln712_1_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln292_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln292 "/>
</bind>
</comp>

<comp id="463" class="1005" name="out_nodes_features_skip_concat_bias_V_0_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_0_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="out_nodes_features_skip_concat_bias_V_1_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_1_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="out_nodes_features_skip_concat_bias_V_2_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_2_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="out_nodes_features_skip_concat_bias_V_3_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_3_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="out_nodes_features_skip_concat_bias_V_4_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="1"/>
<pin id="485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_4_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="out_nodes_features_skip_concat_bias_V_5_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_5_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="out_nodes_features_skip_concat_bias_V_6_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="1"/>
<pin id="495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_6_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="out_nodes_features_skip_concat_bias_V_7_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="1"/>
<pin id="500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_7_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="out_nodes_features_skip_concat_bias_V_8_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_8_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="out_nodes_features_skip_concat_bias_V_9_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_9_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="out_nodes_features_skip_concat_bias_V_10_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_10_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="out_nodes_features_skip_concat_bias_V_11_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_11_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="out_nodes_features_skip_concat_bias_V_12_addr_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_12_addr "/>
</bind>
</comp>

<comp id="528" class="1005" name="out_nodes_features_skip_concat_bias_V_13_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_13_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="out_nodes_features_skip_concat_bias_V_14_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_14_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="out_nodes_features_skip_concat_bias_V_15_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_15_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="out_nodes_features_skip_concat_bias_V_14_load_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="28" slack="1"/>
<pin id="545" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_14_load "/>
</bind>
</comp>

<comp id="548" class="1005" name="out_nodes_features_skip_concat_bias_V_13_load_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="28" slack="1"/>
<pin id="550" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_13_load "/>
</bind>
</comp>

<comp id="553" class="1005" name="out_nodes_features_skip_concat_bias_V_12_load_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="28" slack="1"/>
<pin id="555" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_12_load "/>
</bind>
</comp>

<comp id="558" class="1005" name="out_nodes_features_skip_concat_bias_V_11_load_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="28" slack="1"/>
<pin id="560" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_11_load "/>
</bind>
</comp>

<comp id="563" class="1005" name="out_nodes_features_skip_concat_bias_V_10_load_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="28" slack="1"/>
<pin id="565" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_10_load "/>
</bind>
</comp>

<comp id="568" class="1005" name="out_nodes_features_skip_concat_bias_V_9_load_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="28" slack="1"/>
<pin id="570" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_9_load "/>
</bind>
</comp>

<comp id="573" class="1005" name="out_nodes_features_skip_concat_bias_V_8_load_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="28" slack="1"/>
<pin id="575" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_8_load "/>
</bind>
</comp>

<comp id="578" class="1005" name="out_nodes_features_skip_concat_bias_V_7_load_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="28" slack="1"/>
<pin id="580" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_7_load "/>
</bind>
</comp>

<comp id="583" class="1005" name="out_nodes_features_skip_concat_bias_V_6_load_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="28" slack="1"/>
<pin id="585" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_6_load "/>
</bind>
</comp>

<comp id="588" class="1005" name="out_nodes_features_skip_concat_bias_V_5_load_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="28" slack="1"/>
<pin id="590" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_5_load "/>
</bind>
</comp>

<comp id="593" class="1005" name="out_nodes_features_skip_concat_bias_V_4_load_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="28" slack="1"/>
<pin id="595" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_4_load "/>
</bind>
</comp>

<comp id="598" class="1005" name="out_nodes_features_skip_concat_bias_V_3_load_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="28" slack="1"/>
<pin id="600" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_3_load "/>
</bind>
</comp>

<comp id="603" class="1005" name="out_nodes_features_skip_concat_bias_V_2_load_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="28" slack="1"/>
<pin id="605" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_2_load "/>
</bind>
</comp>

<comp id="608" class="1005" name="out_nodes_features_skip_concat_bias_V_1_load_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="28" slack="1"/>
<pin id="610" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_1_load "/>
</bind>
</comp>

<comp id="613" class="1005" name="out_nodes_features_skip_concat_bias_V_0_load_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="28" slack="1"/>
<pin id="615" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_0_load "/>
</bind>
</comp>

<comp id="618" class="1005" name="out_nodes_features_skip_concat_bias_V_15_load_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="28" slack="1"/>
<pin id="620" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="out_nodes_features_skip_concat_bias_V_15_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="98" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="66" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="66" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="66" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="225" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="218" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="211" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="204" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="197" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="190" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="183" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="176" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="169" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="162" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="155" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="148" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="141" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="134" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="127" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="232" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="114" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="382" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="382" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="408"><net_src comp="397" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="411"><net_src comp="397" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="412"><net_src comp="397" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="413"><net_src comp="397" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="414"><net_src comp="397" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="415"><net_src comp="397" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="416"><net_src comp="397" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="421"><net_src comp="391" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="338" pin="32"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="443"><net_src comp="100" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="451"><net_src comp="104" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="458"><net_src comp="108" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="385" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="127" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="471"><net_src comp="134" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="476"><net_src comp="141" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="481"><net_src comp="148" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="486"><net_src comp="155" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="491"><net_src comp="162" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="496"><net_src comp="169" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="501"><net_src comp="176" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="506"><net_src comp="183" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="511"><net_src comp="190" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="516"><net_src comp="197" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="521"><net_src comp="204" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="526"><net_src comp="211" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="531"><net_src comp="218" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="536"><net_src comp="225" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="541"><net_src comp="232" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="546"><net_src comp="239" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="338" pin=28"/></net>

<net id="551"><net_src comp="245" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="338" pin=26"/></net>

<net id="556"><net_src comp="251" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="338" pin=24"/></net>

<net id="561"><net_src comp="257" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="338" pin=22"/></net>

<net id="566"><net_src comp="263" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="338" pin=20"/></net>

<net id="571"><net_src comp="269" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="338" pin=18"/></net>

<net id="576"><net_src comp="275" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="338" pin=16"/></net>

<net id="581"><net_src comp="281" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="338" pin=14"/></net>

<net id="586"><net_src comp="287" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="338" pin=12"/></net>

<net id="591"><net_src comp="293" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="338" pin=10"/></net>

<net id="596"><net_src comp="299" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="338" pin=8"/></net>

<net id="601"><net_src comp="305" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="338" pin=6"/></net>

<net id="606"><net_src comp="311" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="611"><net_src comp="317" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="616"><net_src comp="323" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="621"><net_src comp="329" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="338" pin=30"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_V_out | {2 }
 - Input state : 
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : num_of_nodes | {1 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : trunc_ln712_1 | {1 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_0 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_1 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_2 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_3 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_4 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_5 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_6 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_7 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_8 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_9 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_10 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_11 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_12 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_13 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_14 | {1 2 }
	Port: global_mean_pooling_Pipeline_VITIS_LOOP_292_2 : out_nodes_features_skip_concat_bias_V_15 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		nd_1 : 1
		icmp_ln292 : 2
		add_ln292 : 2
		br_ln292 : 3
		nd_cast : 2
		out_nodes_features_skip_concat_bias_V_0_addr : 3
		out_nodes_features_skip_concat_bias_V_1_addr : 3
		out_nodes_features_skip_concat_bias_V_2_addr : 3
		out_nodes_features_skip_concat_bias_V_3_addr : 3
		out_nodes_features_skip_concat_bias_V_4_addr : 3
		out_nodes_features_skip_concat_bias_V_5_addr : 3
		out_nodes_features_skip_concat_bias_V_6_addr : 3
		out_nodes_features_skip_concat_bias_V_7_addr : 3
		out_nodes_features_skip_concat_bias_V_8_addr : 3
		out_nodes_features_skip_concat_bias_V_9_addr : 3
		out_nodes_features_skip_concat_bias_V_10_addr : 3
		out_nodes_features_skip_concat_bias_V_11_addr : 3
		out_nodes_features_skip_concat_bias_V_12_addr : 3
		out_nodes_features_skip_concat_bias_V_13_addr : 3
		out_nodes_features_skip_concat_bias_V_14_addr : 3
		out_nodes_features_skip_concat_bias_V_15_addr : 3
		out_nodes_features_skip_concat_bias_V_14_load : 4
		out_nodes_features_skip_concat_bias_V_13_load : 4
		out_nodes_features_skip_concat_bias_V_12_load : 4
		out_nodes_features_skip_concat_bias_V_11_load : 4
		out_nodes_features_skip_concat_bias_V_10_load : 4
		out_nodes_features_skip_concat_bias_V_9_load : 4
		out_nodes_features_skip_concat_bias_V_8_load : 4
		out_nodes_features_skip_concat_bias_V_7_load : 4
		out_nodes_features_skip_concat_bias_V_6_load : 4
		out_nodes_features_skip_concat_bias_V_5_load : 4
		out_nodes_features_skip_concat_bias_V_4_load : 4
		out_nodes_features_skip_concat_bias_V_3_load : 4
		out_nodes_features_skip_concat_bias_V_2_load : 4
		out_nodes_features_skip_concat_bias_V_1_load : 4
		out_nodes_features_skip_concat_bias_V_0_load : 4
		out_nodes_features_skip_concat_bias_V_15_load : 4
		store_ln292 : 3
	State 2
		write_ln0 : 1
	State 3
		sum_V_1 : 1
		store_ln712 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |        add_ln292_fu_391        |    0    |    39   |
|          |         sum_V_1_fu_425         |    0    |    35   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln292_fu_385       |    0    |    20   |
|----------|--------------------------------|---------|---------|
|   read   | trunc_ln712_1_read_read_fu_108 |    0    |    0    |
|          |  num_of_nodes_read_read_fu_114 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_120     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |         nd_cast_fu_397         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    94   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------+--------+
|                                                     |   FF   |
+-----------------------------------------------------+--------+
|                  icmp_ln292_reg_459                 |    1   |
|                      nd_reg_448                     |   32   |
| out_nodes_features_skip_concat_bias_V_0_addr_reg_463|    8   |
| out_nodes_features_skip_concat_bias_V_0_load_reg_613|   28   |
|out_nodes_features_skip_concat_bias_V_10_addr_reg_513|    8   |
|out_nodes_features_skip_concat_bias_V_10_load_reg_563|   28   |
|out_nodes_features_skip_concat_bias_V_11_addr_reg_518|    8   |
|out_nodes_features_skip_concat_bias_V_11_load_reg_558|   28   |
|out_nodes_features_skip_concat_bias_V_12_addr_reg_523|    8   |
|out_nodes_features_skip_concat_bias_V_12_load_reg_553|   28   |
|out_nodes_features_skip_concat_bias_V_13_addr_reg_528|    8   |
|out_nodes_features_skip_concat_bias_V_13_load_reg_548|   28   |
|out_nodes_features_skip_concat_bias_V_14_addr_reg_533|    8   |
|out_nodes_features_skip_concat_bias_V_14_load_reg_543|   28   |
|out_nodes_features_skip_concat_bias_V_15_addr_reg_538|    8   |
|out_nodes_features_skip_concat_bias_V_15_load_reg_618|   28   |
| out_nodes_features_skip_concat_bias_V_1_addr_reg_468|    8   |
| out_nodes_features_skip_concat_bias_V_1_load_reg_608|   28   |
| out_nodes_features_skip_concat_bias_V_2_addr_reg_473|    8   |
| out_nodes_features_skip_concat_bias_V_2_load_reg_603|   28   |
| out_nodes_features_skip_concat_bias_V_3_addr_reg_478|    8   |
| out_nodes_features_skip_concat_bias_V_3_load_reg_598|   28   |
| out_nodes_features_skip_concat_bias_V_4_addr_reg_483|    8   |
| out_nodes_features_skip_concat_bias_V_4_load_reg_593|   28   |
| out_nodes_features_skip_concat_bias_V_5_addr_reg_488|    8   |
| out_nodes_features_skip_concat_bias_V_5_load_reg_588|   28   |
| out_nodes_features_skip_concat_bias_V_6_addr_reg_493|    8   |
| out_nodes_features_skip_concat_bias_V_6_load_reg_583|   28   |
| out_nodes_features_skip_concat_bias_V_7_addr_reg_498|    8   |
| out_nodes_features_skip_concat_bias_V_7_load_reg_578|   28   |
| out_nodes_features_skip_concat_bias_V_8_addr_reg_503|    8   |
| out_nodes_features_skip_concat_bias_V_8_load_reg_573|   28   |
| out_nodes_features_skip_concat_bias_V_9_addr_reg_508|    8   |
| out_nodes_features_skip_concat_bias_V_9_load_reg_568|   28   |
|                  phi_ln712_reg_335                  |   28   |
|                    sum_V_reg_440                    |   28   |
|              trunc_ln712_1_read_reg_455             |    4   |
+-----------------------------------------------------+--------+
|                        Total                        |   669  |
+-----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_239 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_245 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_251 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_257 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_263 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_269 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_275 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_281 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_287 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_293 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_299 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_305 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_311 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_317 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_323 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_329 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  6.192  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   94   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   144  |
|  Register |    -   |   669  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   669  |   238  |
+-----------+--------+--------+--------+
