// Seed: 4061181775
module module_0 ();
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
);
  id_3(
      .id_0(1), .id_1({1{id_0}}), .id_2(id_1), .id_3(1'h0), .id_4(1), .id_5(1 - 1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_4;
  module_0 modCall_1 ();
  assign id_4 = 1;
  tri1 id_5, id_6, id_7;
  assign id_5 = 1;
  wire id_8;
endmodule
