{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 00:42:29 2019 " "Info: Processing started: Sat May 18 00:42:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[0\] " "Warning: Node \"control:ctrl\|pcsrc\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[2\] " "Warning: Node \"control:ctrl\|pcsrc\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[1\] " "Warning: Node \"control:ctrl\|pcsrc\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[0\] " "Warning: Node \"control:ctrl\|alulogic\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwrite " "Warning: Node \"control:ctrl\|pcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[1\] " "Warning: Node \"control:ctrl\|alulogic\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwritecond " "Warning: Node \"control:ctrl\|pcwritecond\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[2\] " "Warning: Node \"control:ctrl\|alusrcb\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluoutwrite " "Warning: Node \"control:ctrl\|aluoutwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[2\] " "Warning: Node \"control:ctrl\|aluop\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[1\] " "Warning: Node \"control:ctrl\|aluop\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[0\] " "Warning: Node \"control:ctrl\|aluop\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mdrwrite " "Warning: Node \"control:ctrl\|mdrwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|irwrite " "Warning: Node \"control:ctrl\|irwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|epcwrite " "Warning: Node \"control:ctrl\|epcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[0\] " "Warning: Node \"control:ctrl\|alusrca\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[1\] " "Warning: Node \"control:ctrl\|alusrca\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[0\] " "Warning: Node \"control:ctrl\|nextState\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[2\] " "Warning: Node \"control:ctrl\|nextState\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[3\] " "Warning: Node \"control:ctrl\|nextState\[3\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[1\] " "Warning: Node \"control:ctrl\|nextState\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[1\] " "Warning: Node \"control:ctrl\|alusrcb\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[0\] " "Warning: Node \"control:ctrl\|alusrcb\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[5\] " "Warning: Node \"control:ctrl\|nextState\[5\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[4\] " "Warning: Node \"control:ctrl\|nextState\[4\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memrw " "Warning: Node \"control:ctrl\|memrw\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|inccontrol " "Warning: Node \"control:ctrl\|inccontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[2\] " "Warning: Node \"control:ctrl\|iord\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[1\] " "Warning: Node \"control:ctrl\|iord\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[0\] " "Warning: Node \"control:ctrl\|iord\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regwrite " "Warning: Node \"control:ctrl\|regwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[1\] " "Warning: Node \"control:ctrl\|dsrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[1\] " "Warning: Node \"control:ctrl\|dlrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[1\] " "Warning: Node \"control:ctrl\|regdest\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[0\] " "Warning: Node \"control:ctrl\|regdest\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[1\] " "Warning: Node \"control:ctrl\|memtoreg\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[0\] " "Warning: Node \"control:ctrl\|memtoreg\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[2\] " "Warning: Node \"control:ctrl\|memtoreg\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|muxhigh " "Warning: Node \"control:ctrl\|muxhigh\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|highwrite " "Warning: Node \"control:ctrl\|highwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dloadab " "Warning: Node \"control:ctrl\|dloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mloadab " "Warning: Node \"control:ctrl\|mloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[0\] " "Warning: Node \"control:ctrl\|dsrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[0\] " "Warning: Node \"control:ctrl\|shiftcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[2\] " "Warning: Node \"control:ctrl\|shiftcontrol\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[1\] " "Warning: Node \"control:ctrl\|shiftcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shamtcontrol " "Warning: Node \"control:ctrl\|shamtcontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[0\] " "Warning: Node \"control:ctrl\|dlrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "40 " "Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~2 " "Info: Detected gated clock \"control:ctrl\|Mux5~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr26~0 " "Info: Detected gated clock \"control:ctrl\|WideOr26~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 537 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~0 " "Info: Detected gated clock \"control:ctrl\|Equal1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~3 " "Info: Detected gated clock \"control:ctrl\|Mux5~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr28~0 " "Info: Detected gated clock \"control:ctrl\|WideOr28~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 2082 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr28~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~1 " "Info: Detected gated clock \"control:ctrl\|Equal1~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~4 " "Info: Detected gated clock \"control:ctrl\|Mux5~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~2 " "Info: Detected gated clock \"control:ctrl\|Mux6~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~0 " "Info: Detected gated clock \"control:ctrl\|Mux5~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~1 " "Info: Detected gated clock \"control:ctrl\|Mux5~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~5 " "Info: Detected gated clock \"control:ctrl\|Mux5~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr7~0 " "Info: Detected gated clock \"control:ctrl\|WideOr7~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 306 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~1 " "Info: Detected gated clock \"control:ctrl\|Mux11~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~0 " "Info: Detected gated clock \"control:ctrl\|Decoder1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 2082 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~2 " "Info: Detected gated clock \"control:ctrl\|Mux11~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~0 " "Info: Detected gated clock \"control:ctrl\|Mux11~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~3 " "Info: Detected gated clock \"control:ctrl\|Mux11~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~1 " "Info: Detected gated clock \"control:ctrl\|WideOr84~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~10 " "Info: Detected gated clock \"control:ctrl\|Decoder2~10\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~0 " "Info: Detected gated clock \"control:ctrl\|WideOr84~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[4\] " "Info: Detected ripple clock \"control:ctrl\|state\[4\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[5\] " "Info: Detected ripple clock \"control:ctrl\|state\[5\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~0 " "Info: Detected gated clock \"control:ctrl\|Mux6~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~1 " "Info: Detected gated clock \"control:ctrl\|Decoder2~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[1\] " "Info: Detected ripple clock \"control:ctrl\|state\[1\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[3\] " "Info: Detected ripple clock \"control:ctrl\|state\[3\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[2\] " "Info: Detected ripple clock \"control:ctrl\|state\[2\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[0\] " "Info: Detected ripple clock \"control:ctrl\|state\[0\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:ctrl\|alusrcb\[2\] register control:ctrl\|nextState\[5\] 44.95 MHz 22.248 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.95 MHz between source register \"control:ctrl\|alusrcb\[2\]\" and destination register \"control:ctrl\|nextState\[5\]\" (period= 22.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.162 ns + Longest register register " "Info: + Longest register to register delay is 9.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|alusrcb\[2\] 1 REG LCCOMB_X14_Y10_N8 100 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 100; REG Node = 'control:ctrl\|alusrcb\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|alusrcb[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.228 ns) 0.943 ns mux32_8x1:mux_alusrcb\|out\[0\]~0 2 COMB LCCOMB_X13_Y13_N2 3 " "Info: 2: + IC(0.715 ns) + CELL(0.228 ns) = 0.943 ns; Loc. = LCCOMB_X13_Y13_N2; Fanout = 3; COMB Node = 'mux32_8x1:mux_alusrcb\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { control:ctrl|alusrcb[2] mux32_8x1:mux_alusrcb|out[0]~0 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 1.370 ns Ula32:alu\|carry_temp\[0\]~1 3 COMB LCCOMB_X13_Y13_N22 3 " "Info: 3: + IC(0.374 ns) + CELL(0.053 ns) = 1.370 ns; Loc. = LCCOMB_X13_Y13_N22; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.225 ns) 1.819 ns Ula32:alu\|carry_temp\[1\]~2 4 COMB LCCOMB_X13_Y13_N26 6 " "Info: 4: + IC(0.224 ns) + CELL(0.225 ns) = 1.819 ns; Loc. = LCCOMB_X13_Y13_N26; Fanout = 6; COMB Node = 'Ula32:alu\|carry_temp\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.272 ns) 2.447 ns Ula32:alu\|carry_temp\[4\]~4 5 COMB LCCOMB_X14_Y13_N10 2 " "Info: 5: + IC(0.356 ns) + CELL(0.272 ns) = 2.447 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'Ula32:alu\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.346 ns) 3.151 ns Ula32:alu\|carry_temp\[5\]~6 6 COMB LCCOMB_X13_Y13_N24 4 " "Info: 6: + IC(0.358 ns) + CELL(0.346 ns) = 3.151 ns; Loc. = LCCOMB_X13_Y13_N24; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Ula32:alu|carry_temp[4]~4 Ula32:alu|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 3.517 ns Ula32:alu\|carry_temp\[7\]~7 7 COMB LCCOMB_X13_Y13_N16 4 " "Info: 7: + IC(0.313 ns) + CELL(0.053 ns) = 3.517 ns; Loc. = LCCOMB_X13_Y13_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 3.805 ns Ula32:alu\|carry_temp\[9\]~42 8 COMB LCCOMB_X13_Y13_N0 4 " "Info: 8: + IC(0.235 ns) + CELL(0.053 ns) = 3.805 ns; Loc. = LCCOMB_X13_Y13_N0; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[9\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:alu|carry_temp[7]~7 Ula32:alu|carry_temp[9]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 4.092 ns Ula32:alu\|carry_temp\[11\]~8 9 COMB LCCOMB_X13_Y13_N12 4 " "Info: 9: + IC(0.234 ns) + CELL(0.053 ns) = 4.092 ns; Loc. = LCCOMB_X13_Y13_N12; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[11\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:alu|carry_temp[9]~42 Ula32:alu|carry_temp[11]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.053 ns) 4.647 ns Ula32:alu\|carry_temp\[13\]~9 10 COMB LCCOMB_X10_Y13_N18 4 " "Info: 10: + IC(0.502 ns) + CELL(0.053 ns) = 4.647 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[13\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.346 ns) 5.274 ns Ula32:alu\|carry_temp\[15\]~10 11 COMB LCCOMB_X10_Y13_N24 4 " "Info: 11: + IC(0.281 ns) + CELL(0.346 ns) = 5.274 ns; Loc. = LCCOMB_X10_Y13_N24; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[15\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.346 ns) 5.880 ns Ula32:alu\|carry_temp\[17\]~11 12 COMB LCCOMB_X10_Y13_N14 4 " "Info: 12: + IC(0.260 ns) + CELL(0.346 ns) = 5.880 ns; Loc. = LCCOMB_X10_Y13_N14; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[17\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 6.144 ns Ula32:alu\|carry_temp\[19\]~12 13 COMB LCCOMB_X10_Y13_N0 4 " "Info: 13: + IC(0.211 ns) + CELL(0.053 ns) = 6.144 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[19\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 6.408 ns Ula32:alu\|carry_temp\[21\]~13 14 COMB LCCOMB_X10_Y13_N4 4 " "Info: 14: + IC(0.211 ns) + CELL(0.053 ns) = 6.408 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[21\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 6.762 ns Ula32:alu\|carry_temp\[23\]~14 15 COMB LCCOMB_X9_Y13_N14 4 " "Info: 15: + IC(0.301 ns) + CELL(0.053 ns) = 6.762 ns; Loc. = LCCOMB_X9_Y13_N14; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[23\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.029 ns Ula32:alu\|carry_temp\[25\]~15 16 COMB LCCOMB_X9_Y13_N4 4 " "Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 7.029 ns; Loc. = LCCOMB_X9_Y13_N4; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[25\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 7.297 ns Ula32:alu\|carry_temp\[27\]~16 17 COMB LCCOMB_X9_Y13_N30 4 " "Info: 17: + IC(0.215 ns) + CELL(0.053 ns) = 7.297 ns; Loc. = LCCOMB_X9_Y13_N30; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[27\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 7.577 ns Ula32:alu\|carry_temp\[29\]~17 18 COMB LCCOMB_X9_Y13_N20 7 " "Info: 18: + IC(0.227 ns) + CELL(0.053 ns) = 7.577 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 7; COMB Node = 'Ula32:alu\|carry_temp\[29\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.053 ns) 7.875 ns Ula32:alu\|carry_temp\[30\]~19 19 COMB LCCOMB_X9_Y13_N22 3 " "Info: 19: + IC(0.245 ns) + CELL(0.053 ns) = 7.875 ns; Loc. = LCCOMB_X9_Y13_N22; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[30\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.298 ns" { Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[30]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 8.356 ns control:ctrl\|Mux6~48 20 COMB LCCOMB_X9_Y13_N26 2 " "Info: 20: + IC(0.253 ns) + CELL(0.228 ns) = 8.356 ns; Loc. = LCCOMB_X9_Y13_N26; Fanout = 2; COMB Node = 'control:ctrl\|Mux6~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:alu|carry_temp[30]~19 control:ctrl|Mux6~48 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 8.642 ns control:ctrl\|Mux0~0 21 COMB LCCOMB_X9_Y13_N0 1 " "Info: 21: + IC(0.233 ns) + CELL(0.053 ns) = 8.642 ns; Loc. = LCCOMB_X9_Y13_N0; Fanout = 1; COMB Node = 'control:ctrl\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { control:ctrl|Mux6~48 control:ctrl|Mux0~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 8.904 ns control:ctrl\|Mux0~4 22 COMB LCCOMB_X9_Y13_N16 1 " "Info: 22: + IC(0.209 ns) + CELL(0.053 ns) = 8.904 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 1; COMB Node = 'control:ctrl\|Mux0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:ctrl|Mux0~0 control:ctrl|Mux0~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 9.162 ns control:ctrl\|nextState\[5\] 23 REG LCCOMB_X9_Y13_N12 1 " "Info: 23: + IC(0.205 ns) + CELL(0.053 ns) = 9.162 ns; Loc. = LCCOMB_X9_Y13_N12; Fanout = 1; REG Node = 'control:ctrl\|nextState\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 30.41 % ) " "Info: Total cell delay = 2.786 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.376 ns ( 69.59 % ) " "Info: Total interconnect delay = 6.376 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { control:ctrl|alusrcb[2] mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[4]~4 Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~7 Ula32:alu|carry_temp[9]~42 Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[30]~19 control:ctrl|Mux6~48 control:ctrl|Mux0~0 control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { control:ctrl|alusrcb[2] {} mux32_8x1:mux_alusrcb|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[1]~2 {} Ula32:alu|carry_temp[4]~4 {} Ula32:alu|carry_temp[5]~6 {} Ula32:alu|carry_temp[7]~7 {} Ula32:alu|carry_temp[9]~42 {} Ula32:alu|carry_temp[11]~8 {} Ula32:alu|carry_temp[13]~9 {} Ula32:alu|carry_temp[15]~10 {} Ula32:alu|carry_temp[17]~11 {} Ula32:alu|carry_temp[19]~12 {} Ula32:alu|carry_temp[21]~13 {} Ula32:alu|carry_temp[23]~14 {} Ula32:alu|carry_temp[25]~15 {} Ula32:alu|carry_temp[27]~16 {} Ula32:alu|carry_temp[29]~17 {} Ula32:alu|carry_temp[30]~19 {} control:ctrl|Mux6~48 {} control:ctrl|Mux0~0 {} control:ctrl|Mux0~4 {} control:ctrl|nextState[5] {} } { 0.000ns 0.715ns 0.374ns 0.224ns 0.356ns 0.358ns 0.313ns 0.235ns 0.234ns 0.502ns 0.281ns 0.260ns 0.211ns 0.211ns 0.301ns 0.214ns 0.215ns 0.227ns 0.245ns 0.253ns 0.233ns 0.209ns 0.205ns } { 0.000ns 0.228ns 0.053ns 0.225ns 0.272ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.299 ns - Smallest " "Info: - Smallest clock skew is -1.299 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.285 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.712 ns) 2.555 ns control:ctrl\|state\[4\] 2 REG LCFF_X7_Y10_N29 55 " "Info: 2: + IC(0.989 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X7_Y10_N29; Fanout = 55; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.053 ns) 3.151 ns control:ctrl\|Mux11~1 3 COMB LCCOMB_X10_Y10_N16 3 " "Info: 3: + IC(0.543 ns) + CELL(0.053 ns) = 3.151 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 3; COMB Node = 'control:ctrl\|Mux11~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { control:ctrl|state[4] control:ctrl|Mux11~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.272 ns) 3.691 ns control:ctrl\|Mux11~3 4 COMB LCCOMB_X10_Y10_N2 1 " "Info: 4: + IC(0.268 ns) + CELL(0.272 ns) = 3.691 ns; Loc. = LCCOMB_X10_Y10_N2; Fanout = 1; COMB Node = 'control:ctrl\|Mux11~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { control:ctrl|Mux11~1 control:ctrl|Mux11~3 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.228 ns) 5.285 ns control:ctrl\|nextState\[5\] 5 REG LCCOMB_X9_Y13_N12 1 " "Info: 5: + IC(1.366 ns) + CELL(0.228 ns) = 5.285 ns; Loc. = LCCOMB_X9_Y13_N12; Fanout = 1; REG Node = 'control:ctrl\|nextState\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { control:ctrl|Mux11~3 control:ctrl|nextState[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.119 ns ( 40.09 % ) " "Info: Total cell delay = 2.119 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.166 ns ( 59.91 % ) " "Info: Total interconnect delay = 3.166 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { clk control:ctrl|state[4] control:ctrl|Mux11~1 control:ctrl|Mux11~3 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { clk {} clk~combout {} control:ctrl|state[4] {} control:ctrl|Mux11~1 {} control:ctrl|Mux11~3 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.989ns 0.543ns 0.268ns 1.366ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.272ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.584 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.712 ns) 2.621 ns control:ctrl\|state\[1\] 2 REG LCFF_X13_Y10_N19 79 " "Info: 2: + IC(1.055 ns) + CELL(0.712 ns) = 2.621 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 79; REG Node = 'control:ctrl\|state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { clk control:ctrl|state[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.225 ns) 3.404 ns control:ctrl\|Mux6~0 3 COMB LCCOMB_X11_Y10_N16 6 " "Info: 3: + IC(0.558 ns) + CELL(0.225 ns) = 3.404 ns; Loc. = LCCOMB_X11_Y10_N16; Fanout = 6; COMB Node = 'control:ctrl\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { control:ctrl|state[1] control:ctrl|Mux6~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.228 ns) 4.222 ns control:ctrl\|Decoder2~0 4 COMB LCCOMB_X9_Y10_N22 1 " "Info: 4: + IC(0.590 ns) + CELL(0.228 ns) = 4.222 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 1; COMB Node = 'control:ctrl\|Decoder2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { control:ctrl|Mux6~0 control:ctrl|Decoder2~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.000 ns) 5.615 ns control:ctrl\|Decoder2~0clkctrl 5 COMB CLKCTRL_G2 42 " "Info: 5: + IC(1.393 ns) + CELL(0.000 ns) = 5.615 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl\|Decoder2~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.053 ns) 6.584 ns control:ctrl\|alusrcb\[2\] 6 REG LCCOMB_X14_Y10_N8 100 " "Info: 6: + IC(0.916 ns) + CELL(0.053 ns) = 6.584 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 100; REG Node = 'control:ctrl\|alusrcb\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 31.47 % ) " "Info: Total cell delay = 2.072 ns ( 31.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.512 ns ( 68.53 % ) " "Info: Total interconnect delay = 4.512 ns ( 68.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[2] {} } { 0.000ns 0.000ns 1.055ns 0.558ns 0.590ns 1.393ns 0.916ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { clk control:ctrl|state[4] control:ctrl|Mux11~1 control:ctrl|Mux11~3 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { clk {} clk~combout {} control:ctrl|state[4] {} control:ctrl|Mux11~1 {} control:ctrl|Mux11~3 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.989ns 0.543ns 0.268ns 1.366ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.272ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[2] {} } { 0.000ns 0.000ns 1.055ns 0.558ns 0.590ns 1.393ns 0.916ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.663 ns + " "Info: + Micro setup delay of destination is 0.663 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { control:ctrl|alusrcb[2] mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[4]~4 Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~7 Ula32:alu|carry_temp[9]~42 Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[30]~19 control:ctrl|Mux6~48 control:ctrl|Mux0~0 control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { control:ctrl|alusrcb[2] {} mux32_8x1:mux_alusrcb|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[1]~2 {} Ula32:alu|carry_temp[4]~4 {} Ula32:alu|carry_temp[5]~6 {} Ula32:alu|carry_temp[7]~7 {} Ula32:alu|carry_temp[9]~42 {} Ula32:alu|carry_temp[11]~8 {} Ula32:alu|carry_temp[13]~9 {} Ula32:alu|carry_temp[15]~10 {} Ula32:alu|carry_temp[17]~11 {} Ula32:alu|carry_temp[19]~12 {} Ula32:alu|carry_temp[21]~13 {} Ula32:alu|carry_temp[23]~14 {} Ula32:alu|carry_temp[25]~15 {} Ula32:alu|carry_temp[27]~16 {} Ula32:alu|carry_temp[29]~17 {} Ula32:alu|carry_temp[30]~19 {} control:ctrl|Mux6~48 {} control:ctrl|Mux0~0 {} control:ctrl|Mux0~4 {} control:ctrl|nextState[5] {} } { 0.000ns 0.715ns 0.374ns 0.224ns 0.356ns 0.358ns 0.313ns 0.235ns 0.234ns 0.502ns 0.281ns 0.260ns 0.211ns 0.211ns 0.301ns 0.214ns 0.215ns 0.227ns 0.245ns 0.253ns 0.233ns 0.209ns 0.205ns } { 0.000ns 0.228ns 0.053ns 0.225ns 0.272ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { clk control:ctrl|state[4] control:ctrl|Mux11~1 control:ctrl|Mux11~3 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { clk {} clk~combout {} control:ctrl|state[4] {} control:ctrl|Mux11~1 {} control:ctrl|Mux11~3 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.989ns 0.543ns 0.268ns 1.366ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.272ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[2] {} } { 0.000ns 0.000ns 1.055ns 0.558ns 0.590ns 1.393ns 0.916ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:ctrl\|state\[4\] control:ctrl\|nextState\[2\] clk 5.421 ns " "Info: Found hold time violation between source  pin or register \"control:ctrl\|state\[4\]\" and destination pin or register \"control:ctrl\|nextState\[2\]\" for clock \"clk\" (Hold time is 5.421 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.465 ns + Largest " "Info: + Largest clock skew is 6.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.926 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.712 ns) 2.394 ns Instr_Reg:ir\|Instr31_26\[5\] 2 REG LCFF_X5_Y10_N7 11 " "Info: 2: + IC(0.828 ns) + CELL(0.712 ns) = 2.394 ns; Loc. = LCFF_X5_Y10_N7; Fanout = 11; REG Node = 'Instr_Reg:ir\|Instr31_26\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clk Instr_Reg:ir|Instr31_26[5] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.053 ns) 2.969 ns control:ctrl\|Mux6~2 3 COMB LCCOMB_X1_Y10_N6 6 " "Info: 3: + IC(0.522 ns) + CELL(0.053 ns) = 2.969 ns; Loc. = LCCOMB_X1_Y10_N6; Fanout = 6; COMB Node = 'control:ctrl\|Mux6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Instr_Reg:ir|Instr31_26[5] control:ctrl|Mux6~2 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.228 ns) 3.958 ns control:ctrl\|Mux5~1 4 COMB LCCOMB_X10_Y10_N10 1 " "Info: 4: + IC(0.761 ns) + CELL(0.228 ns) = 3.958 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { control:ctrl|Mux6~2 control:ctrl|Mux5~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.357 ns) 4.578 ns control:ctrl\|Mux11~2 5 COMB LCCOMB_X10_Y10_N24 2 " "Info: 5: + IC(0.263 ns) + CELL(0.357 ns) = 4.578 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'control:ctrl\|Mux11~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { control:ctrl|Mux5~1 control:ctrl|Mux11~2 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.357 ns) 6.065 ns control:ctrl\|Mux5~6 6 COMB LCCOMB_X10_Y10_N0 1 " "Info: 6: + IC(1.130 ns) + CELL(0.357 ns) = 6.065 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { control:ctrl|Mux11~2 control:ctrl|Mux5~6 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.000 ns) 7.786 ns control:ctrl\|Mux5~6clkctrl 7 COMB CLKCTRL_G0 5 " "Info: 7: + IC(1.721 ns) + CELL(0.000 ns) = 7.786 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl\|Mux5~6clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { control:ctrl|Mux5~6 control:ctrl|Mux5~6clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.225 ns) 8.926 ns control:ctrl\|nextState\[2\] 8 REG LCCOMB_X7_Y10_N26 1 " "Info: 8: + IC(0.915 ns) + CELL(0.225 ns) = 8.926 ns; Loc. = LCCOMB_X7_Y10_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { control:ctrl|Mux5~6clkctrl control:ctrl|nextState[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 31.21 % ) " "Info: Total cell delay = 2.786 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.140 ns ( 68.79 % ) " "Info: Total interconnect delay = 6.140 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.926 ns" { clk Instr_Reg:ir|Instr31_26[5] control:ctrl|Mux6~2 control:ctrl|Mux5~1 control:ctrl|Mux11~2 control:ctrl|Mux5~6 control:ctrl|Mux5~6clkctrl control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.926 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[5] {} control:ctrl|Mux6~2 {} control:ctrl|Mux5~1 {} control:ctrl|Mux11~2 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~6clkctrl {} control:ctrl|nextState[2] {} } { 0.000ns 0.000ns 0.828ns 0.522ns 0.761ns 0.263ns 1.130ns 1.721ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.228ns 0.357ns 0.357ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.618 ns) 2.461 ns control:ctrl\|state\[4\] 2 REG LCFF_X7_Y10_N29 55 " "Info: 2: + IC(0.989 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X7_Y10_N29; Fanout = 55; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.989ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.926 ns" { clk Instr_Reg:ir|Instr31_26[5] control:ctrl|Mux6~2 control:ctrl|Mux5~1 control:ctrl|Mux11~2 control:ctrl|Mux5~6 control:ctrl|Mux5~6clkctrl control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.926 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[5] {} control:ctrl|Mux6~2 {} control:ctrl|Mux5~1 {} control:ctrl|Mux11~2 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~6clkctrl {} control:ctrl|nextState[2] {} } { 0.000ns 0.000ns 0.828ns 0.522ns 0.761ns 0.263ns 1.130ns 1.721ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.228ns 0.357ns 0.357ns 0.000ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.989ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.950 ns - Shortest register register " "Info: - Shortest register to register delay is 0.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state\[4\] 1 REG LCFF_X7_Y10_N29 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N29; Fanout = 55; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.154 ns) 0.702 ns control:ctrl\|Mux3~4 2 COMB LCCOMB_X7_Y10_N20 1 " "Info: 2: + IC(0.548 ns) + CELL(0.154 ns) = 0.702 ns; Loc. = LCCOMB_X7_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl\|Mux3~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { control:ctrl|state[4] control:ctrl|Mux3~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.195 ns) + CELL(0.053 ns) 0.950 ns control:ctrl\|nextState\[2\] 3 REG LCCOMB_X7_Y10_N26 1 " "Info: 3: + IC(0.195 ns) + CELL(0.053 ns) = 0.950 ns; Loc. = LCCOMB_X7_Y10_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.248 ns" { control:ctrl|Mux3~4 control:ctrl|nextState[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.207 ns ( 21.79 % ) " "Info: Total cell delay = 0.207 ns ( 21.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.743 ns ( 78.21 % ) " "Info: Total interconnect delay = 0.743 ns ( 78.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { control:ctrl|state[4] control:ctrl|Mux3~4 control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.950 ns" { control:ctrl|state[4] {} control:ctrl|Mux3~4 {} control:ctrl|nextState[2] {} } { 0.000ns 0.548ns 0.195ns } { 0.000ns 0.154ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.926 ns" { clk Instr_Reg:ir|Instr31_26[5] control:ctrl|Mux6~2 control:ctrl|Mux5~1 control:ctrl|Mux11~2 control:ctrl|Mux5~6 control:ctrl|Mux5~6clkctrl control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.926 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[5] {} control:ctrl|Mux6~2 {} control:ctrl|Mux5~1 {} control:ctrl|Mux11~2 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~6clkctrl {} control:ctrl|nextState[2] {} } { 0.000ns 0.000ns 0.828ns 0.522ns 0.761ns 0.263ns 1.130ns 1.721ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.228ns 0.357ns 0.357ns 0.000ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.989ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { control:ctrl|state[4] control:ctrl|Mux3~4 control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.950 ns" { control:ctrl|state[4] {} control:ctrl|Mux3~4 {} control:ctrl|nextState[2] {} } { 0.000ns 0.548ns 0.195ns } { 0.000ns 0.154ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mult:MULT\|low\[19\] reset clk 11.088 ns register " "Info: tsu for register \"mult:MULT\|low\[19\]\" (data pin = \"reset\", clock pin = \"clk\") is 11.088 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.474 ns + Longest pin register " "Info: + Longest pin to register delay is 13.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 704 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.366 ns) + CELL(0.516 ns) 5.746 ns mult:MULT\|Add3~2 2 COMB LCCOMB_X3_Y11_N0 2 " "Info: 2: + IC(4.366 ns) + CELL(0.516 ns) = 5.746 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 2; COMB Node = 'mult:MULT\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.882 ns" { reset mult:MULT|Add3~2 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.781 ns mult:MULT\|Add3~6 3 COMB LCCOMB_X3_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.781 ns; Loc. = LCCOMB_X3_Y11_N2; Fanout = 2; COMB Node = 'mult:MULT\|Add3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { mult:MULT|Add3~2 mult:MULT|Add3~6 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.816 ns mult:MULT\|Add3~10 4 COMB LCCOMB_X3_Y11_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.816 ns; Loc. = LCCOMB_X3_Y11_N4; Fanout = 2; COMB Node = 'mult:MULT\|Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { mult:MULT|Add3~6 mult:MULT|Add3~10 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.851 ns mult:MULT\|Add3~14 5 COMB LCCOMB_X3_Y11_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.851 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 2; COMB Node = 'mult:MULT\|Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { mult:MULT|Add3~10 mult:MULT|Add3~14 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.886 ns mult:MULT\|Add3~18 6 COMB LCCOMB_X3_Y11_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.886 ns; Loc. = LCCOMB_X3_Y11_N8; Fanout = 2; COMB Node = 'mult:MULT\|Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { mult:MULT|Add3~14 mult:MULT|Add3~18 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.921 ns mult:MULT\|Add3~22 7 COMB LCCOMB_X3_Y11_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.921 ns; Loc. = LCCOMB_X3_Y11_N10; Fanout = 2; COMB Node = 'mult:MULT\|Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { mult:MULT|Add3~18 mult:MULT|Add3~22 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.956 ns mult:MULT\|Add3~26 8 COMB LCCOMB_X3_Y11_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.956 ns; Loc. = LCCOMB_X3_Y11_N12; Fanout = 2; COMB Node = 'mult:MULT\|Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { mult:MULT|Add3~22 mult:MULT|Add3~26 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.052 ns mult:MULT\|Add3~30 9 COMB LCCOMB_X3_Y11_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.052 ns; Loc. = LCCOMB_X3_Y11_N14; Fanout = 2; COMB Node = 'mult:MULT\|Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mult:MULT|Add3~26 mult:MULT|Add3~30 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.087 ns mult:MULT\|Add3~34 10 COMB LCCOMB_X3_Y11_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.087 ns; Loc. = LCCOMB_X3_Y11_N16; Fanout = 2; COMB Node = 'mult:MULT\|Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { mult:MULT|Add3~30 mult:MULT|Add3~34 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.212 ns mult:MULT\|Add3~37 11 COMB LCCOMB_X3_Y11_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 6.212 ns; Loc. = LCCOMB_X3_Y11_N18; Fanout = 1; COMB Node = 'mult:MULT\|Add3~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { mult:MULT|Add3~34 mult:MULT|Add3~37 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 7.193 ns mult:MULT\|cont~15 12 COMB LCCOMB_X3_Y8_N20 2 " "Info: 12: + IC(0.928 ns) + CELL(0.053 ns) = 7.193 ns; Loc. = LCCOMB_X3_Y8_N20; Fanout = 2; COMB Node = 'mult:MULT\|cont~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { mult:MULT|Add3~37 mult:MULT|cont~15 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.366 ns) 8.684 ns mult:MULT\|Equal2~6 13 COMB LCCOMB_X2_Y9_N12 1 " "Info: 13: + IC(1.125 ns) + CELL(0.366 ns) = 8.684 ns; Loc. = LCCOMB_X2_Y9_N12; Fanout = 1; COMB Node = 'mult:MULT\|Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { mult:MULT|cont~15 mult:MULT|Equal2~6 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.225 ns) 9.117 ns mult:MULT\|Equal2~8 14 COMB LCCOMB_X2_Y9_N30 34 " "Info: 14: + IC(0.208 ns) + CELL(0.225 ns) = 9.117 ns; Loc. = LCCOMB_X2_Y9_N30; Fanout = 34; COMB Node = 'mult:MULT\|Equal2~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { mult:MULT|Equal2~6 mult:MULT|Equal2~8 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(0.225 ns) 10.941 ns mult:MULT\|high\[0\]~0 15 COMB LCCOMB_X25_Y13_N16 63 " "Info: 15: + IC(1.599 ns) + CELL(0.225 ns) = 10.941 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 63; COMB Node = 'mult:MULT\|high\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { mult:MULT|Equal2~8 mult:MULT|high[0]~0 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.746 ns) 13.474 ns mult:MULT\|low\[19\] 16 REG LCFF_X10_Y18_N19 1 " "Info: 16: + IC(1.787 ns) + CELL(0.746 ns) = 13.474 ns; Loc. = LCFF_X10_Y18_N19; Fanout = 1; REG Node = 'mult:MULT\|low\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { mult:MULT|high[0]~0 mult:MULT|low[19] } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.461 ns ( 25.69 % ) " "Info: Total cell delay = 3.461 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.013 ns ( 74.31 % ) " "Info: Total interconnect delay = 10.013 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.474 ns" { reset mult:MULT|Add3~2 mult:MULT|Add3~6 mult:MULT|Add3~10 mult:MULT|Add3~14 mult:MULT|Add3~18 mult:MULT|Add3~22 mult:MULT|Add3~26 mult:MULT|Add3~30 mult:MULT|Add3~34 mult:MULT|Add3~37 mult:MULT|cont~15 mult:MULT|Equal2~6 mult:MULT|Equal2~8 mult:MULT|high[0]~0 mult:MULT|low[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.474 ns" { reset {} reset~combout {} mult:MULT|Add3~2 {} mult:MULT|Add3~6 {} mult:MULT|Add3~10 {} mult:MULT|Add3~14 {} mult:MULT|Add3~18 {} mult:MULT|Add3~22 {} mult:MULT|Add3~26 {} mult:MULT|Add3~30 {} mult:MULT|Add3~34 {} mult:MULT|Add3~37 {} mult:MULT|cont~15 {} mult:MULT|Equal2~6 {} mult:MULT|Equal2~8 {} mult:MULT|high[0]~0 {} mult:MULT|low[19] {} } { 0.000ns 0.000ns 4.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.928ns 1.125ns 0.208ns 1.599ns 1.787ns } { 0.000ns 0.864ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.125ns 0.053ns 0.366ns 0.225ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1952 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1952; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns mult:MULT\|low\[19\] 3 REG LCFF_X10_Y18_N19 1 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X10_Y18_N19; Fanout = 1; REG Node = 'mult:MULT\|low\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl mult:MULT|low[19] } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl mult:MULT|low[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} mult:MULT|low[19] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.474 ns" { reset mult:MULT|Add3~2 mult:MULT|Add3~6 mult:MULT|Add3~10 mult:MULT|Add3~14 mult:MULT|Add3~18 mult:MULT|Add3~22 mult:MULT|Add3~26 mult:MULT|Add3~30 mult:MULT|Add3~34 mult:MULT|Add3~37 mult:MULT|cont~15 mult:MULT|Equal2~6 mult:MULT|Equal2~8 mult:MULT|high[0]~0 mult:MULT|low[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.474 ns" { reset {} reset~combout {} mult:MULT|Add3~2 {} mult:MULT|Add3~6 {} mult:MULT|Add3~10 {} mult:MULT|Add3~14 {} mult:MULT|Add3~18 {} mult:MULT|Add3~22 {} mult:MULT|Add3~26 {} mult:MULT|Add3~30 {} mult:MULT|Add3~34 {} mult:MULT|Add3~37 {} mult:MULT|cont~15 {} mult:MULT|Equal2~6 {} mult:MULT|Equal2~8 {} mult:MULT|high[0]~0 {} mult:MULT|low[19] {} } { 0.000ns 0.000ns 4.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.928ns 1.125ns 0.208ns 1.599ns 1.787ns } { 0.000ns 0.864ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.125ns 0.053ns 0.366ns 0.225ns 0.225ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl mult:MULT|low[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} mult:MULT|low[19] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_adress_in\[11\] control:ctrl\|iord\[0\] 14.330 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_adress_in\[11\]\" through register \"control:ctrl\|iord\[0\]\" is 14.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.596 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.712 ns) 2.621 ns control:ctrl\|state\[1\] 2 REG LCFF_X13_Y10_N19 79 " "Info: 2: + IC(1.055 ns) + CELL(0.712 ns) = 2.621 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 79; REG Node = 'control:ctrl\|state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { clk control:ctrl|state[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.225 ns) 3.404 ns control:ctrl\|Mux6~0 3 COMB LCCOMB_X11_Y10_N16 6 " "Info: 3: + IC(0.558 ns) + CELL(0.225 ns) = 3.404 ns; Loc. = LCCOMB_X11_Y10_N16; Fanout = 6; COMB Node = 'control:ctrl\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { control:ctrl|state[1] control:ctrl|Mux6~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.228 ns) 4.222 ns control:ctrl\|Decoder2~0 4 COMB LCCOMB_X9_Y10_N22 1 " "Info: 4: + IC(0.590 ns) + CELL(0.228 ns) = 4.222 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 1; COMB Node = 'control:ctrl\|Decoder2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { control:ctrl|Mux6~0 control:ctrl|Decoder2~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.000 ns) 5.615 ns control:ctrl\|Decoder2~0clkctrl 5 COMB CLKCTRL_G2 42 " "Info: 5: + IC(1.393 ns) + CELL(0.000 ns) = 5.615 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl\|Decoder2~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 6.596 ns control:ctrl\|iord\[0\] 6 REG LCCOMB_X11_Y10_N0 10 " "Info: 6: + IC(0.928 ns) + CELL(0.053 ns) = 6.596 ns; Loc. = LCCOMB_X11_Y10_N0; Fanout = 10; REG Node = 'control:ctrl\|iord\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 31.41 % ) " "Info: Total cell delay = 2.072 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.524 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.524 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.596 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.596 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|iord[0] {} } { 0.000ns 0.000ns 1.055ns 0.558ns 0.590ns 1.393ns 0.928ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.734 ns + Longest register pin " "Info: + Longest register to pin delay is 7.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|iord\[0\] 1 REG LCCOMB_X11_Y10_N0 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X11_Y10_N0; Fanout = 10; REG Node = 'control:ctrl\|iord\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|iord[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.228 ns) 1.767 ns mux32_8x1:mux_iord\|out\[13\]~8 2 COMB LCCOMB_X15_Y12_N20 24 " "Info: 2: + IC(1.539 ns) + CELL(0.228 ns) = 1.767 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 24; COMB Node = 'mux32_8x1:mux_iord\|out\[13\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[13]~8 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.346 ns) 3.607 ns mux32_8x1:mux_iord\|out\[11\]~13 3 COMB LCCOMB_X17_Y14_N22 1 " "Info: 3: + IC(1.494 ns) + CELL(0.346 ns) = 3.607 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord\|out\[11\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { mux32_8x1:mux_iord|out[13]~8 mux32_8x1:mux_iord|out[11]~13 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(1.982 ns) 7.734 ns mem_adress_in\[11\] 4 PIN PIN_AB6 0 " "Info: 4: + IC(2.145 ns) + CELL(1.982 ns) = 7.734 ns; Loc. = PIN_AB6; Fanout = 0; PIN Node = 'mem_adress_in\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.127 ns" { mux32_8x1:mux_iord|out[11]~13 mem_adress_in[11] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.556 ns ( 33.05 % ) " "Info: Total cell delay = 2.556 ns ( 33.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.178 ns ( 66.95 % ) " "Info: Total interconnect delay = 5.178 ns ( 66.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.734 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[13]~8 mux32_8x1:mux_iord|out[11]~13 mem_adress_in[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.734 ns" { control:ctrl|iord[0] {} mux32_8x1:mux_iord|out[13]~8 {} mux32_8x1:mux_iord|out[11]~13 {} mem_adress_in[11] {} } { 0.000ns 1.539ns 1.494ns 2.145ns } { 0.000ns 0.228ns 0.346ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.596 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.596 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|iord[0] {} } { 0.000ns 0.000ns 1.055ns 0.558ns 0.590ns 1.393ns 0.928ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.734 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[13]~8 mux32_8x1:mux_iord|out[11]~13 mem_adress_in[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.734 ns" { control:ctrl|iord[0] {} mux32_8x1:mux_iord|out[13]~8 {} mux32_8x1:mux_iord|out[11]~13 {} mem_adress_in[11] {} } { 0.000ns 1.539ns 1.494ns 2.145ns } { 0.000ns 0.228ns 0.346ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mult:MULT\|sub\[64\] reset clk -2.642 ns register " "Info: th for register \"mult:MULT\|sub\[64\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1952 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1952; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns mult:MULT\|sub\[64\] 3 REG LCFF_X25_Y16_N27 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X25_Y16_N27; Fanout = 2; REG Node = 'mult:MULT\|sub\[64\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl mult:MULT|sub[64] } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl mult:MULT|sub[64] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} mult:MULT|sub[64] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.270 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 704 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.198 ns) + CELL(0.053 ns) 5.115 ns mult:MULT\|sub~31 2 COMB LCCOMB_X25_Y16_N26 1 " "Info: 2: + IC(4.198 ns) + CELL(0.053 ns) = 5.115 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 1; COMB Node = 'mult:MULT\|sub~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { reset mult:MULT|sub~31 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.270 ns mult:MULT\|sub\[64\] 3 REG LCFF_X25_Y16_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.270 ns; Loc. = LCFF_X25_Y16_N27; Fanout = 2; REG Node = 'mult:MULT\|sub\[64\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mult:MULT|sub~31 mult:MULT|sub[64] } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 20.34 % ) " "Info: Total cell delay = 1.072 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 79.66 % ) " "Info: Total interconnect delay = 4.198 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { reset mult:MULT|sub~31 mult:MULT|sub[64] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { reset {} reset~combout {} mult:MULT|sub~31 {} mult:MULT|sub[64] {} } { 0.000ns 0.000ns 4.198ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl mult:MULT|sub[64] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} mult:MULT|sub[64] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { reset mult:MULT|sub~31 mult:MULT|sub[64] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { reset {} reset~combout {} mult:MULT|sub~31 {} mult:MULT|sub[64] {} } { 0.000ns 0.000ns 4.198ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 52 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 00:42:30 2019 " "Info: Processing ended: Sat May 18 00:42:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
