# do MIPS_SingleCycle.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:06 on Dec 18,2019
# vlog -work work MIPS_SingleCycle.vo 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 10:26:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:06 on Dec 18,2019
# vlog -work work ControlUnit_Simulation.vwf.vt 
# -- Compiling module ControlUnit_vlg_vec_tst
# 
# Top level modules:
# 	ControlUnit_vlg_vec_tst
# End time: 10:26:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ControlUnit_vlg_vec_tst 
# Start time: 10:26:06 on Dec 18,2019
# Loading work.ControlUnit_vlg_vec_tst
# Loading work.ControlUnit
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#25
# ** Note: $finish    : ControlUnit_Simulation.vwf.vt(60)
#    Time: 1 us  Iteration: 0  Instance: /ControlUnit_vlg_vec_tst
# End time: 10:26:07 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
