Analysis & Synthesis report for forwarding_fpga
Sat Dec 14 15:14:55 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: forwarding_fpga:dut|IF_stage:IF_block|mux_2to1:mux_pc_sel
 12. Parameter Settings for User Entity Instance: forwarding_fpga:dut|IF_buf:IF_buf_block
 13. Parameter Settings for User Entity Instance: forwarding_fpga:dut|ID_stage:ID_stage_block|mux_2to1:forward_rs1_sel
 14. Parameter Settings for User Entity Instance: forwarding_fpga:dut|ID_stage:ID_stage_block|mux_2to1:forward_rss_sel
 15. Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|mux_2to1:mux_block
 16. Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_a_sel
 17. Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_b_sel
 18. Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel
 19. Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel
 20. Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf
 21. Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf
 22. Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf
 23. Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux
 24. Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_
 25. Parameter Settings for User Entity Instance: forwarding_fpga:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data
 26. Port Connectivity Checks: "forwarding_fpga:dut|hazard_detect:hazard_detect_inst"
 27. Port Connectivity Checks: "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf"
 28. Port Connectivity Checks: "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf"
 29. Port Connectivity Checks: "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf"
 30. Port Connectivity Checks: "forwarding_fpga:dut|MA_stage:MA_stage_block"
 31. Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|sltu:sltu_unit|adder:subtractor"
 32. Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit"
 33. Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit"
 34. Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit"
 35. Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block"
 36. Port Connectivity Checks: "forwarding_fpga:dut|ID_stage:ID_stage_block|controlunit:controlunit"
 37. Port Connectivity Checks: "forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[0].register_inst"
 38. Port Connectivity Checks: "forwarding_fpga:dut"
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 14 15:14:55 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; forwarding_fpga                                 ;
; Top-level Entity Name              ; wrapper                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 13,906                                          ;
;     Total combinational functions  ; 9,373                                           ;
;     Dedicated logic registers      ; 4,880                                           ;
; Total registers                    ; 4880                                            ;
; Total pins                         ; 145                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; wrapper            ; forwarding_fpga    ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                ; Library ;
+----------------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+
; ../00_src/wrapper.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/wrapper.sv                   ;         ;
; ../00_src/MA/MA_stage.sv               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/MA/MA_stage.sv               ;         ;
; ../00_src/hazard_detect.sv             ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/hazard_detect.sv             ;         ;
; ../00_src/forwarding.sv                ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/forwarding.sv                ;         ;
; ../00_src/WB/WB_stage.sv               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/WB/WB_stage.sv               ;         ;
; ../00_src/MA/lsu/00_src/output_bank.sv ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv ;         ;
; ../00_src/MA/lsu/00_src/out_mux.sv     ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/out_mux.sv     ;         ;
; ../00_src/MA/lsu/00_src/mux_4to1.sv    ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/mux_4to1.sv    ;         ;
; ../00_src/MA/lsu/00_src/LSU.sv         ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv         ;         ;
; ../00_src/MA/lsu/00_src/input_bank.sv  ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv  ;         ;
; ../00_src/MA/lsu/00_src/dmem.sv        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/dmem.sv        ;         ;
; ../00_src/MA/lsu/00_src/decode_buf.sv  ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/decode_buf.sv  ;         ;
; ../00_src/IF/register_nor.sv           ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/IF/register_nor.sv           ;         ;
; ../00_src/IF/pc_reg.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/IF/pc_reg.sv                 ;         ;
; ../00_src/IF/pc_plus4.sv               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/IF/pc_plus4.sv               ;         ;
; ../00_src/IF/mux_2to1.sv               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/IF/mux_2to1.sv               ;         ;
; ../00_src/IF/imem.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/IF/imem.sv                   ;         ;
; ../00_src/IF/IF_stage.sv               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/IF/IF_stage.sv               ;         ;
; ../00_src/IF/IF_buf.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/IF/IF_buf.sv                 ;         ;
; ../00_src/ID/immGen.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/immGen.sv                 ;         ;
; ../00_src/ID/ID_stage.sv               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/ID_stage.sv               ;         ;
; ../00_src/ID/ID_buf.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/ID_buf.sv                 ;         ;
; ../00_src/ID/controlunit.sv            ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/controlunit.sv            ;         ;
; ../00_src/ID/regfile/register.sv       ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/regfile/register.sv       ;         ;
; ../00_src/ID/regfile/regfile.sv        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/regfile/regfile.sv        ;         ;
; ../00_src/ID/regfile/MUX2.sv           ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/regfile/MUX2.sv           ;         ;
; ../00_src/ID/regfile/MUX.sv            ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/regfile/MUX.sv            ;         ;
; ../00_src/ID/regfile/decoder_5to32.sv  ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/regfile/decoder_5to32.sv  ;         ;
; ../00_src/ID/BRC/00_src/cla_32bit.sv   ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/cla_32bit.sv   ;         ;
; ../00_src/ID/BRC/00_src/cla_4bit.sv    ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/cla_4bit.sv    ;         ;
; ../00_src/ID/BRC/00_src/BRC.sv         ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv         ;         ;
; ../00_src/EX/EX_stage.sv               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/EX_stage.sv               ;         ;
; ../00_src/EX/brc_taken_n_forwarding.sv ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/brc_taken_n_forwarding.sv ;         ;
; ../00_src/EX/alu/xor_32bit.sv          ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/xor_32bit.sv          ;         ;
; ../00_src/EX/alu/subtractor.sv         ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/subtractor.sv         ;         ;
; ../00_src/EX/alu/sra.sv                ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/sra.sv                ;         ;
; ../00_src/EX/alu/sltu.sv               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/sltu.sv               ;         ;
; ../00_src/EX/alu/slt.sv                ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/slt.sv                ;         ;
; ../00_src/EX/alu/slr.sv                ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/slr.sv                ;         ;
; ../00_src/EX/alu/sll.sv                ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/sll.sv                ;         ;
; ../00_src/EX/alu/or_32bit.sv           ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/or_32bit.sv           ;         ;
; ../00_src/EX/alu/full_adder.sv         ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/full_adder.sv         ;         ;
; ../00_src/EX/alu/and_32bit.sv          ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/and_32bit.sv          ;         ;
; ../00_src/EX/alu/alu.sv                ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv                ;         ;
; ../00_src/EX/alu/adder.sv              ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/forwarding_fpga/00_src/EX/alu/adder.sv              ;         ;
; mem.dump                               ; yes             ; Auto-Found Unspecified File  ; D:/CTMT/forwarding_fpga/15_kit/mem.dump                     ;         ;
+----------------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 13,906   ;
;                                             ;          ;
; Total combinational functions               ; 9373     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 8373     ;
;     -- 3 input functions                    ; 761      ;
;     -- <=2 input functions                  ; 239      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 9315     ;
;     -- arithmetic mode                      ; 58       ;
;                                             ;          ;
; Total registers                             ; 4880     ;
;     -- Dedicated logic registers            ; 4880     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 145      ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 4880     ;
; Total fan-out                               ; 55652    ;
; Average fan-out                             ; 3.87     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |wrapper                                               ; 9373 (0)          ; 4880 (0)     ; 0           ; 0            ; 0       ; 0         ; 145  ; 0            ; |wrapper                                                                                                                            ; work         ;
;    |forwarding_fpga:dut|                               ; 9373 (0)          ; 4880 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut                                                                                                        ; work         ;
;       |EX_stage:EX_stage_block|                        ; 1049 (0)          ; 109 (109)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block                                                                                ; work         ;
;          |BRC:BRC_block|                               ; 55 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block                                                                  ; work         ;
;             |cla_32bit:sub_block|                      ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block                                              ; work         ;
;                |cla_4bit:cla_loop[1].cla|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[1].cla                     ; work         ;
;                |cla_4bit:cla_loop[3].cla|              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[3].cla                     ; work         ;
;                |cla_4bit:cla_loop[5].cla|              ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[5].cla                     ; work         ;
;                |cla_4bit:cla_loop[6].cla|              ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[6].cla                     ; work         ;
;                |cla_4bit:cla_loop[7].cla|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[7].cla                     ; work         ;
;          |alu:alu_block|                               ; 755 (276)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block                                                                  ; work         ;
;             |adder:add_unit|                           ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit                                                   ; work         ;
;                |full_adder:gen_block[10].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[10].fa                       ; work         ;
;                |full_adder:gen_block[11].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[11].fa                       ; work         ;
;                |full_adder:gen_block[12].fa|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[12].fa                       ; work         ;
;                |full_adder:gen_block[13].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[13].fa                       ; work         ;
;                |full_adder:gen_block[15].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[15].fa                       ; work         ;
;                |full_adder:gen_block[16].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[16].fa                       ; work         ;
;                |full_adder:gen_block[18].fa|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[18].fa                       ; work         ;
;                |full_adder:gen_block[19].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[19].fa                       ; work         ;
;                |full_adder:gen_block[1].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[1].fa                        ; work         ;
;                |full_adder:gen_block[20].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[20].fa                       ; work         ;
;                |full_adder:gen_block[21].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[21].fa                       ; work         ;
;                |full_adder:gen_block[22].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[22].fa                       ; work         ;
;                |full_adder:gen_block[24].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[24].fa                       ; work         ;
;                |full_adder:gen_block[27].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[27].fa                       ; work         ;
;                |full_adder:gen_block[28].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[28].fa                       ; work         ;
;                |full_adder:gen_block[2].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[2].fa                        ; work         ;
;                |full_adder:gen_block[30].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[30].fa                       ; work         ;
;                |full_adder:gen_block[3].fa|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[3].fa                        ; work         ;
;                |full_adder:gen_block[4].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[4].fa                        ; work         ;
;                |full_adder:gen_block[5].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[5].fa                        ; work         ;
;                |full_adder:gen_block[6].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[6].fa                        ; work         ;
;                |full_adder:gen_block[7].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[7].fa                        ; work         ;
;                |full_adder:gen_block[8].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[8].fa                        ; work         ;
;                |full_adder:gen_block[9].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[9].fa                        ; work         ;
;             |and_32bit:and_unit|                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit                                               ; work         ;
;             |or_32bit:or_unit|                         ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|or_32bit:or_unit                                                 ; work         ;
;             |sll:sll_unit|                             ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit                                                     ; work         ;
;             |slr:slr_unit|                             ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit                                                     ; work         ;
;             |slt:slt_unit|                             ; 57 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit                                                     ; work         ;
;                |adder:subtractor_unit|                 ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit                               ; work         ;
;                   |full_adder:gen_block[10].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[10].fa   ; work         ;
;                   |full_adder:gen_block[11].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[11].fa   ; work         ;
;                   |full_adder:gen_block[13].fa|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[13].fa   ; work         ;
;                   |full_adder:gen_block[15].fa|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[15].fa   ; work         ;
;                   |full_adder:gen_block[16].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[16].fa   ; work         ;
;                   |full_adder:gen_block[17].fa|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[17].fa   ; work         ;
;                   |full_adder:gen_block[19].fa|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[19].fa   ; work         ;
;                   |full_adder:gen_block[1].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[1].fa    ; work         ;
;                   |full_adder:gen_block[20].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[20].fa   ; work         ;
;                   |full_adder:gen_block[21].fa|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[21].fa   ; work         ;
;                   |full_adder:gen_block[23].fa|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[23].fa   ; work         ;
;                   |full_adder:gen_block[24].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[24].fa   ; work         ;
;                   |full_adder:gen_block[25].fa|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[25].fa   ; work         ;
;                   |full_adder:gen_block[27].fa|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[27].fa   ; work         ;
;                   |full_adder:gen_block[28].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[28].fa   ; work         ;
;                   |full_adder:gen_block[2].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[2].fa    ; work         ;
;                   |full_adder:gen_block[30].fa|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[30].fa   ; work         ;
;                   |full_adder:gen_block[3].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[3].fa    ; work         ;
;                   |full_adder:gen_block[4].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[4].fa    ; work         ;
;                   |full_adder:gen_block[5].fa|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[5].fa    ; work         ;
;                   |full_adder:gen_block[6].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[6].fa    ; work         ;
;                   |full_adder:gen_block[7].fa|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[7].fa    ; work         ;
;                   |full_adder:gen_block[9].fa|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[9].fa    ; work         ;
;             |sra:sra_unit|                             ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit                                                     ; work         ;
;             |subtractor:sub_unit|                      ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit                                              ; work         ;
;                |adder:adder_inst|                      ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst                             ; work         ;
;                   |full_adder:gen_block[10].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[10].fa ; work         ;
;                   |full_adder:gen_block[12].fa|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[12].fa ; work         ;
;                   |full_adder:gen_block[13].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[13].fa ; work         ;
;                   |full_adder:gen_block[14].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[14].fa ; work         ;
;                   |full_adder:gen_block[15].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[15].fa ; work         ;
;                   |full_adder:gen_block[16].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[16].fa ; work         ;
;                   |full_adder:gen_block[17].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[17].fa ; work         ;
;                   |full_adder:gen_block[18].fa|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[18].fa ; work         ;
;                   |full_adder:gen_block[19].fa|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[19].fa ; work         ;
;                   |full_adder:gen_block[20].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[20].fa ; work         ;
;                   |full_adder:gen_block[21].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[21].fa ; work         ;
;                   |full_adder:gen_block[22].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[22].fa ; work         ;
;                   |full_adder:gen_block[24].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[24].fa ; work         ;
;                   |full_adder:gen_block[2].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[2].fa  ; work         ;
;                   |full_adder:gen_block[3].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[3].fa  ; work         ;
;                   |full_adder:gen_block[4].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[4].fa  ; work         ;
;                   |full_adder:gen_block[5].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[5].fa  ; work         ;
;                   |full_adder:gen_block[6].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[6].fa  ; work         ;
;                   |full_adder:gen_block[7].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[7].fa  ; work         ;
;                   |full_adder:gen_block[8].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[8].fa  ; work         ;
;                   |full_adder:gen_block[9].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[9].fa  ; work         ;
;             |xor_32bit:xor_unit|                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit                                               ; work         ;
;          |brc_taken_n_forwarding:brc_taken_block|      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|brc_taken_n_forwarding:brc_taken_block                                         ; work         ;
;          |mux_2to1:mux_op_a_sel|                       ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel                                                          ; work         ;
;          |mux_2to1:mux_op_b_sel|                       ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel                                                          ; work         ;
;          |mux_4to1:forward_a_sel|                      ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_a_sel                                                         ; work         ;
;          |mux_4to1:forward_b_sel|                      ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_b_sel                                                         ; work         ;
;       |ID_buf:ID_buf_block|                            ; 1549 (1549)       ; 165 (165)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_buf:ID_buf_block                                                                                    ; work         ;
;       |ID_stage:ID_stage_block|                        ; 69 (0)            ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block                                                                                ; work         ;
;          |controlunit:controlunit|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|controlunit:controlunit                                                        ; work         ;
;          |immGen:immGen_block|                         ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|immGen:immGen_block                                                            ; work         ;
;          |regfile:regfile_block|                       ; 51 (0)            ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block                                                          ; work         ;
;             |MUX2:rdaddr_en|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en                                           ; work         ;
;             |decoder_5to32:decoder5_32|                ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32                                ; work         ;
;             |register:register_loop[10].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst                 ; work         ;
;             |register:register_loop[11].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst                 ; work         ;
;             |register:register_loop[12].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst                 ; work         ;
;             |register:register_loop[13].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst                 ; work         ;
;             |register:register_loop[14].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst                 ; work         ;
;             |register:register_loop[15].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst                 ; work         ;
;             |register:register_loop[16].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst                 ; work         ;
;             |register:register_loop[17].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst                 ; work         ;
;             |register:register_loop[18].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst                 ; work         ;
;             |register:register_loop[19].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst                 ; work         ;
;             |register:register_loop[1].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst                  ; work         ;
;             |register:register_loop[20].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst                 ; work         ;
;             |register:register_loop[21].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst                 ; work         ;
;             |register:register_loop[22].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst                 ; work         ;
;             |register:register_loop[23].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst                 ; work         ;
;             |register:register_loop[24].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst                 ; work         ;
;             |register:register_loop[25].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst                 ; work         ;
;             |register:register_loop[26].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst                 ; work         ;
;             |register:register_loop[27].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst                 ; work         ;
;             |register:register_loop[28].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst                 ; work         ;
;             |register:register_loop[29].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst                 ; work         ;
;             |register:register_loop[2].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst                  ; work         ;
;             |register:register_loop[30].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst                 ; work         ;
;             |register:register_loop[31].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst                 ; work         ;
;             |register:register_loop[3].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst                  ; work         ;
;             |register:register_loop[4].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst                  ; work         ;
;             |register:register_loop[5].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst                  ; work         ;
;             |register:register_loop[6].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst                  ; work         ;
;             |register:register_loop[7].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst                  ; work         ;
;             |register:register_loop[8].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst                  ; work         ;
;             |register:register_loop[9].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst                  ; work         ;
;       |IF_buf:IF_buf_block|                            ; 207 (207)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|IF_buf:IF_buf_block                                                                                    ; work         ;
;       |IF_stage:IF_block|                              ; 3372 (0)          ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|IF_stage:IF_block                                                                                      ; work         ;
;          |imem:imem_block|                             ; 3342 (3342)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|IF_stage:IF_block|imem:imem_block                                                                      ; work         ;
;          |pc_reg:pc_reg_block|                         ; 30 (30)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|IF_stage:IF_block|pc_reg:pc_reg_block                                                                  ; work         ;
;       |MA_stage:MA_stage_block|                        ; 3069 (40)         ; 3518 (104)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block                                                                                ; work         ;
;          |LSU:lsu_block|                               ; 3029 (0)          ; 3414 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block                                                                  ; work         ;
;             |decode_buf:sel_buf|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|decode_buf:sel_buf                                               ; work         ;
;             |dmem:dmem_bank|                           ; 2219 (2219)       ; 3232 (3232)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank                                                   ; work         ;
;             |input_bank:input_buff|                    ; 19 (9)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff                                            ; work         ;
;                |mux_4to1:mux|                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux                               ; work         ;
;                |register_nor:buttons_buf|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf                   ; work         ;
;                |register_nor:swiches_buf|              ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf                   ; work         ;
;             |out_mux:mux_out_data|                     ; 653 (4)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data                                             ; work         ;
;                |mux_4to1:mux_|                         ; 649 (649)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_                               ; work         ;
;             |output_bank:output_buf|                   ; 136 (136)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf                                           ; work         ;
;       |WB_stage:WB_stage_block|                        ; 32 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|WB_stage:WB_stage_block                                                                                ; work         ;
;          |mux_4to1:mux_wb_data|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data                                                           ; work         ;
;       |hazard_detect:hazard_detect_inst|               ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|forwarding_fpga:dut|hazard_detect:hazard_detect_inst                                                                       ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal                                               ;
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf|Q[0..31]     ; Stuck at GND due to stuck port clock_enable                      ;
; forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[18..31] ; Stuck at GND due to stuck port data_in                           ;
; forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[4..31]  ; Stuck at GND due to stuck port data_in                           ;
; forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[0].register_inst|Q[0..31] ; Stuck at GND due to stuck port data_in                           ;
; forwarding_fpga:dut|ID_buf:ID_buf_block|EX_inst[14]                                                                ; Merged with forwarding_fpga:dut|ID_buf:ID_buf_block|EX_funct3[2] ;
; forwarding_fpga:dut|ID_buf:ID_buf_block|EX_inst[13]                                                                ; Merged with forwarding_fpga:dut|ID_buf:ID_buf_block|EX_funct3[1] ;
; forwarding_fpga:dut|ID_buf:ID_buf_block|EX_inst[12]                                                                ; Merged with forwarding_fpga:dut|ID_buf:ID_buf_block|EX_funct3[0] ;
; Total Number of Removed Registers = 109                                                                            ;                                                                  ;
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4880  ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 4848  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4480  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|IF_buf:IF_buf_block|ID_pc[30]                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |wrapper|forwarding_fpga:dut|ID_buf:ID_buf_block|EX_immediate[7]                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |wrapper|forwarding_fpga:dut|ID_buf:ID_buf_block|EX_immediate[23]                                              ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[30]          ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][16] ;
; 7:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][8]  ;
; 7:1                ; 40 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[7]           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][0]            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][2]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][1]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][5]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][7]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][5]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][5]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][2]              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][25]           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][16]           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][9]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][31]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][21]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][10]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][27]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][23]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][14]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][27]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][21]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][14]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][24]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][17]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][14]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][31]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][23]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][9]              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][26]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][18]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][10]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][30]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][22]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][8]              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][30]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][21]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][15]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][27]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][16]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][11]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][26]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][21]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][15]             ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |wrapper|forwarding_fpga:dut|ID_buf:ID_buf_block|EX_rs2_data[28]                                               ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|ID_buf:ID_buf_block|EX_immediate[27]                                              ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |wrapper|forwarding_fpga:dut|ID_buf:ID_buf_block|EX_rs1_data[17]                                               ;
; 12:1               ; 14 bits   ; 112 LEs       ; 70 LEs               ; 42 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|WB_ld_data[30]                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|ID_buf:ID_buf_block|EX_immediate[18]                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|ID_buf:ID_buf_block|EX_immediate[2]                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|WB_ld_data[16]                                            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|WB_ld_data[10]                                            ;
; 159:1              ; 3 bits    ; 318 LEs       ; 234 LEs              ; 84 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|WB_ld_data[5]                                             ;
; 159:1              ; 2 bits    ; 212 LEs       ; 156 LEs              ; 56 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|WB_ld_data[2]                                             ;
; 159:1              ; 2 bits    ; 212 LEs       ; 160 LEs              ; 52 LEs                 ; Yes        ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|WB_ld_data[0]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux2                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data|Mux15                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_a_sel|Mux12                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_b_sel|Mux0                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[4]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|immGen:immGen_block|Selector23                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|ID_stage:ID_stage_block|immGen:immGen_block|Selector23                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux|Mux17    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage3[3]                      ;
; 6:1                ; 25 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux1                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage4[30]                     ;
; 128:1              ; 25 bits   ; 2125 LEs      ; 1700 LEs             ; 425 LEs                ; No         ; |wrapper|forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux15                        ;
; 19:1               ; 29 bits   ; 348 LEs       ; 232 LEs              ; 116 LEs                ; No         ; |wrapper|forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|Mux17                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|IF_stage:IF_block|mux_2to1:mux_pc_sel ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|IF_buf:IF_buf_block ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|ID_stage:ID_stage_block|mux_2to1:forward_rs1_sel ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|ID_stage:ID_stage_block|mux_2to1:forward_rss_sel ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|mux_2to1:mux_block ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_a_sel ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_b_sel ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwarding_fpga:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|hazard_detect:hazard_detect_inst"                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ex_enable_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_enable_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wb_enable_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wb_reset_no  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; D[31..1] ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; en       ; Input ; Info     ; Stuck at VCC                                                                                           ;
; D[31..4] ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|MA_stage:MA_stage_block"                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; WB_inst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|sltu:sltu_unit|adder:subtractor" ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                               ;
; sum  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; cin        ; Input  ; Info     ; Stuck at VCC                                                                            ;
; sum[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit"           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|ID_stage:ID_stage_block|controlunit:controlunit"                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; br_less    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; br_equal   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pc_sel     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; w_b_LSU    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; l_unsigned ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[0].register_inst" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwarding_fpga:dut"                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_io_sw[31..18]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_io_btn          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_pc_debug        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_insn_vld        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_io_ledr[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; o_io_ledg[31..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; o_io_lcd          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; low_counter       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; high_counter      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 14 15:13:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off forwarding_fpga -c forwarding_fpga
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/wrapper.sv
    Info (12023): Found entity 1: wrapper
Warning (10261): Verilog HDL Event Control warning at MA_stage.sv(64): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/ma_stage.sv
    Info (12023): Found entity 1: MA_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/hazard_detect.sv
    Info (12023): Found entity 1: hazard_detect
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/forwarding.sv
    Info (12023): Found entity 1: forwarding_fpga
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/wb/wb_stage.sv
    Info (12023): Found entity 1: WB_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv
    Info (12023): Found entity 1: pc_gen
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv
    Info (12023): Found entity 1: output_bank
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv
    Info (12023): Found entity 1: out_mux
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv
    Info (12023): Found entity 1: LSU
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv
    Info (12023): Found entity 1: input_bank
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv
    Info (12023): Found entity 1: decoder_2to4
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv
    Info (12023): Found entity 1: decode_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/register_nor.sv
    Info (12023): Found entity 1: register_nor
Warning (10261): Verilog HDL Event Control warning at pc_reg.sv(8): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/pc_reg.sv
    Info (12023): Found entity 1: pc_reg
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/pc_plus4.sv
    Info (12023): Found entity 1: pc_plus4
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/if_stage.sv
    Info (12023): Found entity 1: IF_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/if_buf.sv
    Info (12023): Found entity 1: IF_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/immgen.sv
    Info (12023): Found entity 1: immGen
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/id_stage.sv
    Info (12023): Found entity 1: ID_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/id_buf.sv
    Info (12023): Found entity 1: ID_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/controlunit.sv
    Info (12023): Found entity 1: controlunit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/mux2.sv
    Info (12023): Found entity 1: MUX2
Warning (12090): Entity "MUX" obtained from "../00_src/ID/regfile/MUX.sv" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/mux.sv
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/decoder_5to32.sv
    Info (12023): Found entity 1: decoder_5to32
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv
    Info (12023): Found entity 1: cla_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv
    Info (12023): Found entity 1: cla_4bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/brc/00_src/brc.sv
    Info (12023): Found entity 1: BRC
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/ex_stage.sv
    Info (12023): Found entity 1: EX_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/brc_taken_n_forwarding.sv
    Info (12023): Found entity 1: brc_taken_n_forwarding
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/subtractor.sv
    Info (12023): Found entity 1: subtractor
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/sra.sv
    Info (12023): Found entity 1: sra
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/sltu.sv
    Info (12023): Found entity 1: sltu
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/slt.sv
    Info (12023): Found entity 1: slt
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/slr.sv
    Info (12023): Found entity 1: slr
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/sll.sv
    Info (12023): Found entity 1: sll
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/or_32bit.sv
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/full_adder.sv
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/and_32bit.sv
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/adder.sv
    Info (12023): Found entity 1: adder
Warning (10236): Verilog HDL Implicit Net warning at forwarding.sv(114): created implicit net for "WB_rd_wren"
Warning (10236): Verilog HDL Implicit Net warning at forwarding.sv(130): created implicit net for "id_is_rs1"
Warning (10236): Verilog HDL Implicit Net warning at forwarding.sv(178): created implicit net for "ex_is_rs1"
Warning (10236): Verilog HDL Implicit Net warning at forwarding.sv(179): created implicit net for "ex_is_rs2"
Warning (10236): Verilog HDL Implicit Net warning at LSU.sv(49): created implicit net for "o_ACK"
Info (12127): Elaborating entity "wrapper" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at wrapper.sv(30): truncated value with size 33 to match size of target (32)
Warning (10034): Output port "SRAM_ADDR" at wrapper.sv(20) has no driver
Warning (10034): Output port "SRAM_CE_N" at wrapper.sv(22) has no driver
Warning (10034): Output port "SRAM_WE_N" at wrapper.sv(23) has no driver
Warning (10034): Output port "SRAM_LB_N" at wrapper.sv(24) has no driver
Warning (10034): Output port "SRAM_UB_N" at wrapper.sv(25) has no driver
Warning (10034): Output port "SRAM_OE_N" at wrapper.sv(28) has no driver
Info (12128): Elaborating entity "forwarding_fpga" for hierarchy "forwarding_fpga:dut"
Warning (10034): Output port "low_counter" at forwarding.sv(22) has no driver
Warning (10034): Output port "high_counter" at forwarding.sv(32) has no driver
Info (12128): Elaborating entity "IF_stage" for hierarchy "forwarding_fpga:dut|IF_stage:IF_block"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "forwarding_fpga:dut|IF_stage:IF_block|mux_2to1:mux_pc_sel"
Info (12128): Elaborating entity "pc_reg" for hierarchy "forwarding_fpga:dut|IF_stage:IF_block|pc_reg:pc_reg_block"
Info (12128): Elaborating entity "pc_plus4" for hierarchy "forwarding_fpga:dut|IF_stage:IF_block|pc_plus4:pc_plus4_block"
Info (12128): Elaborating entity "imem" for hierarchy "forwarding_fpga:dut|IF_stage:IF_block|imem:imem_block"
Warning (10850): Verilog HDL warning at imem.sv(15): number of words (1451) in memory file does not match the number of elements in the address range [0:2047]
Warning (10030): Net "mem.data_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_buf" for hierarchy "forwarding_fpga:dut|IF_buf:IF_buf_block"
Warning (10036): Verilog HDL or VHDL warning at IF_buf.sv(10): object "flush" assigned a value but never read
Info (12128): Elaborating entity "ID_stage" for hierarchy "forwarding_fpga:dut|ID_stage:ID_stage_block"
Info (12128): Elaborating entity "regfile" for hierarchy "forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block"
Info (12128): Elaborating entity "MUX2" for hierarchy "forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en"
Info (12128): Elaborating entity "decoder_5to32" for hierarchy "forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32"
Info (12128): Elaborating entity "register" for hierarchy "forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[0].register_inst"
Info (12128): Elaborating entity "MUX" for hierarchy "forwarding_fpga:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA"
Info (12128): Elaborating entity "immGen" for hierarchy "forwarding_fpga:dut|ID_stage:ID_stage_block|immGen:immGen_block"
Info (12128): Elaborating entity "controlunit" for hierarchy "forwarding_fpga:dut|ID_stage:ID_stage_block|controlunit:controlunit"
Info (12128): Elaborating entity "ID_buf" for hierarchy "forwarding_fpga:dut|ID_buf:ID_buf_block"
Info (12128): Elaborating entity "EX_stage" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block"
Info (12128): Elaborating entity "BRC" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block"
Info (12128): Elaborating entity "cla_32bit" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block"
Info (12128): Elaborating entity "cla_4bit" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[0].cla"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|BRC:BRC_block|mux_2to1:mux_block"
Info (12128): Elaborating entity "brc_taken_n_forwarding" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|brc_taken_n_forwarding:brc_taken_block"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|mux_4to1:forward_a_sel"
Info (12128): Elaborating entity "alu" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block"
Info (12128): Elaborating entity "adder" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit"
Info (12128): Elaborating entity "full_adder" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:fa0"
Info (12128): Elaborating entity "subtractor" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit"
Info (12128): Elaborating entity "slt" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit"
Info (12128): Elaborating entity "sltu" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|sltu:sltu_unit"
Info (12128): Elaborating entity "xor_32bit" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit"
Info (12128): Elaborating entity "or_32bit" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|or_32bit:or_unit"
Info (12128): Elaborating entity "and_32bit" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit"
Info (12128): Elaborating entity "sll" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit"
Info (12128): Elaborating entity "slr" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit"
Info (12128): Elaborating entity "sra" for hierarchy "forwarding_fpga:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit"
Info (12128): Elaborating entity "MA_stage" for hierarchy "forwarding_fpga:dut|MA_stage:MA_stage_block"
Info (12128): Elaborating entity "LSU" for hierarchy "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block"
Info (12128): Elaborating entity "input_bank" for hierarchy "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff"
Info (12128): Elaborating entity "register_nor" for hierarchy "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf"
Info (12128): Elaborating entity "decode_buf" for hierarchy "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|decode_buf:sel_buf"
Info (12128): Elaborating entity "output_bank" for hierarchy "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"
Warning (10036): Verilog HDL or VHDL warning at output_bank.sv(34): object "addr_word" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at output_bank.sv(55): incomplete case statement has no default case item
Info (12128): Elaborating entity "dmem" for hierarchy "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank"
Info (12128): Elaborating entity "out_mux" for hierarchy "forwarding_fpga:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data"
Info (12128): Elaborating entity "WB_stage" for hierarchy "forwarding_fpga:dut|WB_stage:WB_stage_block"
Info (12128): Elaborating entity "hazard_detect" for hierarchy "forwarding_fpga:dut|hazard_detect:hazard_detect_inst"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/CTMT/forwarding_fpga/15_kit/db/forwarding_fpga.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
Info (144001): Generated suppressed messages file D:/CTMT/forwarding_fpga/15_kit/output_files/forwarding_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14139 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 106 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 13994 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Sat Dec 14 15:14:55 2024
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/CTMT/forwarding_fpga/15_kit/output_files/forwarding_fpga.map.smsg.


