{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695400965242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695400965243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 13:42:45 2023 " "Processing started: Fri Sep 22 13:42:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695400965243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400965243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400965243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695400965362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 1 1 " "Found 1 design units, including 1 entities, in source file leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970408 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SEG_D_verilog.v(59) " "Verilog HDL information at SEG_D_verilog.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "SEG_D_verilog.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/SEG_D_verilog.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695400970409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG_D_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file SEG_D_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D_verilog " "Found entity 1: SEG_D_verilog" {  } { { "SEG_D_verilog.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/SEG_D_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Over_The_Rainbow.v 1 1 " "Found 1 design units, including 1 entities, in source file Over_The_Rainbow.v" { { "Info" "ISGN_ENTITY_NAME" "1 Over_The_Rainbow " "Found entity 1: Over_The_Rainbow" {  } { { "Over_The_Rainbow.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Over_The_Rainbow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BPM Over_The_Rainbow.v 46 Fur_Elise.v(48) " "Verilog HDL macro warning at Fur_Elise.v(48): overriding existing definition for macro \"BPM\", which was defined in \"Over_The_Rainbow.v\", line 46" {  } { { "Fur_Elise.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 48 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BPS Over_The_Rainbow.v 48 Fur_Elise.v(50) " "Verilog HDL macro warning at Fur_Elise.v(50): overriding existing definition for macro \"BPS\", which was defined in \"Over_The_Rainbow.v\", line 48" {  } { { "Fur_Elise.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 50 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 Over_The_Rainbow.v 56 Fur_Elise.v(60) " "Verilog HDL macro warning at Fur_Elise.v(60): overriding existing definition for macro \"ov_t4\", which was defined in \"Over_The_Rainbow.v\", line 56" {  } { { "Fur_Elise.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 60 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 Over_The_Rainbow.v 57 Fur_Elise.v(61) " "Verilog HDL macro warning at Fur_Elise.v(61): overriding existing definition for macro \"ov_t2\", which was defined in \"Over_The_Rainbow.v\", line 57" {  } { { "Fur_Elise.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 61 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 Over_The_Rainbow.v 58 Fur_Elise.v(62) " "Verilog HDL macro warning at Fur_Elise.v(62): overriding existing definition for macro \"ov_t1\", which was defined in \"Over_The_Rainbow.v\", line 58" {  } { { "Fur_Elise.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 62 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 Over_The_Rainbow.v 59 Fur_Elise.v(63) " "Verilog HDL macro warning at Fur_Elise.v(63): overriding existing definition for macro \"ov_t1_2\", which was defined in \"Over_The_Rainbow.v\", line 59" {  } { { "Fur_Elise.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 Over_The_Rainbow.v 60 Fur_Elise.v(64) " "Verilog HDL macro warning at Fur_Elise.v(64): overriding existing definition for macro \"ov_t1_4\", which was defined in \"Over_The_Rainbow.v\", line 60" {  } { { "Fur_Elise.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 64 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fur_Elise.v 1 1 " "Found 1 design units, including 1 entities, in source file Fur_Elise.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fur_Elise " "Found entity 1: Fur_Elise" {  } { { "Fur_Elise.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mp3.v 1 1 " "Found 1 design units, including 1 entities, in source file Mp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mp3 " "Found entity 1: Mp3" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_READ_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_READ_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_verilog " "Found entity 1: I2C_READ_verilog" {  } { { "I2C_READ_verilog.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/I2C_READ_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_verilog " "Found entity 1: ir_verilog" {  } { { "ir_verilog.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/ir_verilog.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_entity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "top_entity.bdf" "" { Schematic "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/top_entity.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_monitor " "Found entity 1: driver_monitor" {  } { { "driver_monitor.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/driver_monitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_sync " "Found entity 1: horizontal_sync" {  } { { "horizontal_sync.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/horizontal_sync.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_sync " "Found entity 1: vertical_sync" {  } { { "vertical_sync.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/vertical_sync.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_generator " "Found entity 1: pixel_generator" {  } { { "pixel_generator.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/pixel_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_interface " "Found entity 1: VGA_interface" {  } { { "VGA_interface.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/VGA_interface.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface_topo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface_topo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface_topo " "Found entity 1: vga_interface_topo" {  } { { "vga_interface_topo.bdf" "" { Schematic "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/vga_interface_topo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock_16m.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock_16m.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock_16m " "Found entity 1: divisor_clock_16m" {  } { { "divisor_clock_16m.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/divisor_clock_16m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695400970416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out SEG_D_verilog.v(109) " "Verilog HDL Implicit Net warning at SEG_D_verilog.v(109): created implicit net for \"data_out\"" {  } { { "SEG_D_verilog.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/SEG_D_verilog.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695400970416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "musica1_1 Mp3.v(47) " "Verilog HDL Implicit Net warning at Mp3.v(47): created implicit net for \"musica1_1\"" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695400970416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "musica1_2 Mp3.v(48) " "Verilog HDL Implicit Net warning at Mp3.v(48): created implicit net for \"musica1_2\"" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695400970416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "musica2_1 Mp3.v(49) " "Verilog HDL Implicit Net warning at Mp3.v(49): created implicit net for \"musica2_1\"" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695400970416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "musica2_2 Mp3.v(50) " "Verilog HDL Implicit Net warning at Mp3.v(50): created implicit net for \"musica2_2\"" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695400970416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_entity " "Elaborating entity \"top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695400970450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_verilog I2C_READ_verilog:inst2 " "Elaborating entity \"I2C_READ_verilog\" for hierarchy \"I2C_READ_verilog:inst2\"" {  } { { "top_entity.bdf" "inst2" { Schematic "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/top_entity.bdf" { { 408 344 504 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695400970451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mp3 Mp3:inst4 " "Elaborating entity \"Mp3\" for hierarchy \"Mp3:inst4\"" {  } { { "top_entity.bdf" "inst4" { Schematic "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/top_entity.bdf" { { 48 560 752 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695400970452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 Mp3.v(47) " "Verilog HDL assignment warning at Mp3.v(47): truncated value with size 128 to match size of target (1)" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695400970452 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 Mp3.v(48) " "Verilog HDL assignment warning at Mp3.v(48): truncated value with size 128 to match size of target (1)" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695400970452 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 Mp3.v(49) " "Verilog HDL assignment warning at Mp3.v(49): truncated value with size 128 to match size of target (1)" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695400970452 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 Mp3.v(50) " "Verilog HDL assignment warning at Mp3.v(50): truncated value with size 128 to match size of target (1)" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695400970452 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play_pause Mp3.v(188) " "Verilog HDL Always Construct warning at Mp3.v(188): variable \"play_pause\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop Mp3.v(189) " "Verilog HDL Always Construct warning at Mp3.v(189): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1t2 Mp3.v(190) " "Verilog HDL Always Construct warning at Mp3.v(190): variable \"musica1t2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1t3 Mp3.v(191) " "Verilog HDL Always Construct warning at Mp3.v(191): variable \"musica1t3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1t5 Mp3.v(192) " "Verilog HDL Always Construct warning at Mp3.v(192): variable \"musica1t5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1_1 Mp3.v(193) " "Verilog HDL Always Construct warning at Mp3.v(193): variable \"musica1_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1_2 Mp3.v(194) " "Verilog HDL Always Construct warning at Mp3.v(194): variable \"musica1_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play_pause Mp3.v(199) " "Verilog HDL Always Construct warning at Mp3.v(199): variable \"play_pause\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop Mp3.v(200) " "Verilog HDL Always Construct warning at Mp3.v(200): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2t2 Mp3.v(201) " "Verilog HDL Always Construct warning at Mp3.v(201): variable \"musica2t2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2t3 Mp3.v(202) " "Verilog HDL Always Construct warning at Mp3.v(202): variable \"musica2t3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2t5 Mp3.v(203) " "Verilog HDL Always Construct warning at Mp3.v(203): variable \"musica2t5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2_1 Mp3.v(204) " "Verilog HDL Always Construct warning at Mp3.v(204): variable \"musica2_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2_2 Mp3.v(205) " "Verilog HDL Always Construct warning at Mp3.v(205): variable \"musica2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "musica2play Mp3.v(184) " "Verilog HDL Always Construct warning at Mp3.v(184): inferring latch(es) for variable \"musica2play\", which holds its previous value in one or more paths through the always construct" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 184 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "musica2stop Mp3.v(184) " "Verilog HDL Always Construct warning at Mp3.v(184): inferring latch(es) for variable \"musica2stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 184 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695400970454 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "musica1play Mp3.v(184) " "Verilog HDL Always Construct warning at Mp3.v(184): inferring latch(es) for variable \"musica1play\", which holds its previous value in one or more paths through the always construct" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 184 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695400970455 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "musica1stop Mp3.v(184) " "Verilog HDL Always Construct warning at Mp3.v(184): inferring latch(es) for variable \"musica1stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 184 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695400970455 "|top_entity|Mp3:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "musica1stop Mp3.v(184) " "Inferred latch for \"musica1stop\" at Mp3.v(184)" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970455 "|top_entity|Mp3:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "musica1play Mp3.v(184) " "Inferred latch for \"musica1play\" at Mp3.v(184)" {  } { { "Mp3.v" "" { Text "/home/pedro/Documentos/2023.1/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695400970455 "|top_entity|Mp3:inst4"}