#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1793c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1761320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1768a90 .functor NOT 1, L_0x17bff90, C4<0>, C4<0>, C4<0>;
L_0x17bfd70 .functor XOR 2, L_0x17bfc10, L_0x17bfcd0, C4<00>, C4<00>;
L_0x17bfe80 .functor XOR 2, L_0x17bfd70, L_0x17bfde0, C4<00>, C4<00>;
v0x17bc390_0 .net *"_ivl_10", 1 0, L_0x17bfde0;  1 drivers
v0x17bc490_0 .net *"_ivl_12", 1 0, L_0x17bfe80;  1 drivers
v0x17bc570_0 .net *"_ivl_2", 1 0, L_0x17bfb50;  1 drivers
v0x17bc630_0 .net *"_ivl_4", 1 0, L_0x17bfc10;  1 drivers
v0x17bc710_0 .net *"_ivl_6", 1 0, L_0x17bfcd0;  1 drivers
v0x17bc840_0 .net *"_ivl_8", 1 0, L_0x17bfd70;  1 drivers
v0x17bc920_0 .net "a", 0 0, v0x17ba030_0;  1 drivers
v0x17bc9c0_0 .net "b", 0 0, v0x17ba0d0_0;  1 drivers
v0x17bca60_0 .net "c", 0 0, v0x17ba170_0;  1 drivers
v0x17bcb00_0 .var "clk", 0 0;
v0x17bcba0_0 .net "d", 0 0, v0x17ba2b0_0;  1 drivers
v0x17bcc40_0 .net "out_pos_dut", 0 0, L_0x17bf9c0;  1 drivers
v0x17bcce0_0 .net "out_pos_ref", 0 0, L_0x17be320;  1 drivers
v0x17bcd80_0 .net "out_sop_dut", 0 0, L_0x17beb90;  1 drivers
v0x17bce20_0 .net "out_sop_ref", 0 0, L_0x17951a0;  1 drivers
v0x17bcec0_0 .var/2u "stats1", 223 0;
v0x17bcf60_0 .var/2u "strobe", 0 0;
v0x17bd110_0 .net "tb_match", 0 0, L_0x17bff90;  1 drivers
v0x17bd1e0_0 .net "tb_mismatch", 0 0, L_0x1768a90;  1 drivers
v0x17bd280_0 .net "wavedrom_enable", 0 0, v0x17ba580_0;  1 drivers
v0x17bd350_0 .net "wavedrom_title", 511 0, v0x17ba620_0;  1 drivers
L_0x17bfb50 .concat [ 1 1 0 0], L_0x17be320, L_0x17951a0;
L_0x17bfc10 .concat [ 1 1 0 0], L_0x17be320, L_0x17951a0;
L_0x17bfcd0 .concat [ 1 1 0 0], L_0x17bf9c0, L_0x17beb90;
L_0x17bfde0 .concat [ 1 1 0 0], L_0x17be320, L_0x17951a0;
L_0x17bff90 .cmp/eeq 2, L_0x17bfb50, L_0x17bfe80;
S_0x17657c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1761320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1768e70 .functor AND 1, v0x17ba170_0, v0x17ba2b0_0, C4<1>, C4<1>;
L_0x1769250 .functor NOT 1, v0x17ba030_0, C4<0>, C4<0>, C4<0>;
L_0x1769630 .functor NOT 1, v0x17ba0d0_0, C4<0>, C4<0>, C4<0>;
L_0x17698b0 .functor AND 1, L_0x1769250, L_0x1769630, C4<1>, C4<1>;
L_0x1780c10 .functor AND 1, L_0x17698b0, v0x17ba170_0, C4<1>, C4<1>;
L_0x17951a0 .functor OR 1, L_0x1768e70, L_0x1780c10, C4<0>, C4<0>;
L_0x17bd7a0 .functor NOT 1, v0x17ba0d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bd810 .functor OR 1, L_0x17bd7a0, v0x17ba2b0_0, C4<0>, C4<0>;
L_0x17bd920 .functor AND 1, v0x17ba170_0, L_0x17bd810, C4<1>, C4<1>;
L_0x17bd9e0 .functor NOT 1, v0x17ba030_0, C4<0>, C4<0>, C4<0>;
L_0x17bdab0 .functor OR 1, L_0x17bd9e0, v0x17ba0d0_0, C4<0>, C4<0>;
L_0x17bdb20 .functor AND 1, L_0x17bd920, L_0x17bdab0, C4<1>, C4<1>;
L_0x17bdca0 .functor NOT 1, v0x17ba0d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bdd10 .functor OR 1, L_0x17bdca0, v0x17ba2b0_0, C4<0>, C4<0>;
L_0x17bdc30 .functor AND 1, v0x17ba170_0, L_0x17bdd10, C4<1>, C4<1>;
L_0x17bdea0 .functor NOT 1, v0x17ba030_0, C4<0>, C4<0>, C4<0>;
L_0x17bdfa0 .functor OR 1, L_0x17bdea0, v0x17ba2b0_0, C4<0>, C4<0>;
L_0x17be060 .functor AND 1, L_0x17bdc30, L_0x17bdfa0, C4<1>, C4<1>;
L_0x17be210 .functor XNOR 1, L_0x17bdb20, L_0x17be060, C4<0>, C4<0>;
v0x17683c0_0 .net *"_ivl_0", 0 0, L_0x1768e70;  1 drivers
v0x17687c0_0 .net *"_ivl_12", 0 0, L_0x17bd7a0;  1 drivers
v0x1768ba0_0 .net *"_ivl_14", 0 0, L_0x17bd810;  1 drivers
v0x1768f80_0 .net *"_ivl_16", 0 0, L_0x17bd920;  1 drivers
v0x1769360_0 .net *"_ivl_18", 0 0, L_0x17bd9e0;  1 drivers
v0x1769740_0 .net *"_ivl_2", 0 0, L_0x1769250;  1 drivers
v0x17699c0_0 .net *"_ivl_20", 0 0, L_0x17bdab0;  1 drivers
v0x17b85a0_0 .net *"_ivl_24", 0 0, L_0x17bdca0;  1 drivers
v0x17b8680_0 .net *"_ivl_26", 0 0, L_0x17bdd10;  1 drivers
v0x17b8760_0 .net *"_ivl_28", 0 0, L_0x17bdc30;  1 drivers
v0x17b8840_0 .net *"_ivl_30", 0 0, L_0x17bdea0;  1 drivers
v0x17b8920_0 .net *"_ivl_32", 0 0, L_0x17bdfa0;  1 drivers
v0x17b8a00_0 .net *"_ivl_36", 0 0, L_0x17be210;  1 drivers
L_0x7f06036dd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17b8ac0_0 .net *"_ivl_38", 0 0, L_0x7f06036dd018;  1 drivers
v0x17b8ba0_0 .net *"_ivl_4", 0 0, L_0x1769630;  1 drivers
v0x17b8c80_0 .net *"_ivl_6", 0 0, L_0x17698b0;  1 drivers
v0x17b8d60_0 .net *"_ivl_8", 0 0, L_0x1780c10;  1 drivers
v0x17b8e40_0 .net "a", 0 0, v0x17ba030_0;  alias, 1 drivers
v0x17b8f00_0 .net "b", 0 0, v0x17ba0d0_0;  alias, 1 drivers
v0x17b8fc0_0 .net "c", 0 0, v0x17ba170_0;  alias, 1 drivers
v0x17b9080_0 .net "d", 0 0, v0x17ba2b0_0;  alias, 1 drivers
v0x17b9140_0 .net "out_pos", 0 0, L_0x17be320;  alias, 1 drivers
v0x17b9200_0 .net "out_sop", 0 0, L_0x17951a0;  alias, 1 drivers
v0x17b92c0_0 .net "pos0", 0 0, L_0x17bdb20;  1 drivers
v0x17b9380_0 .net "pos1", 0 0, L_0x17be060;  1 drivers
L_0x17be320 .functor MUXZ 1, L_0x7f06036dd018, L_0x17bdb20, L_0x17be210, C4<>;
S_0x17b9500 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1761320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17ba030_0 .var "a", 0 0;
v0x17ba0d0_0 .var "b", 0 0;
v0x17ba170_0 .var "c", 0 0;
v0x17ba210_0 .net "clk", 0 0, v0x17bcb00_0;  1 drivers
v0x17ba2b0_0 .var "d", 0 0;
v0x17ba3a0_0 .var/2u "fail", 0 0;
v0x17ba440_0 .var/2u "fail1", 0 0;
v0x17ba4e0_0 .net "tb_match", 0 0, L_0x17bff90;  alias, 1 drivers
v0x17ba580_0 .var "wavedrom_enable", 0 0;
v0x17ba620_0 .var "wavedrom_title", 511 0;
E_0x17745c0/0 .event negedge, v0x17ba210_0;
E_0x17745c0/1 .event posedge, v0x17ba210_0;
E_0x17745c0 .event/or E_0x17745c0/0, E_0x17745c0/1;
S_0x17b9830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17b9500;
 .timescale -12 -12;
v0x17b9a70_0 .var/2s "i", 31 0;
E_0x1774460 .event posedge, v0x17ba210_0;
S_0x17b9b70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17b9500;
 .timescale -12 -12;
v0x17b9d70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17b9e50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17b9500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ba800 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1761320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17be4d0 .functor AND 1, v0x17ba170_0, v0x17ba2b0_0, C4<1>, C4<1>;
L_0x17be780 .functor NOT 1, v0x17ba030_0, C4<0>, C4<0>, C4<0>;
L_0x17be810 .functor NOT 1, v0x17ba0d0_0, C4<0>, C4<0>, C4<0>;
L_0x17be990 .functor AND 1, L_0x17be780, L_0x17be810, C4<1>, C4<1>;
L_0x17bead0 .functor AND 1, L_0x17be990, v0x17ba170_0, C4<1>, C4<1>;
L_0x17beb90 .functor OR 1, L_0x17be4d0, L_0x17bead0, C4<0>, C4<0>;
L_0x17bed30 .functor NOT 1, v0x17ba0d0_0, C4<0>, C4<0>, C4<0>;
L_0x17beda0 .functor OR 1, L_0x17bed30, v0x17ba2b0_0, C4<0>, C4<0>;
L_0x17beeb0 .functor AND 1, v0x17ba170_0, L_0x17beda0, C4<1>, C4<1>;
L_0x17bef70 .functor NOT 1, v0x17ba030_0, C4<0>, C4<0>, C4<0>;
L_0x17bf150 .functor OR 1, L_0x17bef70, v0x17ba0d0_0, C4<0>, C4<0>;
L_0x17bf1c0 .functor AND 1, L_0x17beeb0, L_0x17bf150, C4<1>, C4<1>;
L_0x17bf340 .functor NOT 1, v0x17ba0d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bf3b0 .functor OR 1, L_0x17bf340, v0x17ba2b0_0, C4<0>, C4<0>;
L_0x17bf2d0 .functor AND 1, v0x17ba170_0, L_0x17bf3b0, C4<1>, C4<1>;
L_0x17bf540 .functor NOT 1, v0x17ba030_0, C4<0>, C4<0>, C4<0>;
L_0x17bf640 .functor OR 1, L_0x17bf540, v0x17ba2b0_0, C4<0>, C4<0>;
L_0x17bf700 .functor AND 1, L_0x17bf2d0, L_0x17bf640, C4<1>, C4<1>;
L_0x17bf8b0 .functor XNOR 1, L_0x17bf1c0, L_0x17bf700, C4<0>, C4<0>;
v0x17ba9c0_0 .net *"_ivl_12", 0 0, L_0x17bed30;  1 drivers
v0x17baaa0_0 .net *"_ivl_14", 0 0, L_0x17beda0;  1 drivers
v0x17bab80_0 .net *"_ivl_16", 0 0, L_0x17beeb0;  1 drivers
v0x17bac70_0 .net *"_ivl_18", 0 0, L_0x17bef70;  1 drivers
v0x17bad50_0 .net *"_ivl_2", 0 0, L_0x17be780;  1 drivers
v0x17bae80_0 .net *"_ivl_20", 0 0, L_0x17bf150;  1 drivers
v0x17baf60_0 .net *"_ivl_24", 0 0, L_0x17bf340;  1 drivers
v0x17bb040_0 .net *"_ivl_26", 0 0, L_0x17bf3b0;  1 drivers
v0x17bb120_0 .net *"_ivl_28", 0 0, L_0x17bf2d0;  1 drivers
v0x17bb290_0 .net *"_ivl_30", 0 0, L_0x17bf540;  1 drivers
v0x17bb370_0 .net *"_ivl_32", 0 0, L_0x17bf640;  1 drivers
v0x17bb450_0 .net *"_ivl_36", 0 0, L_0x17bf8b0;  1 drivers
L_0x7f06036dd060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17bb510_0 .net *"_ivl_38", 0 0, L_0x7f06036dd060;  1 drivers
v0x17bb5f0_0 .net *"_ivl_4", 0 0, L_0x17be810;  1 drivers
v0x17bb6d0_0 .net *"_ivl_6", 0 0, L_0x17be990;  1 drivers
v0x17bb7b0_0 .net "a", 0 0, v0x17ba030_0;  alias, 1 drivers
v0x17bb850_0 .net "b", 0 0, v0x17ba0d0_0;  alias, 1 drivers
v0x17bba50_0 .net "c", 0 0, v0x17ba170_0;  alias, 1 drivers
v0x17bbb40_0 .net "d", 0 0, v0x17ba2b0_0;  alias, 1 drivers
v0x17bbc30_0 .net "out_pos", 0 0, L_0x17bf9c0;  alias, 1 drivers
v0x17bbcf0_0 .net "out_sop", 0 0, L_0x17beb90;  alias, 1 drivers
v0x17bbdb0_0 .net "pos0", 0 0, L_0x17bf1c0;  1 drivers
v0x17bbe70_0 .net "pos1", 0 0, L_0x17bf700;  1 drivers
v0x17bbf30_0 .net "sop0", 0 0, L_0x17be4d0;  1 drivers
v0x17bbff0_0 .net "sop1", 0 0, L_0x17bead0;  1 drivers
L_0x17bf9c0 .functor MUXZ 1, L_0x7f06036dd060, L_0x17bf1c0, L_0x17bf8b0, C4<>;
S_0x17bc170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1761320;
 .timescale -12 -12;
E_0x175d9f0 .event anyedge, v0x17bcf60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17bcf60_0;
    %nor/r;
    %assign/vec4 v0x17bcf60_0, 0;
    %wait E_0x175d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b9500;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ba3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ba440_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17b9500;
T_4 ;
    %wait E_0x17745c0;
    %load/vec4 v0x17ba4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17ba3a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17b9500;
T_5 ;
    %wait E_0x1774460;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %wait E_0x1774460;
    %load/vec4 v0x17ba3a0_0;
    %store/vec4 v0x17ba440_0, 0, 1;
    %fork t_1, S_0x17b9830;
    %jmp t_0;
    .scope S_0x17b9830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b9a70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17b9a70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1774460;
    %load/vec4 v0x17b9a70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b9a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17b9a70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17b9500;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17745c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ba2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ba0d0_0, 0;
    %assign/vec4 v0x17ba030_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17ba3a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17ba440_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1761320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bcf60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1761320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17bcb00_0;
    %inv;
    %store/vec4 v0x17bcb00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1761320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17ba210_0, v0x17bd1e0_0, v0x17bc920_0, v0x17bc9c0_0, v0x17bca60_0, v0x17bcba0_0, v0x17bce20_0, v0x17bcd80_0, v0x17bcce0_0, v0x17bcc40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1761320;
T_9 ;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1761320;
T_10 ;
    %wait E_0x17745c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bcec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bcec0_0, 4, 32;
    %load/vec4 v0x17bd110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bcec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bcec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bcec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17bce20_0;
    %load/vec4 v0x17bce20_0;
    %load/vec4 v0x17bcd80_0;
    %xor;
    %load/vec4 v0x17bce20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bcec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bcec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17bcce0_0;
    %load/vec4 v0x17bcce0_0;
    %load/vec4 v0x17bcc40_0;
    %xor;
    %load/vec4 v0x17bcce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bcec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17bcec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bcec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/machine/ece241_2013_q2/iter0/response1/top_module.sv";
