#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[60] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[60] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[60] (matmul_4x4_systolic)                        1.554     1.817
data arrival time                                                                                                              1.817

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.817
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.868


#Path 2
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[56] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[56] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[56] (matmul_4x4_systolic)                        1.394     1.657
data arrival time                                                                                                              1.657

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.657
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.708


#Path 3
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[36] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[36] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[36] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[36] (matmul_4x4_systolic)                        1.379     1.641
data arrival time                                                                                                              1.641

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.641
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.693


#Path 4
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[61] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[61] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[61] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[61] (matmul_4x4_systolic)                        1.336     1.599
data arrival time                                                                                                              1.599

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.599
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.650


#Path 5
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[17] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[17] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[17] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[17] (matmul_4x4_systolic)                        1.301     1.563
data arrival time                                                                                                              1.563

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.563
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.615


#Path 6
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[27] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[27] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[27] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[27] (matmul_4x4_systolic)                        1.277     1.540
data arrival time                                                                                                              1.540

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.540
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.591


#Path 7
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[29] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_00~29.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                             0.000     0.000
top^clk.inpad[0] (.input)                                                                                        0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[29] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_00~29.outpad[0] (.output)                                                                         1.325     1.588
data arrival time                                                                                                          1.588

clock top^clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                             0.000     0.000
clock uncertainty                                                                                                0.000     0.000
output external delay                                                                                            0.000     0.000
data required time                                                                                                         0.000
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         0.000
data arrival time                                                                                                         -1.588
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -1.588


#Path 8
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[52] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[52] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[52] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[52] (matmul_4x4_systolic)                        1.271     1.533
data arrival time                                                                                                              1.533

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.533
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.585


#Path 9
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[40] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[40] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[40] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[40] (matmul_4x4_systolic)                        1.270     1.532
data arrival time                                                                                                              1.532

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.532
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.584


#Path 10
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_00~0.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
top^clk.inpad[0] (.input)                                                                                       0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_00~0.outpad[0] (.output)                                                                         1.304     1.566
data arrival time                                                                                                         1.566

clock top^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
clock uncertainty                                                                                               0.000     0.000
output external delay                                                                                           0.000     0.000
data required time                                                                                                        0.000
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        0.000
data arrival time                                                                                                        -1.566
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.566


#Path 11
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[53] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[53] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[53] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[53] (matmul_4x4_systolic)                        1.244     1.506
data arrival time                                                                                                              1.506

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.506
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.558


#Path 12
Startpoint: top^b_data_00~14.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[14] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                             0.000     0.000
input external delay                                                                                             0.000     0.000
top^b_data_00~14.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[14] (matmul_4x4_systolic)                       1.499     1.499
data arrival time                                                                                                          1.499

clock top^clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                             0.000     0.000
top^clk.inpad[0] (.input)                                                                                        0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                0.000     0.042
cell setup time                                                                                                 -0.094    -0.052
data required time                                                                                                        -0.052
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -0.052
data arrival time                                                                                                         -1.499
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -1.551


#Path 13
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[61] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_00~61.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                             0.000     0.000
top^clk.inpad[0] (.input)                                                                                        0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[61] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_00~61.outpad[0] (.output)                                                                         1.280     1.542
data arrival time                                                                                                          1.542

clock top^clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                             0.000     0.000
clock uncertainty                                                                                                0.000     0.000
output external delay                                                                                            0.000     0.000
data required time                                                                                                         0.000
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         0.000
data arrival time                                                                                                         -1.542
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -1.542


#Path 14
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[31] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[31] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[31] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[31] (matmul_4x4_systolic)                        1.204     1.467
data arrival time                                                                                                              1.467

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.467
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.518


#Path 15
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[63] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[63] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[63] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[63] (matmul_4x4_systolic)                        1.198     1.460
data arrival time                                                                                                              1.460

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.460
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.512


#Path 16
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[1] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                                0.000     0.000
top^clk.inpad[0] (.input)                                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[1] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[1] (matmul_4x4_systolic)                        1.193     1.455
data arrival time                                                                                                             1.455

clock top^clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                                0.000     0.000
top^clk.inpad[0] (.input)                                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                                   0.000     0.042
cell setup time                                                                                                    -0.094    -0.052
data required time                                                                                                           -0.052
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.052
data arrival time                                                                                                            -1.455
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -1.507


#Path 17
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[63] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[63] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[63] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[63] (matmul_4x4_systolic)                        1.193     1.455
data arrival time                                                                                                              1.455

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.455
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.507


#Path 18
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[19] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[19] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[19] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[19] (matmul_4x4_systolic)                        1.187     1.449
data arrival time                                                                                                              1.449

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.449
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.501


#Path 19
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[26] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[26] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[26] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[26] (matmul_4x4_systolic)                        1.180     1.442
data arrival time                                                                                                              1.442

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.442
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.494


#Path 20
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[28] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[28] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[28] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[28] (matmul_4x4_systolic)                        1.180     1.442
data arrival time                                                                                                              1.442

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.442
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.494


#Path 21
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[52] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[52] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[52] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[52] (matmul_4x4_systolic)                        1.179     1.442
data arrival time                                                                                                              1.442

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.442
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.493


#Path 22
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[20] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[20] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[20] (matmul_4x4_systolic)                        1.176     1.438
data arrival time                                                                                                              1.438

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.438
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.490


#Path 23
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[36] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[36] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[36] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[36] (matmul_4x4_systolic)                        1.175     1.438
data arrival time                                                                                                              1.438

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.438
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.489


#Path 24
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[50] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[50] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[50] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[50] (matmul_4x4_systolic)                        1.161     1.423
data arrival time                                                                                                              1.423

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.423
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.475


#Path 25
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[31] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[31] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[31] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[31] (matmul_4x4_systolic)                        1.159     1.422
data arrival time                                                                                                              1.422

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.422
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.473


#Path 26
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[52] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[52] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[52] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[52] (matmul_4x4_systolic)                        1.158     1.421
data arrival time                                                                                                              1.421

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.421
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.472


#Path 27
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[30] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[30] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[30] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[30] (matmul_4x4_systolic)                        1.152     1.414
data arrival time                                                                                                              1.414

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.414
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.466


#Path 28
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[50] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[50] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_out[50] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.b_data_in[50] (matmul_4x4_systolic)                        1.144     1.406
data arrival time                                                                                                              1.406

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.406
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.458


#Path 29
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[1] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                                0.000     0.000
top^clk.inpad[0] (.input)                                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[1] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[1] (matmul_4x4_systolic)                        1.144     1.406
data arrival time                                                                                                             1.406

clock top^clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                                0.000     0.000
top^clk.inpad[0] (.input)                                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                                   0.000     0.042
cell setup time                                                                                                    -0.094    -0.052
data required time                                                                                                           -0.052
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.052
data arrival time                                                                                                            -1.406
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -1.458


#Path 30
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[51] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[51] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[51] (matmul_4x4_systolic)                        1.142     1.404
data arrival time                                                                                                              1.404

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.404
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.456


#Path 31
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[53] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[53] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data_out[53] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.a_data_in[53] (matmul_4x4_systolic)                        1.134     1.396
data arrival time                                                                                                              1.396

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.396
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.448


#Path 32
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[34] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[34] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[34] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.a_data_in[34] (matmul_4x4_systolic)                        1.130     1.392
data arrival time                                                                                                              1.392

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.392
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.444


#Path 33
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[34] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[34] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 34
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[42] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[42] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 35
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[33] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[33] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 36
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[32] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[32] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 37
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[31] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[31] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 38
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[43] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[43] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 39
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_data[63] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_data[63] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 40
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[44] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[44] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 41
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[45] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[45] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 42
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[24] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[24] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 43
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[46] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[46] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 44
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[47] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[47] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 45
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[48] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[48] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 46
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[25] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[25] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 47
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[38] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[38] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 48
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[41] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[41] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 49
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[26] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[26] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 50
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[35] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[35] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 51
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[27] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[27] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 52
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[36] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[36] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 53
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[28] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[28] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 54
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[40] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[40] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 55
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[39] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[39] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 56
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[30] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[30] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 57
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[37] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[37] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 58
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[29] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[29] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 59
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[30] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[30] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                              1.388

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.388
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.440


#Path 60
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[6] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[6] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 61
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[0] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 62
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[1] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 63
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[2] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[2] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 64
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[3] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[3] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 65
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[4] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 66
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[5] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[5] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 67
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[6] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[6] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 68
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[29] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[29] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                              1.388

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.388
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.440


#Path 69
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[5] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[5] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 70
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[6] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[6] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 71
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[5] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[5] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 72
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[49] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data_out[49] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                              1.388

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.388
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.440


#Path 73
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 74
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[3] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[3] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 75
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[2] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[2] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 76
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[1] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 77
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 78
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[8] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                                0.000     0.000
top^clk.inpad[0] (.input)                                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[8] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                             1.388

clock top^clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                                0.000     0.000
top^clk.inpad[0] (.input)                                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                                   0.000     0.042
cell setup time                                                                                                    -0.094    -0.052
data required time                                                                                                           -0.052
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.052
data arrival time                                                                                                            -1.388
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -1.440


#Path 79
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[59] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[59] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 80
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[50] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[50] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 81
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[51] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[51] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 82
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[52] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[52] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 83
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[53] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[53] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 84
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[54] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[54] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 85
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[55] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[55] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 86
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[56] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[56] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 87
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[57] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[57] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 88
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[58] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[58] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 89
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[49] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[49] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 90
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[60] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[60] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 91
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[61] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[61] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 92
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[62] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[62] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 93
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[63] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_data[63] (matmul_4x4_systolic)                         1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 94
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 95
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[1] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 96
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[2] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[2] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 97
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[3] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[3] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 98
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[4] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[4] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                            1.388

clock top^clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                               0.000     0.000
top^clk.inpad[0] (.input)                                                                                          0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.094    -0.052
data required time                                                                                                          -0.052
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.052
data arrival time                                                                                                           -1.388
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -1.440


#Path 99
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[40] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[40] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                              1.388

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.388
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.440


#Path 100
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[30] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data_out[30] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                              1.388

clock top^clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                 0.000     0.000
top^clk.inpad[0] (.input)                                                                                            0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                    0.000     0.042
cell setup time                                                                                                     -0.094    -0.052
data required time                                                                                                            -0.052
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.052
data arrival time                                                                                                             -1.388
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -1.440


#End of timing report
