#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 15 16:56:47 2020
# Process ID: 98916
# Current directory: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent52040 F:\20_My_Project\00_FPGA\Vivado_prj\20200315_axi_reg\prj\led.xpr
# Log file: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/vivado.log
# Journal file: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
set_property location {460 -153} [get_bd_ports GPIO_O_0]
set_property location {438 -133} [get_bd_intf_ports DDR]
set_property location {439 -112} [get_bd_intf_ports FIXED_IO]
create_bd_port -dir O -type clk FCLK_CLK2
set_property location {446 -46} [get_bd_ports FCLK_CLK2]
startgroup
connect_bd_net [get_bd_ports FCLK_CLK2] [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
validate_bd_design
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (10 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
set_property location {3 798 143} [get_bd_cells axi_interconnect_0]
set_property location {2 887 -284} [get_bd_cells axi_interconnect_0]
set_property location {2 902 -316} [get_bd_cells axi_interconnect_0]
set_property location {2 908 176} [get_bd_cells rst_ps7_0_10M]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_ps7_0_10M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_ps7_0_10M/interconnect_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_ps7_0_10M/ext_reset_in]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
save_bd_design
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/M00_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_RST0_PORT {1} CONFIG.PCW_EN_RST1_PORT {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_EN_RST1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_ps7_0_10M/ext_reset_in]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET1_N] [get_bd_pins rst_ps7_0_10M/ext_reset_in]
save_bd_design
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins rst_ps7_0_10M/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
save_bd_design
validate_bd_design
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
validate_bd_design
connect_bd_net [get_bd_ports FCLK_CLK0_0] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_EN_RST0_PORT {1} CONFIG.PCW_EN_RST1_PORT {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET1_N]
endgroup
delete_bd_objs [get_bd_ports FCLK_CLK2]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_10M/ext_reset_in]
save_bd_design
validate_bd_design
set_property location {1 366 -133} [get_bd_cells processing_system7_0]
set_property location {2 979 -334} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_intf_ports M00_AXI_0]
save_bd_design
validate_bd_design
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_ports FCLK_CLK0_0]
save_bd_design
validate_bd_design
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE}] [get_bd_intf_ports M00_AXI_0]
save_bd_design
validate_bd_design
assign_bd_address [get_bd_addr_segs {M00_AXI_0/Reg }]
set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_M00_AXI_0_Reg}]
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_M00_AXI_0_Reg}]
save_bd_design
validate_bd_design
generate_target all [get_files  F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_10M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_10M_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.ip_user_files/sim_scripts -ip_user_files_dir F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.ip_user_files -ipstatic_source_dir F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.cache/compile_simlib/modelsim} {questa=F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.cache/compile_simlib/questa} {riviera=F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.cache/compile_simlib/riviera} {activehdl=F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_peripheral xilinx.com user axi_reg 1.0 -dir F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi_reg:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi_reg:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi_reg:1.0]
set_property  ip_repo_paths  F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/../ip_repo/axi_reg_1.0 [current_project]
update_ip_catalog -rebuild
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_port -dir O -type rst aresetn
connect_bd_net [get_bd_ports aresetn] [get_bd_pins rst_ps7_0_10M/interconnect_aresetn]
save_bd_design
validate_bd_design
add_files {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/src/led/led.v F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/src/top.v F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/src/axi_reg/axi_reg_v1_0_S00_AXI.v}
update_compile_order -fileset sources_1
reset_run synth_1
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/impl_1/top.sysdef F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk/top.hdf

launch_sdk -workspace F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk -hwspec F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk/top.hdf
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk -hwspec F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk/top.hdf
