TCC_EA1_RDREQ_32B_sum
TCC_EA1_RDREQ_sum
TCC_EA1_WRREQ_sum
TCC_EA1_WRREQ_64B_sum
TCC_WRREQ1_STALL_max
RDATA1_SIZE
WDATA1_SIZE
FETCH_SIZE
WRITE_SIZE
WRITE_REQ_32B
TA_BUSY_avr
TA_BUSY_max
TA_BUSY_min
TA_FLAT_READ_WAVEFRONTS_sum
TA_FLAT_WRITE_WAVEFRONTS_sum
TCC_HIT_sum
TCC_MISS_sum
TCC_EA_RDREQ_32B_sum
TCC_EA_RDREQ_sum
TCC_EA_WRREQ_sum
TCC_EA_WRREQ_64B_sum
TCC_WRREQ_STALL_max
GPUBusy
Wavefronts
VALUInsts
SALUInsts
VFetchInsts
SFetchInsts
VWriteInsts
FlatVMemInsts
LDSInsts
FlatLDSInsts
GDSInsts
VALUUtilization
VALUBusy
SALUBusy
FetchSize
WriteSize
MemWrites32B
L2CacheHit
MemUnitBusy
MemUnitStalled
WriteUnitStalled
ALUStalledByLDS
LDSBankConflict
TCC_EA1_WRREQ[0]
TCC_EA1_WRREQ_64B[0]
TCC_EA1_WRREQ_STALL[0]
TCC_EA1_RDREQ[0]
TCC_EA1_RDREQ_32B[0]
GRBM_COUNT
GRBM_GUI_ACTIVE
SQ_WAVES
SQ_INSTS_VALU
SQ_INSTS_VMEM_WR
SQ_INSTS_VMEM_RD
SQ_INSTS_SALU
SQ_INSTS_SMEM
SQ_INSTS_FLAT
SQ_INSTS_FLAT_LDS_ONLY
SQ_INSTS_LDS
SQ_INSTS_GDS
SQ_WAIT_INST_LDS
SQ_ACTIVE_INST_VALU
SQ_INST_CYCLES_SALU
SQ_THREAD_CYCLES_VALU
SQ_LDS_BANK_CONFLICT
TA_TA_BUSY[0]
TA_FLAT_READ_WAVEFRONTS[0]
TA_FLAT_WRITE_WAVEFRONTS[0]
TCC_HIT[0]
TCC_MISS[0]
TCC_EA_WRREQ[0]
TCC_EA_WRREQ_64B[0]
TCC_EA_WRREQ_STALL[0]
TCC_EA_RDREQ[0]
TCC_EA_RDREQ_32B[0]
TCP_TCP_TA_DATA_STALL_CYCLES[0]
TCC_EA1_WRREQ[0]
TCC_EA1_WRREQ_64B[0]
TCC_EA1_WRREQ_STALL[0]
TCC_EA1_RDREQ[0]
TCC_EA1_RDREQ_32B[0]
GRBM_COUNT
GRBM_GUI_ACTIVE
SQ_WAVES
SQ_INSTS_VALU
SQ_INSTS_VMEM_WR
SQ_INSTS_VMEM_RD
SQ_INSTS_SALU
SQ_INSTS_SMEM
SQ_INSTS_FLAT
SQ_INSTS_FLAT_LDS_ONLY
SQ_INSTS_LDS
SQ_INSTS_GDS
SQ_WAIT_INST_LDS
SQ_ACTIVE_INST_VALU
SQ_INST_CYCLES_SALU
SQ_THREAD_CYCLES_VALU
SQ_LDS_BANK_CONFLICT
TA_TA_BUSY[0]
TA_FLAT_READ_WAVEFRONTS[0]
TA_FLAT_WRITE_WAVEFRONTS[0]
TCC_HIT[0]
TCC_MISS[0]
TCC_EA_WRREQ[0]
TCC_EA_WRREQ_64B[0]
TCC_EA_WRREQ_STALL[0]
TCC_EA_RDREQ[0]
TCC_EA_RDREQ_32B[0]
TCP_TCP_TA_DATA_STALL_CYCLES[0]
