,sw_time,UTCOffset,Clock State,PLL State,servo_state,meanDelay (ns),leader-follower delay (ns),round-trip delay (ns),delay asymetry (ns),phase setpoint (ns),skew (ns),leader_TX,leader_RX,FPGA,PLL,PSR,PSL
0,2022-08-26 00:08:11.002214   TAI-UTC     ,"+37.000009
",BC    PLL locking state,"LOCKED  
",          wri2,"441946.111
","441947.440
","884922.818
","1.329
","          -3.892 
","           0.001 
",257.649,257.649,44.88,28.56,34.31,"36.50
"
