{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730974177209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730974177210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 13:09:37 2024 " "Processing started: Thu Nov  7 13:09:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730974177210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730974177210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maze -c Maze " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maze -c Maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730974177210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730974177303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730974177303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Maze.v 1 1 " "Found 1 design units, including 1 entities, in source file Maze.v" { { "Info" "ISGN_ENTITY_NAME" "1 Maze " "Found entity 1: Maze" {  } { { "Maze.v" "" { Text "/home/vlad/Documents/Quartus/Maze/Maze.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730974182522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730974182522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/vlad/Documents/Quartus/Maze/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730974182523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730974182523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tft_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tft_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_spi " "Found entity 1: tft_spi" {  } { { "output_files/tft_spi.v" "" { Text "/home/vlad/Documents/Quartus/Maze/output_files/tft_spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730974182523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730974182523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "transmt Maze.v(37) " "Verilog HDL Implicit Net warning at Maze.v(37): created implicit net for \"transmt\"" {  } { { "Maze.v" "" { Text "/home/vlad/Documents/Quartus/Maze/Maze.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730974182523 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "counter Maze.v(37) " "Verilog HDL error at Maze.v(37): expression cannot reference entire array \"counter\"" {  } { { "Maze.v" "" { Text "/home/vlad/Documents/Quartus/Maze/Maze.v" 37 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730974182523 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "counter Maze.v(45) " "Verilog HDL error at Maze.v(45): values cannot be assigned directly to all or part of array \"counter\" - assignments must be made to individual elements only" {  } { { "Maze.v" "" { Text "/home/vlad/Documents/Quartus/Maze/Maze.v" 45 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1730974182523 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "counter Maze.v(49) " "Verilog HDL error at Maze.v(49): values cannot be assigned directly to all or part of array \"counter\" - assignments must be made to individual elements only" {  } { { "Maze.v" "" { Text "/home/vlad/Documents/Quartus/Maze/Maze.v" 49 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1730974182523 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "counter Maze.v(49) " "SystemVerilog error at Maze.v(49): counter has an aggregate value" {  } { { "Maze.v" "" { Text "/home/vlad/Documents/Quartus/Maze/Maze.v" 49 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1730974182523 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730974182531 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  7 13:09:42 2024 " "Processing ended: Thu Nov  7 13:09:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730974182531 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730974182531 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730974182531 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730974182531 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730974183208 ""}
