Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 21:25:09 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/post_route_timing.rpt
| Design       : ldpc_iocontrol
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
FSM_sequential_state_reg[2]/C  vn_addr_del_reg[4][1]_srl5_cn_we_del_reg_c_3/D
                                                              5.942         
FSM_sequential_state_reg[2]/C  iter_count_reg[0]/CE           6.088         
FSM_sequential_state_reg[2]/C  iter_count_reg[1]/CE           6.088         
FSM_sequential_state_reg[2]/C  iter_count_reg[2]/CE           6.088         
FSM_sequential_state_reg[2]/C  first_iteration_int_reg/CE     6.109         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[11]/D          6.118         
FSM_sequential_state_reg[2]/C  FSM_sequential_state_reg[1]/CE 6.148         
FSM_sequential_state_reg[2]/C  FSM_sequential_state_reg[3]/CE 6.148         
FSM_sequential_state_reg[2]/C  vn_addr_del_reg[4][0]_srl5_cn_we_del_reg_c_3/D
                                                              6.156         
FSM_sequential_state_reg[2]/C  FSM_sequential_state_reg[0]/CE 6.185         
FSM_sequential_state_reg[2]/C  FSM_sequential_state_reg[2]/CE 6.185         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[9]/D       6.208         
FSM_sequential_state_reg[2]/C  iter_count_reg[3]/CE           6.258         
FSM_sequential_state_reg[2]/C  iter_count_reg[4]/CE           6.258         
FSM_sequential_state_reg[2]/C  iter_count_reg[5]/CE           6.258         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[6]/D       6.301         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[8]/D           6.312         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[12]/D          6.331         
FSM_sequential_state_reg[2]/C  vn_addr_del_reg[4][2]_srl5_cn_we_del_reg_c_3/D
                                                              6.337         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[3][4]/CE      6.346         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[3][5]/CE      6.346         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[3][6]/CE      6.346         
FSM_sequential_state_reg[2]/C  iteration_int_reg/CE           6.348         
FSM_sequential_state_reg[2]/C  ta_count_reg[1]/R              6.360         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[9]/D           6.375         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[7]/D           6.380         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[10]/D      6.383         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[7]/D       6.397         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[3]/D       6.398         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[11]/D      6.399         
FSM_sequential_state_reg[2]/C  vn_addr_del_reg[4][3]_srl5_cn_we_del_reg_c_3/D
                                                              6.416         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[10]/D          6.423         
FSM_sequential_state_reg[2]/C  ta_count_reg[2]/R              6.429         
FSM_sequential_state_reg[2]/C  ta_count_reg[3]/R              6.429         
FSM_sequential_state_reg[2]/C  ta_count_reg[6]/R              6.429         
FSM_sequential_state_reg[2]/C  ta_count_reg[7]/R              6.429         
cn_count_reg[0]/C              vn_count_reg[2]/D              6.436         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[5]/D       6.466         
FSM_sequential_state_reg[2]/C  vn_addr_del_reg[4][5]_srl5_cn_we_del_reg_c_3/D
                                                              6.494         
last_group_reg/C               romaddr_int_reg[1]/CE          6.499         
last_group_reg/C               romaddr_int_reg[2]/CE          6.499         
last_group_reg/C               romaddr_int_reg[3]/CE          6.499         
FSM_sequential_state_reg[2]/C  cn_count_reg[1]/CE             6.501         
FSM_sequential_state_reg[2]/C  cn_count_reg[3]/CE             6.501         
FSM_sequential_state_reg[2]/C  cn_count_reg[6]/CE             6.501         
FSM_sequential_state_reg[2]/C  cn_count_reg[7]/CE             6.501         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[3]/D           6.533         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[0]/D       6.533         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[5]/D           6.536         
FSM_sequential_state_reg[2]/C  ta_count_reg[4]/R              6.537         
FSM_sequential_state_reg[2]/C  ta_count_reg[5]/R              6.537         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[12]/D      6.565         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[4]/D       6.566         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[6]/D           6.586         
FSM_sequential_state_reg[2]/C  cn_count_reg[2]/D              6.589         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[8]/D       6.595         
FSM_sequential_state_reg[2]/C  cn_count_reg[0]/CE             6.600         
FSM_sequential_state_reg[2]/C  cn_count_reg[2]/CE             6.600         
FSM_sequential_state_reg[2]/C  cn_count_reg[4]/CE             6.600         
FSM_sequential_state_reg[2]/C  cn_count_reg[5]/CE             6.600         
FSM_sequential_state_reg[2]/C  cn_count_reg[4]/D              6.601         
last_group_reg/C               romaddr_int_reg[10]/CE         6.606         
last_group_reg/C               romaddr_int_reg[12]/CE         6.606         
last_group_reg/C               romaddr_int_reg[8]/CE          6.606         
last_group_reg/C               romaddr_int_reg[9]/CE          6.606         
FSM_sequential_state_reg[2]/C  vn_addr_del_reg[7][1]/D        6.614         
FSM_sequential_state_reg[2]/C  vn_addr_del_reg[7][3]/D        6.616         
FSM_sequential_state_reg[2]/C  ta_count_reg[1]/CE             6.648         
cn_count_reg[0]/C              vn_count_reg[3]/D              6.661         
FSM_sequential_state_reg[2]/C  vn_addr_del_reg[4][4]_srl5_cn_we_del_reg_c_3/D
                                                              6.677         
FSM_sequential_state_reg[2]/C  cn_count_reg[1]/D              6.681         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[3][0]/CE      6.684         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[3][1]/CE      6.684         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[3][3]/CE      6.684         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[3][7]/CE      6.684         
FSM_sequential_state_reg[2]/C  cn_count_reg[7]/D              6.687         
cn_count_reg[0]/C              vn_count_reg[5]/D              6.688         
FSM_sequential_state_reg[2]/C  cn_count_reg[6]/D              6.697         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[0]/D           6.703         
FSM_sequential_state_reg[2]/C  turnaround_addr_reg[1]/D       6.710         
FSM_sequential_state_reg[2]/C  ta_count_reg[4]/CE             6.714         
FSM_sequential_state_reg[2]/C  ta_count_reg[5]/CE             6.714         
FSM_sequential_state_reg[3]/C  romaddr_int_reg[4]/D           6.715         
FSM_sequential_state_reg[2]/C  cn_count_reg[3]/D              6.726         
FSM_sequential_state_reg[2]/C  cn_count_reg[5]/D              6.731         
FSM_sequential_state_reg[2]/C  ta_count_reg[2]/CE             6.737         
FSM_sequential_state_reg[2]/C  ta_count_reg[3]/CE             6.737         
FSM_sequential_state_reg[2]/C  ta_count_reg[6]/CE             6.737         
FSM_sequential_state_reg[2]/C  ta_count_reg[7]/CE             6.737         
FSM_sequential_state_reg[1]/C  vn_count_reg[1]/CE             6.741         
FSM_sequential_state_reg[1]/C  vn_count_reg[3]/CE             6.741         
FSM_sequential_state_reg[1]/C  vn_count_reg[4]/CE             6.741         
FSM_sequential_state_reg[1]/C  vn_count_reg[5]/CE             6.741         
FSM_sequential_state_reg[1]/C  vn_count_reg[6]/CE             6.741         
FSM_sequential_state_reg[1]/C  vn_count_reg[7]/CE             6.741         
FSM_sequential_state_reg[2]/C  ta_count_reg[0]/CE             6.747         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[0][5]/D       6.761         
FSM_sequential_state_reg[2]/C  wait_count_reg[3]/D            6.770         
FSM_sequential_state_reg[2]/C  shiftval_del_reg[0][7]/D       6.783         
FSM_sequential_state_reg[1]/C  vn_count_reg[0]/CE             6.786         



