// Seed: 2885080996
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5
);
  logic id_6;
  assign id_5 = id_6 && 1;
  type_9(
      id_4, 1'b0, id_1
  );
endmodule
