module mymodule(input [7:0] a, output [7:0] b);
    wire [7:0] a; /*ddc*/
    input wire [8*7:0] d;
    reg b = "Hello";
    integer a = b << c ;
    assign a = b | (c & d);
    $display("hgdjfd",a)
endmodule
