#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 22 22:37:25 2020
# Process ID: 4181
# Current directory: /home/us1/github/MPSoC-SPRAM/synthesis/vivado/vhdl
# Command line: vivado -nojournal -log system_wb.log -mode batch -source system_wb.tcl
# Log file: /home/us1/github/MPSoC-SPRAM/synthesis/vivado/vhdl/system_wb.log
# Journal file: 
#-----------------------------------------------------------
source system_wb.tcl
# read_vhdl ../../../rtl/vhdl/wb/core/mpsoc_wb_ram_generic.vhd
# read_vhdl ../../../rtl/vhdl/wb/core/mpsoc_wb_spram.vhd
# read_vhdl ../../../rtl/vhdl/wb/pkg/mpsoc_spram_wb_pkg.vhd
# read_xdc system_wb.xdc
# synth_design -part xc7z020-clg484-1 -top mpsoc_wb_spram
Command: synth_design -part xc7z020-clg484-1 -top mpsoc_wb_spram
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4195
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.902 ; gain = 0.000 ; free physical = 9279 ; free virtual = 13969
---------------------------------------------------------------------------------
ERROR: [Synth 8-995] depth is illegal in an expression [/home/us1/github/MPSoC-SPRAM/rtl/vhdl/wb/core/mpsoc_wb_ram_generic.vhd:59]
ERROR: [Synth 8-4696] default expression of interface object is not globally static [/home/us1/github/MPSoC-SPRAM/rtl/vhdl/wb/core/mpsoc_wb_ram_generic.vhd:59]
ERROR: [Synth 8-955] depth cannot be used within its own interface list [/home/us1/github/MPSoC-SPRAM/rtl/vhdl/wb/core/mpsoc_wb_ram_generic.vhd:56]
INFO: [Synth 8-2810] unit mpsoc_wb_ram_generic ignored due to previous errors [/home/us1/github/MPSoC-SPRAM/rtl/vhdl/wb/core/mpsoc_wb_ram_generic.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.902 ; gain = 0.000 ; free physical = 10067 ; free virtual = 14760
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Dec 22 22:37:46 2020...
