{"Source Block": ["verilog-ethernet/rtl/udp_demux_64_4.v@193:203@HdlIdDef", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/udp_demux_64_4.v@191:201", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@168:178", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\nreg output_1_ip_hdr_valid_reg = 0, output_1_ip_hdr_valid_next;\nreg output_2_ip_hdr_valid_reg = 0, output_2_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@188:198", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@189:199", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\nreg output_3_udp_hdr_valid_reg = 0, output_3_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@196:206", "reg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\nreg output_3_udp_hdr_valid_reg = 0, output_3_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@186:196", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@169:179", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\nreg output_1_ip_hdr_valid_reg = 0, output_1_ip_hdr_valid_next;\nreg output_2_ip_hdr_valid_reg = 0, output_2_ip_hdr_valid_next;\nreg output_3_ip_hdr_valid_reg = 0, output_3_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@103:113", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_0_eth_hdr_valid_reg = 0, output_0_eth_hdr_valid_next;\nreg output_1_eth_hdr_valid_reg = 0, output_1_eth_hdr_valid_next;\nreg output_2_eth_hdr_valid_reg = 0, output_2_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@189:199", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\nreg output_3_udp_hdr_valid_reg = 0, output_3_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@168:178", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\nreg output_1_ip_hdr_valid_reg = 0, output_1_ip_hdr_valid_next;\nreg output_2_ip_hdr_valid_reg = 0, output_2_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@188:198", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@108:118", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_0_eth_hdr_valid_reg = 0, output_0_eth_hdr_valid_next;\nreg output_1_eth_hdr_valid_reg = 0, output_1_eth_hdr_valid_next;\nreg output_2_eth_hdr_valid_reg = 0, output_2_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@173:183", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\nreg output_1_ip_hdr_valid_reg = 0, output_1_ip_hdr_valid_next;\nreg output_2_ip_hdr_valid_reg = 0, output_2_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@191:201", "reg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\nreg output_3_udp_hdr_valid_reg = 0, output_3_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@103:113", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_0_eth_hdr_valid_reg = 0, output_0_eth_hdr_valid_next;\nreg output_1_eth_hdr_valid_reg = 0, output_1_eth_hdr_valid_next;\nreg output_2_eth_hdr_valid_reg = 0, output_2_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@108:118", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_0_eth_hdr_valid_reg = 0, output_0_eth_hdr_valid_next;\nreg output_1_eth_hdr_valid_reg = 0, output_1_eth_hdr_valid_next;\nreg output_2_eth_hdr_valid_reg = 0, output_2_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@191:201", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@194:204", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\nreg output_3_udp_hdr_valid_reg = 0, output_3_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@174:184", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\nreg output_1_ip_hdr_valid_reg = 0, output_1_ip_hdr_valid_next;\nreg output_2_ip_hdr_valid_reg = 0, output_2_ip_hdr_valid_next;\nreg output_3_ip_hdr_valid_reg = 0, output_3_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@174:184", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\nreg output_1_ip_hdr_valid_reg = 0, output_1_ip_hdr_valid_next;\nreg output_2_ip_hdr_valid_reg = 0, output_2_ip_hdr_valid_next;\nreg output_3_ip_hdr_valid_reg = 0, output_3_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@191:201", "reg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\nreg output_3_udp_hdr_valid_reg = 0, output_3_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@169:179", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\nreg output_1_ip_hdr_valid_reg = 0, output_1_ip_hdr_valid_next;\nreg output_2_ip_hdr_valid_reg = 0, output_2_ip_hdr_valid_next;\nreg output_3_ip_hdr_valid_reg = 0, output_3_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@186:196", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@173:183", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\nreg output_1_ip_hdr_valid_reg = 0, output_1_ip_hdr_valid_next;\nreg output_2_ip_hdr_valid_reg = 0, output_2_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@194:204", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\nreg output_3_udp_hdr_valid_reg = 0, output_3_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@193:203", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@196:206", "reg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\nreg output_1_udp_hdr_valid_reg = 0, output_1_udp_hdr_valid_next;\nreg output_2_udp_hdr_valid_reg = 0, output_2_udp_hdr_valid_next;\nreg output_3_udp_hdr_valid_reg = 0, output_3_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"]], "Diff Content": {"Delete": [[198, "reg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\n"]], "Add": []}}