$date
	Tue Jun 13 16:16:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcd_to_bin_tb $end
$var wire 4 ! bin [3:0] $end
$var reg 8 " bcd [7:0] $end
$scope module bd $end
$var wire 8 # bcd [7:0] $end
$var wire 4 $ bin [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b0 !
b0 $
b0 "
b0 #
#2
b10 !
b10 $
b10 "
b10 #
#3
b100 !
b100 $
b100 "
b100 #
#4
b111 !
b111 $
b111 "
b111 #
#5
b1000 !
b1000 $
b1000 "
b1000 #
#6
b1011 !
b1011 $
b10001 "
b10001 #
#7
b1101 !
b1101 $
b10011 "
b10011 #
#8
b1111 !
b1111 $
b10101 "
b10101 #
