/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire celloutsig_0_0z;
  wire [25:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~((celloutsig_0_17z[3] | celloutsig_0_20z) & _00_);
  assign celloutsig_0_1z = ~((in_data[34] | in_data[40]) & celloutsig_0_0z);
  assign celloutsig_0_20z = ~((celloutsig_0_7z | celloutsig_0_0z) & celloutsig_0_19z[7]);
  reg [7:0] _05_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 8'h00;
    else _05_ <= { in_data[4:3], celloutsig_0_5z, celloutsig_0_7z };
  assign { _01_[7:1], _00_ } = _05_;
  assign celloutsig_0_33z = celloutsig_0_5z[3:0] / { 1'h1, celloutsig_0_18z[5:3] };
  assign celloutsig_1_3z = celloutsig_1_1z[9:7] / { 1'h1, celloutsig_1_1z[6], celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_0z[10:3] / { 1'h1, celloutsig_1_0z[4:1], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_0z[11:2], celloutsig_1_7z } / { 1'h1, celloutsig_1_12z[9:0] };
  assign celloutsig_0_5z = { celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[0], celloutsig_0_4z, celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_2z, celloutsig_0_4z } / { 1'h1, celloutsig_0_1z, celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, _01_[7:1], _00_, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[59:38], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = { _01_[5:1], celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[0] } / { 1'h1, _01_[6:1], celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_14z[12:6] / { 1'h1, celloutsig_0_5z[3:1], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_12z[8:4], celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[0] } / { 1'h1, celloutsig_0_18z[3:0], celloutsig_0_3z[2], celloutsig_0_3z[2], in_data[0] };
  assign celloutsig_1_2z = ! celloutsig_1_1z[11:3];
  assign celloutsig_0_4z = ! { in_data[19:12], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[0] };
  assign celloutsig_1_19z = ! { celloutsig_1_0z[8:7], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_7z = ! in_data[46:41];
  assign celloutsig_0_8z = ! in_data[30:22];
  assign celloutsig_1_0z = in_data[164:153] | in_data[108:97];
  assign celloutsig_1_1z = { celloutsig_1_0z[1], celloutsig_1_0z } | { in_data[175], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z } | { in_data[100:97], celloutsig_1_5z };
  assign celloutsig_0_12z = in_data[64:56] | { celloutsig_0_10z[23:16], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z } | { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_6z[4:0] | { celloutsig_0_15z[2:0], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_18z = celloutsig_0_10z[21:15] | { in_data[16:15], celloutsig_0_17z };
  assign celloutsig_0_0z = ~((in_data[14] & in_data[9]) | in_data[14]);
  assign celloutsig_1_6z = ~((celloutsig_1_1z[7] & celloutsig_1_1z[3]) | celloutsig_1_3z[2]);
  assign celloutsig_1_7z = ~((in_data[104] & celloutsig_1_2z) | celloutsig_1_6z);
  assign celloutsig_0_13z = ~((celloutsig_0_6z[5] & celloutsig_0_0z) | celloutsig_0_10z[13]);
  assign celloutsig_0_16z = ~((celloutsig_0_11z[6] & celloutsig_0_3z[2]) | celloutsig_0_5z[2]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[40]) | in_data[10]);
  assign { celloutsig_0_3z[2], celloutsig_0_3z[0] } = { celloutsig_0_1z, celloutsig_0_0z } | { celloutsig_0_1z, celloutsig_0_1z };
  assign _01_[0] = _00_;
  assign celloutsig_0_3z[1] = celloutsig_0_3z[2];
  assign { out_data[138:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
