

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_120_9'
================================================================
* Date:           Thu May  2 23:57:19 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_9  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     77|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     116|    131|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_228_p2     |         +|   0|  0|  11|           3|           2|
    |filt_6_I_1_4_fu_239_p2  |         +|   0|  0|  25|          18|          18|
    |filt_6_Q_1_4_fu_260_p2  |         +|   0|  0|  25|          18|          18|
    |icmp_ln120_fu_194_p2    |      icmp|   0|  0|  11|           3|           3|
    |or_ln121_fu_206_p2      |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  77|          46|          44|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |filt_6_I_1_fu_60         |   9|          2|   18|         36|
    |filt_6_Q_1_fu_72         |   9|          2|   18|         36|
    |i_8_fu_56                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |filt_6_I_1_1_fu_64       |  18|   0|   18|          0|
    |filt_6_I_1_2_fu_68       |  18|   0|   18|          0|
    |filt_6_I_1_fu_60         |  18|   0|   18|          0|
    |filt_6_Q_1_1_fu_76       |  18|   0|   18|          0|
    |filt_6_Q_1_2_fu_80       |  18|   0|   18|          0|
    |filt_6_Q_1_fu_72         |  18|   0|   18|          0|
    |i_8_fu_56                |   3|   0|    3|          0|
    |trunc_ln4_reg_363        |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 116|   0|  116|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|filt_5_Q_address0           |  out|    3|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_ce0                |  out|    1|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_q0                 |   in|   18|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_address1           |  out|    3|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_ce1                |  out|    1|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_q1                 |   in|   18|   ap_memory|                            filt_5_Q|         array|
|filt_5_I_address0           |  out|    3|   ap_memory|                            filt_5_I|         array|
|filt_5_I_ce0                |  out|    1|   ap_memory|                            filt_5_I|         array|
|filt_5_I_q0                 |   in|   18|   ap_memory|                            filt_5_I|         array|
|filt_5_I_address1           |  out|    3|   ap_memory|                            filt_5_I|         array|
|filt_5_I_ce1                |  out|    1|   ap_memory|                            filt_5_I|         array|
|filt_5_I_q1                 |   in|   18|   ap_memory|                            filt_5_I|         array|
|filt_6_Q_2_0119_out         |  out|   18|      ap_vld|                 filt_6_Q_2_0119_out|       pointer|
|filt_6_Q_2_0119_out_ap_vld  |  out|    1|      ap_vld|                 filt_6_Q_2_0119_out|       pointer|
|filt_6_Q_1_0118_out         |  out|   18|      ap_vld|                 filt_6_Q_1_0118_out|       pointer|
|filt_6_Q_1_0118_out_ap_vld  |  out|    1|      ap_vld|                 filt_6_Q_1_0118_out|       pointer|
|filt_6_Q_0_0_out            |  out|   18|      ap_vld|                    filt_6_Q_0_0_out|       pointer|
|filt_6_Q_0_0_out_ap_vld     |  out|    1|      ap_vld|                    filt_6_Q_0_0_out|       pointer|
|filt_6_I_2_0117_out         |  out|   18|      ap_vld|                 filt_6_I_2_0117_out|       pointer|
|filt_6_I_2_0117_out_ap_vld  |  out|    1|      ap_vld|                 filt_6_I_2_0117_out|       pointer|
|filt_6_I_1_0116_out         |  out|   18|      ap_vld|                 filt_6_I_1_0116_out|       pointer|
|filt_6_I_1_0116_out_ap_vld  |  out|    1|      ap_vld|                 filt_6_I_1_0116_out|       pointer|
|filt_6_I_0_0_out            |  out|   18|      ap_vld|                    filt_6_I_0_0_out|       pointer|
|filt_6_I_0_0_out_ap_vld     |  out|    1|      ap_vld|                    filt_6_I_0_0_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 5 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%filt_6_I_1 = alloca i32 1"   --->   Operation 6 'alloca' 'filt_6_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filt_6_I_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'filt_6_I_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%filt_6_I_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'filt_6_I_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%filt_6_Q_1 = alloca i32 1"   --->   Operation 9 'alloca' 'filt_6_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%filt_6_Q_1_1 = alloca i32 1"   --->   Operation 10 'alloca' 'filt_6_Q_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%filt_6_Q_1_2 = alloca i32 1"   --->   Operation 11 'alloca' 'filt_6_Q_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %filt_6_Q_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %filt_6_I_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_8"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body300"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i3 %i_8" [receiver.cpp:120]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.65ns)   --->   "%icmp_ln120 = icmp_eq  i3 %i, i3 6" [receiver.cpp:120]   --->   Operation 18 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.body300.split, void %_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub" [receiver.cpp:120]   --->   Operation 19 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_8_cast16 = zext i3 %i" [receiver.cpp:120]   --->   Operation 20 'zext' 'i_8_cast16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln121 = or i3 %i, i3 1" [receiver.cpp:121]   --->   Operation 21 'or' 'or_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i3 %or_ln121" [receiver.cpp:121]   --->   Operation 22 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filt_5_I_addr = getelementptr i18 %filt_5_I, i64 0, i64 %i_8_cast16" [receiver.cpp:121]   --->   Operation 23 'getelementptr' 'filt_5_I_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%filt_5_I_load = load i3 %filt_5_I_addr" [receiver.cpp:121]   --->   Operation 24 'load' 'filt_5_I_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filt_5_I_addr_1 = getelementptr i18 %filt_5_I, i64 0, i64 %zext_ln121" [receiver.cpp:121]   --->   Operation 25 'getelementptr' 'filt_5_I_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%filt_5_I_load_1 = load i3 %filt_5_I_addr_1" [receiver.cpp:121]   --->   Operation 26 'load' 'filt_5_I_load_1' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i, i32 1, i32 2" [receiver.cpp:121]   --->   Operation 27 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.86ns)   --->   "%switch_ln121 = switch i2 %trunc_ln4, void %branch2, i2 0, void %for.body300.split.for.body300.split11_crit_edge, i2 1, void %for.body300.split.for.body300.split11_crit_edge2" [receiver.cpp:121]   --->   Operation 28 'switch' 'switch_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.86>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filt_5_Q_addr = getelementptr i18 %filt_5_Q, i64 0, i64 %i_8_cast16" [receiver.cpp:122]   --->   Operation 29 'getelementptr' 'filt_5_Q_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%filt_5_Q_load = load i3 %filt_5_Q_addr" [receiver.cpp:122]   --->   Operation 30 'load' 'filt_5_Q_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filt_5_Q_addr_1 = getelementptr i18 %filt_5_Q, i64 0, i64 %zext_ln121" [receiver.cpp:122]   --->   Operation 31 'getelementptr' 'filt_5_Q_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%filt_5_Q_load_1 = load i3 %filt_5_Q_addr_1" [receiver.cpp:122]   --->   Operation 32 'load' 'filt_5_Q_load_1' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 33 [1/1] (1.86ns)   --->   "%switch_ln122 = switch i2 %trunc_ln4, void %branch5, i2 0, void %for.body300.split11.for.body300.split1128_crit_edge, i2 1, void %for.body300.split11.for.body300.split1128_crit_edge1" [receiver.cpp:122]   --->   Operation 33 'switch' 'switch_ln122' <Predicate = (!icmp_ln120)> <Delay = 1.86>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%add_ln120 = add i3 %i, i3 2" [receiver.cpp:120]   --->   Operation 34 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln120 = store i3 %add_ln120, i3 %i_8" [receiver.cpp:120]   --->   Operation 35 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.body300" [receiver.cpp:120]   --->   Operation 36 'br' 'br_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%filt_6_I_1_load = load i18 %filt_6_I_1"   --->   Operation 57 'load' 'filt_6_I_1_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%filt_6_I_1_1_load = load i18 %filt_6_I_1_1"   --->   Operation 58 'load' 'filt_6_I_1_1_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%filt_6_I_1_2_load = load i18 %filt_6_I_1_2"   --->   Operation 59 'load' 'filt_6_I_1_2_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%filt_6_Q_1_load = load i18 %filt_6_Q_1"   --->   Operation 60 'load' 'filt_6_Q_1_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%filt_6_Q_1_1_load = load i18 %filt_6_Q_1_1"   --->   Operation 61 'load' 'filt_6_Q_1_1_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%filt_6_Q_1_2_load = load i18 %filt_6_Q_1_2"   --->   Operation 62 'load' 'filt_6_Q_1_2_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_2_0119_out, i18 %filt_6_Q_1_2_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_1_0118_out, i18 %filt_6_Q_1_1_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_0_0_out, i18 %filt_6_Q_1_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_2_0117_out, i18 %filt_6_I_1_2_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_1_0116_out, i18 %filt_6_I_1_1_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_0_0_out, i18 %filt_6_I_1_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.04>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln120 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [receiver.cpp:120]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [receiver.cpp:120]   --->   Operation 38 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%filt_5_I_load = load i3 %filt_5_I_addr" [receiver.cpp:121]   --->   Operation 39 'load' 'filt_5_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%filt_5_I_load_1 = load i3 %filt_5_I_addr_1" [receiver.cpp:121]   --->   Operation 40 'load' 'filt_5_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 41 [1/1] (2.13ns)   --->   "%filt_6_I_1_4 = add i18 %filt_5_I_load_1, i18 %filt_5_I_load" [receiver.cpp:121]   --->   Operation 41 'add' 'filt_6_I_1_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln121 = store i18 %filt_6_I_1_4, i18 %filt_6_I_1_1" [receiver.cpp:121]   --->   Operation 42 'store' 'store_ln121' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body300.split11" [receiver.cpp:121]   --->   Operation 43 'br' 'br_ln121' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln121 = store i18 %filt_6_I_1_4, i18 %filt_6_I_1" [receiver.cpp:121]   --->   Operation 44 'store' 'store_ln121' <Predicate = (trunc_ln4 == 0)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body300.split11" [receiver.cpp:121]   --->   Operation 45 'br' 'br_ln121' <Predicate = (trunc_ln4 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln121 = store i18 %filt_6_I_1_4, i18 %filt_6_I_1_2" [receiver.cpp:121]   --->   Operation 46 'store' 'store_ln121' <Predicate = (trunc_ln4 != 0 & trunc_ln4 != 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body300.split11" [receiver.cpp:121]   --->   Operation 47 'br' 'br_ln121' <Predicate = (trunc_ln4 != 0 & trunc_ln4 != 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%filt_5_Q_load = load i3 %filt_5_Q_addr" [receiver.cpp:122]   --->   Operation 48 'load' 'filt_5_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%filt_5_Q_load_1 = load i3 %filt_5_Q_addr_1" [receiver.cpp:122]   --->   Operation 49 'load' 'filt_5_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 50 [1/1] (2.13ns)   --->   "%filt_6_Q_1_4 = add i18 %filt_5_Q_load_1, i18 %filt_5_Q_load" [receiver.cpp:122]   --->   Operation 50 'add' 'filt_6_Q_1_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln122 = store i18 %filt_6_Q_1_4, i18 %filt_6_Q_1_1" [receiver.cpp:122]   --->   Operation 51 'store' 'store_ln122' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body300.split1128" [receiver.cpp:122]   --->   Operation 52 'br' 'br_ln122' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln122 = store i18 %filt_6_Q_1_4, i18 %filt_6_Q_1" [receiver.cpp:122]   --->   Operation 53 'store' 'store_ln122' <Predicate = (trunc_ln4 == 0)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body300.split1128" [receiver.cpp:122]   --->   Operation 54 'br' 'br_ln122' <Predicate = (trunc_ln4 == 0)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln122 = store i18 %filt_6_Q_1_4, i18 %filt_6_Q_1_2" [receiver.cpp:122]   --->   Operation 55 'store' 'store_ln122' <Predicate = (trunc_ln4 != 0 & trunc_ln4 != 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body300.split1128" [receiver.cpp:122]   --->   Operation 56 'br' 'br_ln122' <Predicate = (trunc_ln4 != 0 & trunc_ln4 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filt_5_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ filt_5_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ filt_6_Q_2_0119_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filt_6_Q_1_0118_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filt_6_Q_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filt_6_I_2_0117_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filt_6_I_1_0116_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filt_6_I_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                     (alloca           ) [ 010]
filt_6_I_1              (alloca           ) [ 011]
filt_6_I_1_1            (alloca           ) [ 011]
filt_6_I_1_2            (alloca           ) [ 011]
filt_6_Q_1              (alloca           ) [ 011]
filt_6_Q_1_1            (alloca           ) [ 011]
filt_6_Q_1_2            (alloca           ) [ 011]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i                       (load             ) [ 000]
specpipeline_ln0        (specpipeline     ) [ 000]
icmp_ln120              (icmp             ) [ 010]
br_ln120                (br               ) [ 000]
i_8_cast16              (zext             ) [ 000]
or_ln121                (or               ) [ 000]
zext_ln121              (zext             ) [ 000]
filt_5_I_addr           (getelementptr    ) [ 011]
filt_5_I_addr_1         (getelementptr    ) [ 011]
trunc_ln4               (partselect       ) [ 011]
switch_ln121            (switch           ) [ 000]
filt_5_Q_addr           (getelementptr    ) [ 011]
filt_5_Q_addr_1         (getelementptr    ) [ 011]
switch_ln122            (switch           ) [ 000]
add_ln120               (add              ) [ 000]
store_ln120             (store            ) [ 000]
br_ln120                (br               ) [ 000]
speclooptripcount_ln120 (speclooptripcount) [ 000]
specloopname_ln120      (specloopname     ) [ 000]
filt_5_I_load           (load             ) [ 000]
filt_5_I_load_1         (load             ) [ 000]
filt_6_I_1_4            (add              ) [ 000]
store_ln121             (store            ) [ 000]
br_ln121                (br               ) [ 000]
store_ln121             (store            ) [ 000]
br_ln121                (br               ) [ 000]
store_ln121             (store            ) [ 000]
br_ln121                (br               ) [ 000]
filt_5_Q_load           (load             ) [ 000]
filt_5_Q_load_1         (load             ) [ 000]
filt_6_Q_1_4            (add              ) [ 000]
store_ln122             (store            ) [ 000]
br_ln122                (br               ) [ 000]
store_ln122             (store            ) [ 000]
br_ln122                (br               ) [ 000]
store_ln122             (store            ) [ 000]
br_ln122                (br               ) [ 000]
filt_6_I_1_load         (load             ) [ 000]
filt_6_I_1_1_load       (load             ) [ 000]
filt_6_I_1_2_load       (load             ) [ 000]
filt_6_Q_1_load         (load             ) [ 000]
filt_6_Q_1_1_load       (load             ) [ 000]
filt_6_Q_1_2_load       (load             ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filt_5_Q">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_5_Q"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filt_5_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_5_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filt_6_Q_2_0119_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_6_Q_2_0119_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filt_6_Q_1_0118_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_6_Q_1_0118_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filt_6_Q_0_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_6_Q_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filt_6_I_2_0117_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_6_I_2_0117_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filt_6_I_1_0116_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_6_I_1_0116_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filt_6_I_0_0_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_6_I_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_8_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="filt_6_I_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_6_I_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="filt_6_I_1_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_6_I_1_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="filt_6_I_1_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_6_I_1_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="filt_6_Q_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_6_Q_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="filt_6_Q_1_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_6_Q_1_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="filt_6_Q_1_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_6_Q_1_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="18" slack="0"/>
<pin id="87" dir="0" index="2" bw="18" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln0_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="18" slack="0"/>
<pin id="94" dir="0" index="2" bw="18" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="0" index="2" bw="18" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln0_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="18" slack="0"/>
<pin id="108" dir="0" index="2" bw="18" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="18" slack="0"/>
<pin id="115" dir="0" index="2" bw="18" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="18" slack="0"/>
<pin id="122" dir="0" index="2" bw="18" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="filt_5_I_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="18" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_5_I_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="18" slack="0"/>
<pin id="141" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_5_I_load/1 filt_5_I_load_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="filt_5_I_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="18" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_5_I_addr_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="filt_5_Q_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="18" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_5_Q_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="18" slack="0"/>
<pin id="166" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_5_Q_load/1 filt_5_Q_load_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="filt_5_Q_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_5_Q_addr_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="18" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="18" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln120_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_8_cast16_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast16/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_ln121_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln121_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="3" slack="0"/>
<pin id="223" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln120_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln120_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="filt_6_I_1_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="0"/>
<pin id="241" dir="0" index="1" bw="18" slack="0"/>
<pin id="242" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filt_6_I_1_4/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln121_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="18" slack="0"/>
<pin id="247" dir="0" index="1" bw="18" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln121_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="0"/>
<pin id="252" dir="0" index="1" bw="18" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln121_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="18" slack="0"/>
<pin id="257" dir="0" index="1" bw="18" slack="1"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="filt_6_Q_1_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="0"/>
<pin id="262" dir="0" index="1" bw="18" slack="0"/>
<pin id="263" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filt_6_Q_1_4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln122_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="0"/>
<pin id="268" dir="0" index="1" bw="18" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln122_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="18" slack="0"/>
<pin id="273" dir="0" index="1" bw="18" slack="1"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln122_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="18" slack="0"/>
<pin id="278" dir="0" index="1" bw="18" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="filt_6_I_1_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="18" slack="0"/>
<pin id="283" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_6_I_1_load/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="filt_6_I_1_1_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="18" slack="0"/>
<pin id="287" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_6_I_1_1_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="filt_6_I_1_2_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="18" slack="0"/>
<pin id="291" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_6_I_1_2_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="filt_6_Q_1_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="18" slack="0"/>
<pin id="295" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_6_Q_1_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="filt_6_Q_1_1_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="18" slack="0"/>
<pin id="299" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_6_Q_1_1_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="filt_6_Q_1_2_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="18" slack="0"/>
<pin id="303" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_6_Q_1_2_load/1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_8_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="312" class="1005" name="filt_6_I_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="18" slack="0"/>
<pin id="314" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="filt_6_I_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="filt_6_I_1_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="18" slack="0"/>
<pin id="321" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="filt_6_I_1_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="filt_6_I_1_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="0"/>
<pin id="327" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="filt_6_I_1_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="filt_6_Q_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="0"/>
<pin id="333" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="filt_6_Q_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="filt_6_Q_1_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="18" slack="0"/>
<pin id="340" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="filt_6_Q_1_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="filt_6_Q_1_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="18" slack="0"/>
<pin id="346" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="filt_6_Q_1_2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="filt_5_I_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_5_I_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="filt_5_I_addr_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="1"/>
<pin id="360" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_5_I_addr_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="trunc_ln4_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="1"/>
<pin id="365" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="367" class="1005" name="filt_5_Q_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_5_Q_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="filt_5_Q_addr_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="1"/>
<pin id="374" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_5_Q_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="210"><net_src comp="191" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="191" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="232"><net_src comp="191" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="133" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="133" pin="7"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="239" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="158" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="158" pin="7"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="260" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="260" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="308"><net_src comp="56" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="315"><net_src comp="60" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="322"><net_src comp="64" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="328"><net_src comp="68" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="334"><net_src comp="72" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="341"><net_src comp="76" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="347"><net_src comp="80" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="356"><net_src comp="126" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="361"><net_src comp="143" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="366"><net_src comp="218" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="151" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="375"><net_src comp="168" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filt_6_Q_2_0119_out | {1 }
	Port: filt_6_Q_1_0118_out | {1 }
	Port: filt_6_Q_0_0_out | {1 }
	Port: filt_6_I_2_0117_out | {1 }
	Port: filt_6_I_1_0116_out | {1 }
	Port: filt_6_I_0_0_out | {1 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_120_9 : filt_5_Q | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_120_9 : filt_5_I | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln120 : 2
		br_ln120 : 3
		i_8_cast16 : 2
		or_ln121 : 2
		zext_ln121 : 2
		filt_5_I_addr : 3
		filt_5_I_load : 4
		filt_5_I_addr_1 : 3
		filt_5_I_load_1 : 4
		trunc_ln4 : 2
		switch_ln121 : 3
		filt_5_Q_addr : 3
		filt_5_Q_load : 4
		filt_5_Q_addr_1 : 3
		filt_5_Q_load_1 : 4
		switch_ln122 : 3
		add_ln120 : 2
		store_ln120 : 3
		filt_6_I_1_load : 1
		filt_6_I_1_1_load : 1
		filt_6_I_1_2_load : 1
		filt_6_Q_1_load : 1
		filt_6_Q_1_1_load : 1
		filt_6_Q_1_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		filt_6_I_1_4 : 1
		store_ln121 : 2
		store_ln121 : 2
		store_ln121 : 2
		filt_6_Q_1_4 : 1
		store_ln122 : 2
		store_ln122 : 2
		store_ln122 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln120_fu_228    |    0    |    11   |
|    add   |   filt_6_I_1_4_fu_239  |    0    |    25   |
|          |   filt_6_Q_1_4_fu_260  |    0    |    25   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln120_fu_194   |    0    |    11   |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_84 |    0    |    0    |
|          |  write_ln0_write_fu_91 |    0    |    0    |
|   write  |  write_ln0_write_fu_98 |    0    |    0    |
|          | write_ln0_write_fu_105 |    0    |    0    |
|          | write_ln0_write_fu_112 |    0    |    0    |
|          | write_ln0_write_fu_119 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    i_8_cast16_fu_200   |    0    |    0    |
|          |    zext_ln121_fu_212   |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |     or_ln121_fu_206    |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|    trunc_ln4_fu_218    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    72   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|filt_5_I_addr_1_reg_358|    3   |
| filt_5_I_addr_reg_353 |    3   |
|filt_5_Q_addr_1_reg_372|    3   |
| filt_5_Q_addr_reg_367 |    3   |
|  filt_6_I_1_1_reg_319 |   18   |
|  filt_6_I_1_2_reg_325 |   18   |
|   filt_6_I_1_reg_312  |   18   |
|  filt_6_Q_1_1_reg_338 |   18   |
|  filt_6_Q_1_2_reg_344 |   18   |
|   filt_6_Q_1_reg_331  |   18   |
|      i_8_reg_305      |    3   |
|   trunc_ln4_reg_363   |    2   |
+-----------------------+--------+
|         Total         |   125  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_133 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_158 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   125  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   125  |   108  |
+-----------+--------+--------+--------+
