0.7
2020.2
May 22 2025
00:13:55
C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16.v,1758867516,verilog,,,,fir16,,,D:/Xilinx_2025/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16_flow_control_loop_pipe.v,1758867517,verilog,,C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16.v,,fir16_flow_control_loop_pipe,,,D:/Xilinx_2025/2025.1/Vivado/data/rsb/busdef,,,,,
