[ProjectWorkspace]
ptn_Child1=Frames
[ProjectWorkspace.Frames]
ptn_Child1=ChildFrames
[ProjectWorkspace.Frames.ChildFrames]
ptn_Child1=Document-0
ptn_Child2=Document-1
ptn_Child3=Document-2
ptn_Child4=Document-3
ptn_Child5=Document-4
ptn_Child6=Document-5
ptn_Child7=Document-6
[ProjectWorkspace.Frames.ChildFrames.Document-0]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0]
DocPathName=StaticRAM_Tester.bdf
DocumentCLSID={7b19e8f2-2bbe-11d1-a082-0020affa5bde}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-3]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-3.ViewFrame-0]
DocPathName=StaticRAM_Tester.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-3.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=StaticRAM_Tester
AFC_PROJ_DB_PATH=C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/TESTBENCH/db/StaticRAM_Tester.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-6]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-6.ViewFrame-0]
DocPathName=StaticRAM_Tester.mif
DocumentCLSID={217e6880-7269-11d1-a0bf-006097df839a}
IsChildFrameDetached=False
IsActiveChildFrame=True
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-6.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=StaticRAM_Tester
AFC_PROJ_DB_PATH=C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/TESTBENCH/db/StaticRAM_Tester.quartus_db
AFC_IN_REPORT=False
AFC_IN_DEBUG_SIM=False
