# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
preplace inst soc_system.clk_0 -pg 1 -lvl 1 -y 2360
preplace inst soc_system.hps_0.clk_0 -pg 1
preplace inst soc_system.ram_c_neg -pg 1 -lvl 3 -y 2110
preplace inst soc_system.ram_b_pos -pg 1 -lvl 3 -y 1070
preplace inst soc_system.ram_a_neg -pg 1 -lvl 3 -y 1230
preplace inst soc_system.online_adder_0 -pg 1 -lvl 3 -y 270
preplace inst soc_system.pll_0 -pg 1 -lvl 2 -y 2280
preplace inst soc_system.hps_0.axi_sdram -pg 1
preplace inst soc_system -pg 1 -lvl 1 -y 40 -regy -20
preplace inst soc_system.data_delay_a -pg 1 -lvl 3 -y 30
preplace inst soc_system.hps_0.timer0 -pg 1
preplace inst soc_system.clock_div_0 -pg 1 -lvl 3 -y 710
preplace inst soc_system.arith_out_duplicate_0 -pg 1 -lvl 3 -y 2860
preplace inst soc_system.hps_0.timer1 -pg 1
preplace inst soc_system.hps_0.i2c0 -pg 1
preplace inst soc_system.hps_0.timer2 -pg 1
preplace inst soc_system.hps_0.wd_timer0 -pg 1
preplace inst soc_system.hps_0.i2c1 -pg 1
preplace inst soc_system.hps_0.timer3 -pg 1
preplace inst soc_system.hps_0.wd_timer1 -pg 1
preplace inst soc_system.hps_0.i2c2 -pg 1
preplace inst soc_system.hps_0.qspi -pg 1
preplace inst soc_system.hps_0.gpio0 -pg 1
preplace inst soc_system.hps_0.i2c3 -pg 1
preplace inst soc_system.hps_0.clkmgr -pg 1
preplace inst soc_system.hps_0.gpio1 -pg 1
preplace inst soc_system.hps_0.arm_a9_0 -pg 1
preplace inst soc_system.mux_a -pg 1 -lvl 3 -y 610
preplace inst soc_system.hps_0.L2 -pg 1
preplace inst soc_system.ram_a_pos -pg 1 -lvl 3 -y 910
preplace inst soc_system.hps_0.gpio2 -pg 1
preplace inst soc_system.hps_0.arm_a9_1 -pg 1
preplace inst soc_system.mux_b -pg 1 -lvl 3 -y 810
preplace inst soc_system.hps_0.uart0 -pg 1
preplace inst soc_system.test_control_unit_0 -pg 1 -lvl 3 -y 1390
preplace inst soc_system.hps_0.uart1 -pg 1
preplace inst soc_system.hps_0.spim0 -pg 1
preplace inst soc_system.hps_0.spim1 -pg 1
preplace inst soc_system.hps_0.timer -pg 1
preplace inst soc_system.hps_0.sysmgr -pg 1
preplace inst soc_system.hps_0.f2s_periph_ref_clk -pg 1
preplace inst soc_system.hps_0.l3regs -pg 1
preplace inst soc_system.hps_0.sdmmc -pg 1
preplace inst soc_system.hps_0.axi_ocram -pg 1
preplace inst soc_system.data_delay_a_0 -pg 1 -lvl 3 -y 110
preplace inst soc_system.data_delay_a_1 -pg 1 -lvl 3 -y 190
preplace inst soc_system.hps_0.arm_gic_0 -pg 1
preplace inst soc_system.hps_0.rstmgr -pg 1
preplace inst soc_system.ram_c_pos -pg 1 -lvl 3 -y 2940
preplace inst soc_system.hps_0.usb0 -pg 1
preplace inst soc_system.hps_0.scu -pg 1
preplace inst soc_system.hps_0.usb1 -pg 1
preplace inst soc_system.hps_0.hps_io -pg 1
preplace inst soc_system.mm_bridge_0 -pg 1 -lvl 2 -y 2480
preplace inst soc_system.hps_0.nand0 -pg 1
preplace inst soc_system.hps_0.gmac0 -pg 1
preplace inst soc_system.hps_0 -pg 1 -lvl 3 -y 2600
preplace inst soc_system.hps_0.hps_io.border -pg 1
preplace inst soc_system.hps_0.gmac1 -pg 1
preplace inst soc_system.hps_0.eosc1 -pg 1
preplace inst soc_system.hps_0.fpgamgr -pg 1
preplace inst soc_system.hps_0.dcan0 -pg 1
preplace inst soc_system.hps_0.eosc2 -pg 1
preplace inst soc_system.hps_0.fpga_interfaces -pg 1
preplace inst soc_system.hps_0.dcan1 -pg 1
preplace inst soc_system.hps_0.f2s_sdram_ref_clk -pg 1
preplace inst soc_system.hps_0.dma -pg 1
preplace inst soc_system.hps_0.sdrctl -pg 1
preplace inst soc_system.pll_reconfig_0 -pg 1 -lvl 3 -y 2430
preplace inst soc_system.hps_0.bridges -pg 1
preplace inst soc_system.ram_b_neg -pg 1 -lvl 3 -y 1630
preplace netloc FAN_OUT<net_container>soc_system</net_container>(SLAVE)mm_bridge_0.reset,(SLAVE)ram_c_neg.clock_reset,(MASTER)clk_0.clk_reset,(SLAVE)ram_a_pos.clock_reset,(SLAVE)ram_b_neg.clock_reset,(SLAVE)ram_b_pos.clock_reset,(SLAVE)pll_reconfig_0.mgmt_reset,(SLAVE)pll_0.reset,(SLAVE)ram_c_pos.clock_reset,(SLAVE)clock_div_0.clock_reset,(SLAVE)ram_a_neg.clock_reset,(SLAVE)test_control_unit_0.reset_sink) 1 1 2 320 2390 620
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)ram_b_neg.addr_arth,(SLAVE)test_control_unit_0.read_b_neg) 1 2 1 880
preplace netloc FAN_OUT<net_container>soc_system</net_container>(SLAVE)clock_div_0.clock_sink,(SLAVE)data_delay_a_0.clock,(MASTER)pll_0.outclk2,(SLAVE)data_delay_a.clock,(SLAVE)online_adder_0.clock,(SLAVE)data_delay_a_1.clock) 1 2 1 580
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.memory,(SLAVE)hps_0.memory) 1 0 3 NJ 2650 NJ 2650 NJ
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)ram_b_pos.addr_arth,(SLAVE)test_control_unit_0.read_b_pos) 1 2 1 860
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.clk,(SLAVE)clk_0.clk_in) 1 0 1 NJ
preplace netloc FAN_OUT<net_container>soc_system</net_container>(SLAVE)ram_c_neg.pll_clk,(SLAVE)ram_b_neg.pll_clk,(SLAVE)ram_a_neg.pll_clk,(MASTER)pll_0.outclk1,(SLAVE)test_control_unit_0.pll_clock_neg) 1 2 1 600
preplace netloc FAN_OUT<net_container>soc_system</net_container>(SLAVE)ram_b_neg.avalon_slave_0,(SLAVE)ram_c_neg.avalon_slave_0,(SLAVE)ram_a_neg.avalon_slave_0,(MASTER)mm_bridge_0.m0,(SLAVE)ram_b_pos.avalon_slave_0,(SLAVE)test_control_unit_0.avalon_slave_0,(SLAVE)ram_a_pos.avalon_slave_0,(SLAVE)pll_reconfig_0.mgmt_avalon_slave,(SLAVE)ram_c_pos.avalon_slave_0) 1 2 1 700
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)pll_0.reconfig_to_pll,(SLAVE)pll_reconfig_0.reconfig_to_pll) 1 1 2 360 2450 NJ
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)pll_0.reconfig_from_pll,(SLAVE)pll_reconfig_0.reconfig_from_pll) 1 1 2 340 2430 NJ
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)mux_a.pos,(SLAVE)ram_a_pos.q_arth) 1 2 1 820
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)ram_a_pos.addr_arth,(SLAVE)test_control_unit_0.read_a_pos) 1 2 1 840
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)data_delay_a.data_in,(SLAVE)mux_a.data_out) 1 2 1 820
preplace netloc FAN_OUT<net_container>soc_system</net_container>(SLAVE)ram_c_pos.pll_clk,(MASTER)pll_0.outclk0,(SLAVE)ram_a_pos.pll_clk,(SLAVE)ram_b_pos.pll_clk,(SLAVE)test_control_unit_0.pll_clock_pos) 1 2 1 680
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.reset,(SLAVE)clk_0.clk_in_reset) 1 0 1 NJ
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)mux_b.neg,(SLAVE)ram_b_neg.q_arth) 1 2 1 760
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)data_delay_a.data_out,(SLAVE)data_delay_a_0.data_in) 1 2 1 880
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)arith_out_duplicate_0.data_in,(SLAVE)online_adder_0.c_out) 1 2 1 740
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)mux_a.mux_ctrl,(SLAVE)clock_div_0.ctrl_a) 1 2 1 800
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.hps_0_hps_io,(SLAVE)hps_0.hps_io) 1 0 3 NJ 2610 NJ 2610 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(MASTER)hps_0.h2f_reset,(MASTER)soc_system.hps_0_h2f_reset) 1 3 1 N
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)ram_a_neg.q_arth,(SLAVE)mux_a.neg) 1 2 1 780
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)online_adder_0.a_in,(SLAVE)data_delay_a_1.data_out) 1 2 1 880
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)clock_div_0.ctrl_b,(SLAVE)mux_b.mux_ctrl) 1 2 1 880
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(MASTER)hps_0.h2f_lw_axi_master,(SLAVE)mm_bridge_0.s0) 1 1 3 360 2570 NJ 2560 1230
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)test_control_unit_0.read_a_neg,(SLAVE)ram_a_neg.addr_arth) 1 2 1 880
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)mux_b.pos,(SLAVE)ram_b_pos.q_arth) 1 2 1 880
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)data_delay_a_1.data_in,(SLAVE)data_delay_a_0.data_out) 1 2 1 880
preplace netloc FAN_OUT<net_container>soc_system</net_container>(SLAVE)test_control_unit_0.clock_sink,(SLAVE)mm_bridge_0.clk,(SLAVE)ram_a_neg.clock_sink,(SLAVE)ram_b_pos.clock_sink,(SLAVE)ram_c_pos.clock_sink,(SLAVE)pll_0.refclk,(SLAVE)ram_a_pos.clock_sink,(SLAVE)ram_b_neg.clock_sink,(MASTER)clk_0.clk,(SLAVE)hps_0.h2f_lw_axi_clock,(SLAVE)pll_reconfig_0.mgmt_clk,(SLAVE)ram_c_neg.clock_sink) 1 1 2 300 2410 660
levelinfo -pg 1 0 90 1380
levelinfo -hier soc_system 100 130 390 1040 1250
