$date
	Sun Oct 23 04:41:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#938794
b11000 &
b11000 %
1$
b11000 !
1"
#938795
0"
#938798
b1100 &
b1100 %
#938802
b110 &
b110 %
#938806
b11 &
b11 %
#938810
b1010 &
b1010 %
#938814
b101 &
b101 %
#938818
b10000 &
b10000 %
#938822
b1000 &
b1000 %
#938826
b100 &
b100 %
#938830
b10 &
b10 %
#938834
b1 &
b1 %
1#
#938838
b0 &
0#
b0 %
0$
#2007025
b10001 !
1"
#2007026
b10001 &
b10001 %
1$
#2007027
0"
#2007030
b110100 &
b110100 %
#2007034
b11010 &
b11010 %
#2007038
b1101 &
b1101 %
#2007042
b101000 &
b101000 %
#2007046
b10100 &
b10100 %
#2007050
b1010 &
b1010 %
#2007054
b101 &
b101 %
#2007058
b10000 &
b10000 %
#2007062
b1000 &
b1000 %
#2007066
b100 &
b100 %
#2007070
b10 &
b10 %
#2007074
b1 &
b1 %
1#
#2007078
b0 &
0#
b0 %
0$
#2938382
b1100 &
b1100 %
1$
b1100 !
1"
#2938383
0"
#2938386
b110 &
b110 %
#2938390
b11 &
b11 %
#2938394
b1010 &
b1010 %
#2938398
b101 &
b101 %
#2938402
b10000 &
b10000 %
#2938406
b1000 &
b1000 %
#2938410
b100 &
b100 %
#2938414
b10 &
b10 %
#2938418
b1 &
b1 %
1#
#2938422
b0 &
0#
b0 %
0$
#4500012
