// Seed: 287713199
module module_0 (
    input wor id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    output logic id_9,
    input logic id_10,
    input id_11,
    output logic id_12,
    output id_13
);
  assign id_3 = id_5;
  assign id_6[1'b0] = 1;
  logic id_14 = 1 & id_5, id_15;
  always @(id_4) id_12 = id_0[""];
  logic id_16;
  assign id_9 = 1;
  logic id_17;
endmodule
