DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 181,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 98,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bt_connected"
t "std_uLogic"
o 20
suid 155,0
)
)
uid 1566,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 156,0
)
)
uid 1568,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 157,0
)
)
uid 1570,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 158,0
)
)
uid 1572,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 19
suid 159,0
)
)
uid 1574,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 160,0
)
)
uid 1576,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "coil1"
t "std_ulogic"
o 29
suid 161,0
)
)
uid 1578,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "coil2"
t "std_ulogic"
o 28
suid 162,0
)
)
uid 1580,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "coil3"
t "std_ulogic"
o 27
suid 163,0
)
)
uid 1582,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "coil4"
t "std_ulogic"
o 26
suid 164,0
)
)
uid 1584,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "distancePulse"
t "std_ulogic"
o 37
suid 165,0
)
)
uid 1586,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "distanceStart"
t "std_ulogic"
o 38
suid 166,0
)
)
uid 1588,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to endSwitchNb)"
o 40
suid 167,0
)
)
uid 1590,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 168,0
)
)
uid 1592,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to hallSensorNb)"
o 39
suid 169,0
)
)
uid 1594,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(1 to ledNb)"
o 41
suid 170,0
)
)
uid 1596,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 36
suid 171,0
)
)
uid 1598,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 33
suid 172,0
)
)
uid 1600,0
)
*32 (LogPort
port (LogicalPort
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 34
suid 173,0
)
)
uid 1602,0
)
*33 (LogPort
port (LogicalPort
decl (Decl
n "pwm"
t "std_ulogic"
o 18
suid 174,0
)
)
uid 1604,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 175,0
)
)
uid 1606,0
)
*35 (LogPort
port (LogicalPort
m 1
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 25
suid 176,0
)
)
uid 1608,0
)
*36 (LogPort
port (LogicalPort
m 1
decl (Decl
n "stepperTestMode"
t "std_ulogic"
o 24
suid 177,0
)
)
uid 1610,0
)
*37 (LogPort
port (LogicalPort
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 178,0
)
)
uid 1612,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 179,0
)
)
uid 1614,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VINm"
t "integer"
o 41
suid 180,0
)
)
uid 1616,0
)
*40 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VINp"
t "integer"
o 42
suid 181,0
)
)
uid 1618,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 111,0
optionalChildren [
*41 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *42 (MRCItem
litem &1
pos 27
dimension 20
)
uid 113,0
optionalChildren [
*43 (MRCItem
litem &2
pos 0
dimension 20
uid 114,0
)
*44 (MRCItem
litem &3
pos 1
dimension 23
uid 115,0
)
*45 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 116,0
)
*46 (MRCItem
litem &14
pos 0
dimension 20
uid 1567,0
)
*47 (MRCItem
litem &15
pos 1
dimension 20
uid 1569,0
)
*48 (MRCItem
litem &16
pos 2
dimension 20
uid 1571,0
)
*49 (MRCItem
litem &17
pos 3
dimension 20
uid 1573,0
)
*50 (MRCItem
litem &18
pos 4
dimension 20
uid 1575,0
)
*51 (MRCItem
litem &19
pos 5
dimension 20
uid 1577,0
)
*52 (MRCItem
litem &20
pos 6
dimension 20
uid 1579,0
)
*53 (MRCItem
litem &21
pos 7
dimension 20
uid 1581,0
)
*54 (MRCItem
litem &22
pos 8
dimension 20
uid 1583,0
)
*55 (MRCItem
litem &23
pos 9
dimension 20
uid 1585,0
)
*56 (MRCItem
litem &24
pos 10
dimension 20
uid 1587,0
)
*57 (MRCItem
litem &25
pos 11
dimension 20
uid 1589,0
)
*58 (MRCItem
litem &26
pos 12
dimension 20
uid 1591,0
)
*59 (MRCItem
litem &27
pos 13
dimension 20
uid 1593,0
)
*60 (MRCItem
litem &28
pos 14
dimension 20
uid 1595,0
)
*61 (MRCItem
litem &29
pos 15
dimension 20
uid 1597,0
)
*62 (MRCItem
litem &30
pos 16
dimension 20
uid 1599,0
)
*63 (MRCItem
litem &31
pos 17
dimension 20
uid 1601,0
)
*64 (MRCItem
litem &32
pos 18
dimension 20
uid 1603,0
)
*65 (MRCItem
litem &33
pos 19
dimension 20
uid 1605,0
)
*66 (MRCItem
litem &34
pos 20
dimension 20
uid 1607,0
)
*67 (MRCItem
litem &35
pos 21
dimension 20
uid 1609,0
)
*68 (MRCItem
litem &36
pos 22
dimension 20
uid 1611,0
)
*69 (MRCItem
litem &37
pos 23
dimension 20
uid 1613,0
)
*70 (MRCItem
litem &38
pos 24
dimension 20
uid 1615,0
)
*71 (MRCItem
litem &39
pos 25
dimension 20
uid 1617,0
)
*72 (MRCItem
litem &40
pos 26
dimension 20
uid 1619,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 117,0
optionalChildren [
*73 (MRCItem
litem &5
pos 0
dimension 20
uid 118,0
)
*74 (MRCItem
litem &7
pos 1
dimension 50
uid 119,0
)
*75 (MRCItem
litem &8
pos 2
dimension 100
uid 120,0
)
*76 (MRCItem
litem &9
pos 3
dimension 50
uid 121,0
)
*77 (MRCItem
litem &10
pos 4
dimension 100
uid 122,0
)
*78 (MRCItem
litem &11
pos 5
dimension 100
uid 123,0
)
*79 (MRCItem
litem &12
pos 6
dimension 50
uid 124,0
)
*80 (MRCItem
litem &13
pos 7
dimension 80
uid 125,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 112,0
vaOverrides [
]
)
]
)
uid 97,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *81 (LEmptyRow
)
uid 127,0
optionalChildren [
*82 (RefLabelRowHdr
)
*83 (TitleRowHdr
)
*84 (FilterRowHdr
)
*85 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*86 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*87 (GroupColHdr
tm "GroupColHdrMgr"
)
*88 (NameColHdr
tm "GenericNameColHdrMgr"
)
*89 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*90 (InitColHdr
tm "GenericValueColHdrMgr"
)
*91 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*92 (EolColHdr
tm "GenericEolColHdrMgr"
)
*93 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value ""
)
uid 176,0
)
*94 (LogGeneric
generic (GiElement
name "rs232BitNb"
type "positive"
value ""
)
uid 178,0
)
*95 (LogGeneric
generic (GiElement
name "rs232BaudRate"
type "real"
value ""
)
uid 180,0
)
*96 (LogGeneric
generic (GiElement
name "i2cBaudRate"
type "real"
value ""
)
uid 182,0
)
*97 (LogGeneric
generic (GiElement
name "i2cUpdateRate"
type "real"
value ""
)
uid 184,0
)
*98 (LogGeneric
generic (GiElement
name "sequenceAddressBitNb"
type "positive"
value ""
)
uid 186,0
)
*99 (LogGeneric
generic (GiElement
name "sequenceArgumentBitNb"
type "positive"
value ""
)
uid 188,0
)
*100 (LogGeneric
generic (GiElement
name "ledNb"
type "positive"
value ""
)
uid 744,0
)
*101 (LogGeneric
generic (GiElement
name "endSwitchNb"
type "positive"
value ""
)
uid 769,0
)
*102 (LogGeneric
generic (GiElement
name "hallSensorNb"
type "positive"
value ""
)
uid 771,0
)
*103 (LogGeneric
generic (GiElement
name "proximitySensorNb"
type "positive"
value ""
)
uid 773,0
)
*104 (LogGeneric
generic (GiElement
name "powerBoardAdcBitNb"
type "positive"
value ""
)
uid 1406,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 139,0
optionalChildren [
*105 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *106 (MRCItem
litem &81
pos 12
dimension 20
)
uid 141,0
optionalChildren [
*107 (MRCItem
litem &82
pos 0
dimension 20
uid 142,0
)
*108 (MRCItem
litem &83
pos 1
dimension 23
uid 143,0
)
*109 (MRCItem
litem &84
pos 2
hidden 1
dimension 20
uid 144,0
)
*110 (MRCItem
litem &93
pos 0
dimension 20
uid 177,0
)
*111 (MRCItem
litem &94
pos 1
dimension 20
uid 179,0
)
*112 (MRCItem
litem &95
pos 2
dimension 20
uid 181,0
)
*113 (MRCItem
litem &96
pos 3
dimension 20
uid 183,0
)
*114 (MRCItem
litem &97
pos 4
dimension 20
uid 185,0
)
*115 (MRCItem
litem &98
pos 5
dimension 20
uid 187,0
)
*116 (MRCItem
litem &99
pos 6
dimension 20
uid 189,0
)
*117 (MRCItem
litem &100
pos 7
dimension 20
uid 745,0
)
*118 (MRCItem
litem &101
pos 8
dimension 20
uid 770,0
)
*119 (MRCItem
litem &102
pos 9
dimension 20
uid 772,0
)
*120 (MRCItem
litem &103
pos 10
dimension 20
uid 774,0
)
*121 (MRCItem
litem &104
pos 11
dimension 20
uid 1407,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 145,0
optionalChildren [
*122 (MRCItem
litem &85
pos 0
dimension 20
uid 146,0
)
*123 (MRCItem
litem &87
pos 1
dimension 50
uid 147,0
)
*124 (MRCItem
litem &88
pos 2
dimension 187
uid 148,0
)
*125 (MRCItem
litem &89
pos 3
dimension 100
uid 149,0
)
*126 (MRCItem
litem &90
pos 4
dimension 50
uid 150,0
)
*127 (MRCItem
litem &91
pos 5
dimension 50
uid 151,0
)
*128 (MRCItem
litem &92
pos 6
dimension 80
uid 152,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 140,0
vaOverrides [
]
)
]
)
uid 126,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kart@control_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kart@control_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kart@control_tester"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kartControl_tester"
)
(vvPair
variable "date"
value "26.08.2015"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "26"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "kartControl_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Controller_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Controller_test/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Controller_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "kartControl_tester"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kart@control_tester\\interface"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kartControl_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "09:43:34"
)
(vvPair
variable "unit"
value "kartControl_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 96,0
optionalChildren [
*129 (SymbolBody
uid 8,0
optionalChildren [
*130 (CptPort
uid 1431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1432,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 1433,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1434,0
ro 270
va (VaSet
)
xt "30400,7000,31600,15200"
st "bt_connected"
ju 2
blo "31400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1435,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,19000,60900,20000"
st "bt_connected    : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_connected"
t "std_uLogic"
o 20
suid 155,0
)
)
)
*131 (CptPort
uid 1436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1437,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 1438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1439,0
ro 270
va (VaSet
)
xt "26400,7000,27600,11900"
st "bt_reset"
ju 2
blo "27400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1440,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,4000,59500,5000"
st "bt_reset        : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 156,0
)
)
)
*132 (CptPort
uid 1441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1442,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 1443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1444,0
ro 270
va (VaSet
)
xt "24400,7000,25600,11400"
st "bt_RxD"
ju 2
blo "25400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1445,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,2000,59800,3000"
st "bt_RxD          : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 157,0
)
)
)
*133 (CptPort
uid 1446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1447,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 1448,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1449,0
ro 270
va (VaSet
)
xt "22400,7000,23600,11400"
st "bt_TxD"
ju 2
blo "23400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1450,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,18000,60200,19000"
st "bt_TxD          : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 158,0
)
)
)
*134 (CptPort
uid 1451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1452,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 1453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1454,0
ro 270
va (VaSet
)
xt "28400,7000,29600,13300"
st "bt_VRegEn"
ju 2
blo "29400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1455,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,3000,60300,4000"
st "bt_VRegEn       : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 19
suid 159,0
)
)
)
*135 (CptPort
uid 1456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1457,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,5250,41375,6000"
)
tg (CPTG
uid 1458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1459,0
ro 270
va (VaSet
)
xt "40400,7000,41600,10400"
st "clock"
ju 2
blo "41400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1460,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,20000,59400,21000"
st "clock           : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 160,0
)
)
)
*136 (CptPort
uid 1461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1462,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152625,5250,153375,6000"
)
tg (CPTG
uid 1463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1464,0
ro 270
va (VaSet
)
xt "152400,7000,153600,10200"
st "coil1"
ju 2
blo "153400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1465,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,5000,58700,6000"
st "coil1           : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "coil1"
t "std_ulogic"
o 29
suid 161,0
)
)
)
*137 (CptPort
uid 1466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1467,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "150625,5250,151375,6000"
)
tg (CPTG
uid 1468,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1469,0
ro 270
va (VaSet
)
xt "150400,7000,151600,10200"
st "coil2"
ju 2
blo "151400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1470,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,6000,58700,7000"
st "coil2           : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "coil2"
t "std_ulogic"
o 28
suid 162,0
)
)
)
*138 (CptPort
uid 1471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1472,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148625,5250,149375,6000"
)
tg (CPTG
uid 1473,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1474,0
ro 270
va (VaSet
)
xt "148400,7000,149600,10200"
st "coil3"
ju 2
blo "149400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1475,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,7000,58700,8000"
st "coil3           : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "coil3"
t "std_ulogic"
o 27
suid 163,0
)
)
)
*139 (CptPort
uid 1476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1477,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146625,5250,147375,6000"
)
tg (CPTG
uid 1478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1479,0
ro 270
va (VaSet
)
xt "146400,7000,147600,10200"
st "coil4"
ju 2
blo "147400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1480,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,8000,58700,9000"
st "coil4           : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "coil4"
t "std_ulogic"
o 26
suid 164,0
)
)
)
*140 (CptPort
uid 1481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1482,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164625,5250,165375,6000"
)
tg (CPTG
uid 1483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1484,0
ro 270
va (VaSet
)
xt "164400,7000,165600,15500"
st "distancePulse"
ju 2
blo "165400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1485,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,21000,60400,22000"
st "distancePulse   : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "distancePulse"
t "std_ulogic"
o 37
suid 165,0
)
)
)
*141 (CptPort
uid 1486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1487,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166625,5250,167375,6000"
)
tg (CPTG
uid 1488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1489,0
ro 270
va (VaSet
)
xt "166400,7000,167600,15200"
st "distanceStart"
ju 2
blo "167400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1490,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,9000,59700,10000"
st "distanceStart   : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "distanceStart"
t "std_ulogic"
o 38
suid 166,0
)
)
)
*142 (CptPort
uid 1491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1492,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "174625,5250,175375,6000"
)
tg (CPTG
uid 1493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1494,0
ro 270
va (VaSet
)
xt "174400,7000,175600,14700"
st "endSwitches"
ju 2
blo "175400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1495,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,22000,72000,23000"
st "endSwitches     : OUT    std_ulogic_vector (1 to endSwitchNb) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to endSwitchNb)"
o 40
suid 167,0
)
)
)
*143 (CptPort
uid 1496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1497,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138625,5250,139375,6000"
)
tg (CPTG
uid 1498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1499,0
ro 270
va (VaSet
)
xt "138400,7000,139600,11900"
st "forwards"
ju 2
blo "139400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1500,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,10000,59500,11000"
st "forwards        : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 168,0
)
)
)
*144 (CptPort
uid 1501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1502,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170625,5250,171375,6000"
)
tg (CPTG
uid 1503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1504,0
ro 270
va (VaSet
)
xt "170400,7000,171600,13600"
st "hallPulses"
ju 2
blo "171400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1505,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,23000,71200,24000"
st "hallPulses      : OUT    std_ulogic_vector (1 to hallSensorNb) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to hallSensorNb)"
o 39
suid 169,0
)
)
)
*145 (CptPort
uid 1506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1507,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "178625,5250,179375,6000"
)
tg (CPTG
uid 1508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1509,0
ro 270
va (VaSet
)
xt "178400,7000,179600,9800"
st "leds"
ju 2
blo "179400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1510,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,11000,67300,12000"
st "leds            : IN     std_ulogic_vector (1 to ledNb) ;
"
)
thePort (LogicalPort
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(1 to ledNb)"
o 41
suid 170,0
)
)
)
*146 (CptPort
uid 1511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1512,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160625,5250,161375,6000"
)
tg (CPTG
uid 1513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1514,0
ro 270
va (VaSet
)
xt "160400,7000,161600,14900"
st "proxySClOut"
ju 2
blo "161400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1515,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,12000,73900,13000"
st "proxySClOut     : IN     std_ulogic_vector (1 to proximitySensorNb) ;
"
)
thePort (LogicalPort
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 36
suid 171,0
)
)
)
*147 (CptPort
uid 1516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1517,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156625,5250,157375,6000"
)
tg (CPTG
uid 1518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1519,0
ro 270
va (VaSet
)
xt "156400,7000,157600,14400"
st "proxySDaIn"
ju 2
blo "157400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1520,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,24000,74400,25000"
st "proxySDaIn      : OUT    std_ulogic_vector (1 to proximitySensorNb) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 33
suid 172,0
)
)
)
*148 (CptPort
uid 1521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1522,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158625,5250,159375,6000"
)
tg (CPTG
uid 1523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1524,0
ro 270
va (VaSet
)
xt "158400,7000,159600,15200"
st "proxySDaOut"
ju 2
blo "159400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1525,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,13000,74200,14000"
st "proxySDaOut     : IN     std_ulogic_vector (1 to proximitySensorNb) ;
"
)
thePort (LogicalPort
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 34
suid 173,0
)
)
)
*149 (CptPort
uid 1526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1527,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136625,5250,137375,6000"
)
tg (CPTG
uid 1528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1529,0
ro 270
va (VaSet
)
xt "136400,7000,137600,9900"
st "pwm"
ju 2
blo "137400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1530,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,14000,59500,15000"
st "pwm             : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "pwm"
t "std_ulogic"
o 18
suid 174,0
)
)
)
*150 (CptPort
uid 1531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1532,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,5250,43375,6000"
)
tg (CPTG
uid 1533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1534,0
ro 270
va (VaSet
)
xt "42400,7000,43600,10300"
st "reset"
ju 2
blo "43400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1535,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,25000,59400,26000"
st "reset           : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 175,0
)
)
)
*151 (CptPort
uid 1536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1537,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144625,5250,145375,6000"
)
tg (CPTG
uid 1538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1539,0
ro 270
va (VaSet
)
xt "144400,7000,145600,14100"
st "stepperEnd"
ju 2
blo "145400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1540,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,26000,60400,27000"
st "stepperEnd      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 25
suid 176,0
)
)
)
*152 (CptPort
uid 1541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1542,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142625,5250,143375,6000"
)
tg (CPTG
uid 1543,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1544,0
ro 270
va (VaSet
)
xt "142400,7000,143600,17200"
st "stepperTestMode"
ju 2
blo "143400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1545,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,27000,61300,28000"
st "stepperTestMode : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "stepperTestMode"
t "std_ulogic"
o 24
suid 177,0
)
)
)
*153 (CptPort
uid 1546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1547,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 1548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1549,0
ro 270
va (VaSet
)
xt "36400,7000,37600,12400"
st "uart_RxD"
ju 2
blo "37400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1550,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,15000,60000,16000"
st "uart_RxD        : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 178,0
)
)
)
*154 (CptPort
uid 1551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1552,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 1553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1554,0
ro 270
va (VaSet
)
xt "34400,7000,35600,12400"
st "uart_TxD"
ju 2
blo "35400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1555,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,28000,59700,29000"
st "uart_TxD        : OUT    std_uLogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 179,0
)
)
)
*155 (CptPort
uid 1556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1557,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182625,5250,183375,6000"
)
tg (CPTG
uid 1558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1559,0
ro 270
va (VaSet
)
xt "182400,7000,183600,10700"
st "VINm"
ju 2
blo "183400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1560,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,16000,58700,17000"
st "VINm            : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VINm"
t "integer"
o 41
suid 180,0
)
)
)
*156 (CptPort
uid 1561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1562,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184625,5250,185375,6000"
)
tg (CPTG
uid 1563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1564,0
ro 270
va (VaSet
)
xt "184400,7000,185600,10400"
st "VINp"
ju 2
blo "185400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1565,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,17000,58400,18000"
st "VINp            : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VINp"
t "integer"
o 42
suid 181,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,193000,14000"
)
oxt "15000,6000,147000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
)
xt "98650,8800,107650,10000"
st "Controller_test"
blo "98650,9800"
)
second (Text
uid 12,0
va (VaSet
)
xt "98650,10000,109350,11200"
st "kartControl_tester"
blo "98650,11000"
)
)
gi *157 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "81000,6000,96600,20000"
st "Generic Declarations

clockFrequency        real       
rs232BitNb            positive   
rs232BaudRate         real       
i2cBaudRate           real       
i2cUpdateRate         real       
sequenceAddressBitNb  positive   
sequenceArgumentBitNb positive   
ledNb                 positive   
endSwitchNb           positive   
hallSensorNb          positive   
proximitySensorNb     positive   
powerBoardAdcBitNb    positive   "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "real"
value ""
)
(GiElement
name "rs232BitNb"
type "positive"
value ""
)
(GiElement
name "rs232BaudRate"
type "real"
value ""
)
(GiElement
name "i2cBaudRate"
type "real"
value ""
)
(GiElement
name "i2cUpdateRate"
type "real"
value ""
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value ""
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value ""
)
(GiElement
name "ledNb"
type "positive"
value ""
)
(GiElement
name "endSwitchNb"
type "positive"
value ""
)
(GiElement
name "hallSensorNb"
type "positive"
value ""
)
(GiElement
name "proximitySensorNb"
type "positive"
value ""
)
(GiElement
name "powerBoardAdcBitNb"
type "positive"
value ""
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *158 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 17,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*160 (MLText
uid 18,0
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,13600,6000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
windowSize "56,81,1075,771"
viewArea "-500,-500,71500,48820"
cachedDiagramExtent "0,0,193000,30000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,5200,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Controller_test"
entityName "kartControl_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,31000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "20350,14800,25650,16000"
st "<library>"
blo "20350,15800"
)
second (Text
va (VaSet
)
xt "20350,16000,24250,17200"
st "<cell>"
blo "20350,17000"
)
)
gi *161 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,12000,9700,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
)
portVis (PortSigDisplay
sTC 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1950"
st "In0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,4300,1950"
st "Buffer0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *162 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,0,49000,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,1000,45400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,29000,45000,30000"
st "User:"
blo "42000,29800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "42000,0,49600,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,30000,44000,30000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1619,0
activeModelName "Symbol:GEN"
)
