Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 22 13:49:15 2022
| Host         : DESKTOP-GS26EEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     36          
TIMING-20  Warning           Non-clocked latch               32          
TIMING-23  Warning           Combinational loop found        1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (131)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (131)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SENSOR (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_SEM/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_SEM/a_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk_BUFG_inst/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   82          inf        0.000                      0                   82           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.129ns  (logic 4.134ns (50.854%)  route 3.995ns (49.146%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.668     1.124    Inst_SEM/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.124     1.248 r  Inst_SEM/LUZ_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.327     4.575    LUZ_R_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554     8.129 r  LUZ_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.129    LUZ_R[1]
    V14                                                               r  LUZ_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 2.314ns (31.713%)  route 4.983ns (68.287%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[8]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/k_reg[8]/Q
                         net (fo=4, routed)           1.251     1.707    Inst_SEM/k_reg[8]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.124     1.831 r  Inst_SEM/next_state2_carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.831    Inst_SEM/next_state2_carry__0_i_18_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.344 r  Inst_SEM/next_state2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.344    Inst_SEM/next_state2_carry__0_i_10_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Inst_SEM/next_state2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.461    Inst_SEM/next_state2_carry__0_i_9_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.578 r  Inst_SEM/next_state2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_SEM/next_state2_carry__1_i_10_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  Inst_SEM/next_state2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.695    Inst_SEM/next_state2_carry__1_i_9_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.010 f  Inst_SEM/next_state2_carry__2_i_10/O[3]
                         net (fo=3, routed)           0.811     3.822    Inst_SEM/next_state3[27]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.307     4.129 f  Inst_SEM/FSM_onehot_current_state[4]_i_9/O
                         net (fo=1, routed)           1.123     5.252    Inst_SEM/FSM_onehot_current_state[4]_i_9_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  Inst_SEM/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.800     6.176    Inst_SEM/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     6.300 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.997     7.297    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y101         FDSE                                         r  Inst_SEM/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 2.314ns (31.713%)  route 4.983ns (68.287%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[8]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/k_reg[8]/Q
                         net (fo=4, routed)           1.251     1.707    Inst_SEM/k_reg[8]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.124     1.831 r  Inst_SEM/next_state2_carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.831    Inst_SEM/next_state2_carry__0_i_18_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.344 r  Inst_SEM/next_state2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.344    Inst_SEM/next_state2_carry__0_i_10_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Inst_SEM/next_state2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.461    Inst_SEM/next_state2_carry__0_i_9_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.578 r  Inst_SEM/next_state2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_SEM/next_state2_carry__1_i_10_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  Inst_SEM/next_state2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.695    Inst_SEM/next_state2_carry__1_i_9_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.010 f  Inst_SEM/next_state2_carry__2_i_10/O[3]
                         net (fo=3, routed)           0.811     3.822    Inst_SEM/next_state3[27]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.307     4.129 f  Inst_SEM/FSM_onehot_current_state[4]_i_9/O
                         net (fo=1, routed)           1.123     5.252    Inst_SEM/FSM_onehot_current_state[4]_i_9_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  Inst_SEM/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.800     6.176    Inst_SEM/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     6.300 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.997     7.297    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y101         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_V[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.025ns (55.879%)  route 3.178ns (44.121%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           3.178     3.634    LUZ_V_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.203 r  LUZ_V_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.203    LUZ_V[1]
    V11                                                               r  LUZ_V[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 4.026ns (56.164%)  route 3.143ns (43.836%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[4]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           3.143     3.599    LUZ_A_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570     7.169 r  LUZ_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.169    LUZ_A[1]
    V12                                                               r  LUZ_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 4.100ns (57.652%)  route 3.012ns (42.348%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.898     1.354    Inst_SEM/Q[2]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.478 r  Inst_SEM/LUZ_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.114     3.592    LUZ_R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.112 r  LUZ_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.112    LUZ_R[0]
    H17                                                               r  LUZ_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 2.314ns (33.184%)  route 4.659ns (66.816%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[8]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/k_reg[8]/Q
                         net (fo=4, routed)           1.251     1.707    Inst_SEM/k_reg[8]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.124     1.831 r  Inst_SEM/next_state2_carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.831    Inst_SEM/next_state2_carry__0_i_18_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.344 r  Inst_SEM/next_state2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.344    Inst_SEM/next_state2_carry__0_i_10_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Inst_SEM/next_state2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.461    Inst_SEM/next_state2_carry__0_i_9_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.578 r  Inst_SEM/next_state2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_SEM/next_state2_carry__1_i_10_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  Inst_SEM/next_state2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.695    Inst_SEM/next_state2_carry__1_i_9_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.010 f  Inst_SEM/next_state2_carry__2_i_10/O[3]
                         net (fo=3, routed)           0.811     3.822    Inst_SEM/next_state3[27]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.307     4.129 f  Inst_SEM/FSM_onehot_current_state[4]_i_9/O
                         net (fo=1, routed)           1.123     5.252    Inst_SEM/FSM_onehot_current_state[4]_i_9_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  Inst_SEM/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.800     6.176    Inst_SEM/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     6.300 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.674     6.973    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 2.314ns (33.184%)  route 4.659ns (66.816%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[8]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/k_reg[8]/Q
                         net (fo=4, routed)           1.251     1.707    Inst_SEM/k_reg[8]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.124     1.831 r  Inst_SEM/next_state2_carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.831    Inst_SEM/next_state2_carry__0_i_18_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.344 r  Inst_SEM/next_state2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.344    Inst_SEM/next_state2_carry__0_i_10_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Inst_SEM/next_state2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.461    Inst_SEM/next_state2_carry__0_i_9_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.578 r  Inst_SEM/next_state2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_SEM/next_state2_carry__1_i_10_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  Inst_SEM/next_state2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.695    Inst_SEM/next_state2_carry__1_i_9_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.010 f  Inst_SEM/next_state2_carry__2_i_10/O[3]
                         net (fo=3, routed)           0.811     3.822    Inst_SEM/next_state3[27]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.307     4.129 f  Inst_SEM/FSM_onehot_current_state[4]_i_9/O
                         net (fo=1, routed)           1.123     5.252    Inst_SEM/FSM_onehot_current_state[4]_i_9_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  Inst_SEM/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.800     6.176    Inst_SEM/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     6.300 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.674     6.973    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 2.314ns (33.184%)  route 4.659ns (66.816%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[8]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/k_reg[8]/Q
                         net (fo=4, routed)           1.251     1.707    Inst_SEM/k_reg[8]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.124     1.831 r  Inst_SEM/next_state2_carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.831    Inst_SEM/next_state2_carry__0_i_18_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.344 r  Inst_SEM/next_state2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.344    Inst_SEM/next_state2_carry__0_i_10_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Inst_SEM/next_state2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.461    Inst_SEM/next_state2_carry__0_i_9_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.578 r  Inst_SEM/next_state2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_SEM/next_state2_carry__1_i_10_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  Inst_SEM/next_state2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.695    Inst_SEM/next_state2_carry__1_i_9_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.010 f  Inst_SEM/next_state2_carry__2_i_10/O[3]
                         net (fo=3, routed)           0.811     3.822    Inst_SEM/next_state3[27]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.307     4.129 f  Inst_SEM/FSM_onehot_current_state[4]_i_9/O
                         net (fo=1, routed)           1.123     5.252    Inst_SEM/FSM_onehot_current_state[4]_i_9_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  Inst_SEM/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.800     6.176    Inst_SEM/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     6.300 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.674     6.973    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LUZ_V[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 4.009ns (65.340%)  route 2.126ns (34.660%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           2.126     2.582    LUZ_V_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.135 r  LUZ_V_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.135    LUZ_V[0]
    J13                                                               r  LUZ_V[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SEM/k_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[12]/C
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/k_reg[12]/Q
                         net (fo=4, routed)           0.190     0.331    Inst_SEM/k_reg[12]
    SLICE_X2Y100         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[16]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/k_reg[16]/Q
                         net (fo=4, routed)           0.190     0.331    Inst_SEM/k_reg[16]
    SLICE_X2Y101         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[20]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/k_reg[20]/Q
                         net (fo=4, routed)           0.190     0.331    Inst_SEM/k_reg[20]
    SLICE_X2Y102         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[24]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/k_reg[24]/Q
                         net (fo=4, routed)           0.190     0.331    Inst_SEM/k_reg[24]
    SLICE_X2Y103         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[28]/C
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/k_reg[28]/Q
                         net (fo=4, routed)           0.190     0.331    Inst_SEM/k_reg[28]
    SLICE_X2Y104         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[4]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/k_reg[4]/Q
                         net (fo=4, routed)           0.190     0.331    Inst_SEM/k_reg[4]
    SLICE_X2Y98          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[0]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/k_reg[0]/Q
                         net (fo=4, routed)           0.192     0.333    Inst_SEM/k_reg[0]
    SLICE_X2Y97          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.671%)  route 0.197ns (58.329%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.197     0.338    Inst_SEM/Q[2]
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.571%)  route 0.198ns (58.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.198     0.339    Inst_SEM/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.263%)  route 0.209ns (59.737%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_SEM/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.209     0.350    Inst_SEM/Q[0]
    SLICE_X0Y101         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





