#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Apr  2 14:40:17 2022
# Process ID: 11452
# Current directory: D:/intelight/intelight/intelight.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: D:/intelight/intelight/intelight.runs/synth_1/system_wrapper.vds
# Journal file: D:/intelight/intelight/intelight.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1324.508 ; gain = 0.000
Command: synth_design -top system_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [D:/intelight/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4975]
INFO: [Synth 8-6157] synthesizing module 'AGENT_imp_YX08AZ' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_PG_0_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PG_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_PG_0_3' (1#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PG_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_QA_0_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_QA_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_QA_0_3' (2#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_QA_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'debug_max_next_qA' of module 'system_QA_0_3' is unconnected for instance 'QA_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:91]
WARNING: [Synth 8-7071] port 'debug_chos_curr_qA' of module 'system_QA_0_3' is unconnected for instance 'QA_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:91]
WARNING: [Synth 8-7071] port 'debug_curr_qA0' of module 'system_QA_0_3' is unconnected for instance 'QA_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:91]
WARNING: [Synth 8-7071] port 'debug_curr_qA1' of module 'system_QA_0_3' is unconnected for instance 'QA_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:91]
WARNING: [Synth 8-7071] port 'debug_curr_qA2' of module 'system_QA_0_3' is unconnected for instance 'QA_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:91]
WARNING: [Synth 8-7071] port 'debug_curr_qA3' of module 'system_QA_0_3' is unconnected for instance 'QA_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:91]
WARNING: [Synth 8-7023] instance 'QA_0' of module 'system_QA_0_3' has 18 connections declared, but only 12 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:91]
INFO: [Synth 8-6155] done synthesizing module 'AGENT_imp_YX08AZ' (3#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-7071] port 'act_greed_0' of module 'AGENT_imp_YX08AZ' is unconnected for instance 'AGENT' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5252]
WARNING: [Synth 8-7023] instance 'AGENT' of module 'AGENT_imp_YX08AZ' has 16 connections declared, but only 15 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5252]
INFO: [Synth 8-6157] synthesizing module 'system_CU_0_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_CU_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_CU_0_3' (4#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_CU_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'wire_sc' of module 'system_CU_0_3' is unconnected for instance 'CU_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5268]
WARNING: [Synth 8-7071] port 'wire_ec' of module 'system_CU_0_3' is unconnected for instance 'CU_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5268]
WARNING: [Synth 8-7071] port 'wire_cs' of module 'system_CU_0_3' is unconnected for instance 'CU_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5268]
WARNING: [Synth 8-7023] instance 'CU_0' of module 'system_CU_0_3' has 17 connections declared, but only 14 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5268]
INFO: [Synth 8-6157] synthesizing module 'EV_imp_1QWL980' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:106]
INFO: [Synth 8-6157] synthesizing module 'system_RD_0_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_RD_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_RD_0_3' (5#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_RD_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'sel' of module 'system_RD_0_3' is unconnected for instance 'RD_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:253]
WARNING: [Synth 8-7071] port 'w_min' of module 'system_RD_0_3' is unconnected for instance 'RD_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:253]
WARNING: [Synth 8-7071] port 'w_max' of module 'system_RD_0_3' is unconnected for instance 'RD_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:253]
WARNING: [Synth 8-7071] port 'w_act' of module 'system_RD_0_3' is unconnected for instance 'RD_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:253]
WARNING: [Synth 8-7023] instance 'RD_0' of module 'system_RD_0_3' has 13 connections declared, but only 9 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:253]
INFO: [Synth 8-6157] synthesizing module 'system_SD_0_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_SD_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_SD_0_3' (6#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_SD_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'EV_imp_1QWL980' (7#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:106]
WARNING: [Synth 8-7071] port 'level_r0_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'level_r1_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'level_r2_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'level_r3_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'panjang_r0_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'panjang_r1_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'panjang_r2_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'panjang_r3_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'panjang_w0_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'panjang_w1_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'panjang_w2_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7071] port 'panjang_w3_0' of module 'EV_imp_1QWL980' is unconnected for instance 'EV' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
WARNING: [Synth 8-7023] instance 'EV' of module 'EV_imp_1QWL980' has 36 connections declared, but only 24 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5283]
INFO: [Synth 8-6157] synthesizing module 'PS_imp_10UUVIW' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:297]
INFO: [Synth 8-6157] synthesizing module 'system_axi_intc_0_0' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_intc_0_0' (8#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (9#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ps7_0_axi_periph_1' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5703]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_YLMWV3' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:3089]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (10#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_YLMWV3' (11#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:3089]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1MI8Z0U' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:3379]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1MI8Z0U' (12#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:3379]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1XNYRB0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:3609]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1XNYRB0' (13#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:3609]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_NPX0Z1' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:3839]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_NPX0Z1' (14#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:3839]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1ARALW8' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4069]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1ARALW8' (15#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4069]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1X79OP' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4299]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (16#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4522]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4522]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_1' has 56 connections declared, but only 54 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4522]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1X79OP' (17#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4299]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_KVF13I' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4579]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (18#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_pc_2' is unconnected for instance 'auto_pc' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4894]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_pc_2' is unconnected for instance 'auto_pc' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4894]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_2' has 79 connections declared, but only 77 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4894]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_KVF13I' (19#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4579]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (20#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ps7_0_axi_periph_1' (21#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:5703]
INFO: [Synth 8-6157] synthesizing module 'system_rst_ps7_0_50M_1' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_rst_ps7_0_50M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_ps7_0_50M_1' (22#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_rst_ps7_0_50M_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps7_0_50M_1' is unconnected for instance 'rst_ps7_0_50M' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1311]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps7_0_50M_1' is unconnected for instance 'rst_ps7_0_50M' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1311]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps7_0_50M_1' is unconnected for instance 'rst_ps7_0_50M' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1311]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'system_rst_ps7_0_50M_1' has 10 connections declared, but only 7 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'PS_imp_10UUVIW' (23#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:297]
INFO: [Synth 8-6157] synthesizing module 'RAM_Block_imp_N0OGGK' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2325]
INFO: [Synth 8-6157] synthesizing module 'RAM_0_imp_1H0JBHN' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1321]
INFO: [Synth 8-6157] synthesizing module 'system_Action_RAM_0_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_Action_RAM_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_Action_RAM_0_3' (24#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_Action_RAM_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'system_Action_RAM_0_3' is unconnected for instance 'Action_RAM_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1499]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_Action_RAM_0_3' is unconnected for instance 'Action_RAM_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1499]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_Action_RAM_0_3' is unconnected for instance 'Action_RAM_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1499]
WARNING: [Synth 8-7023] instance 'Action_RAM_0' of module 'system_Action_RAM_0_3' has 16 connections declared, but only 13 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1499]
INFO: [Synth 8-6157] synthesizing module 'system_PL_RAM_0_2' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PL_RAM_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_PL_RAM_0_2' (25#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PL_RAM_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'system_PL_RAM_0_2' is unconnected for instance 'PL_RAM_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1513]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_PL_RAM_0_2' is unconnected for instance 'PL_RAM_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1513]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_PL_RAM_0_2' is unconnected for instance 'PL_RAM_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1513]
WARNING: [Synth 8-7023] instance 'PL_RAM_0' of module 'system_PL_RAM_0_2' has 16 connections declared, but only 13 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1513]
INFO: [Synth 8-6157] synthesizing module 'system_axi_bram_ctrl_0_0' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_bram_ctrl_0_0' (26#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_0_imp_1H0JBHN' (27#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1321]
INFO: [Synth 8-6157] synthesizing module 'RAM_1_imp_71Q6AN' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1572]
INFO: [Synth 8-6157] synthesizing module 'system_Action_RAM_1_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_Action_RAM_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_Action_RAM_1_3' (28#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_Action_RAM_1_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'system_Action_RAM_1_3' is unconnected for instance 'Action_RAM_1' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1750]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_Action_RAM_1_3' is unconnected for instance 'Action_RAM_1' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1750]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_Action_RAM_1_3' is unconnected for instance 'Action_RAM_1' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1750]
WARNING: [Synth 8-7023] instance 'Action_RAM_1' of module 'system_Action_RAM_1_3' has 16 connections declared, but only 13 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1750]
INFO: [Synth 8-6157] synthesizing module 'system_PL_RAM_1_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PL_RAM_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_PL_RAM_1_3' (29#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PL_RAM_1_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'system_PL_RAM_1_3' is unconnected for instance 'PL_RAM_1' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1764]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_PL_RAM_1_3' is unconnected for instance 'PL_RAM_1' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1764]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_PL_RAM_1_3' is unconnected for instance 'PL_RAM_1' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1764]
WARNING: [Synth 8-7023] instance 'PL_RAM_1' of module 'system_PL_RAM_1_3' has 16 connections declared, but only 13 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1764]
INFO: [Synth 8-6157] synthesizing module 'system_axi_bram_ctrl_0_1' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_bram_ctrl_0_1' (30#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_1_imp_71Q6AN' (31#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1572]
INFO: [Synth 8-6157] synthesizing module 'RAM_2_imp_B944OY' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1823]
INFO: [Synth 8-6157] synthesizing module 'system_Action_RAM_2_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_Action_RAM_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_Action_RAM_2_3' (32#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_Action_RAM_2_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'system_Action_RAM_2_3' is unconnected for instance 'Action_RAM_2' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2001]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_Action_RAM_2_3' is unconnected for instance 'Action_RAM_2' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2001]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_Action_RAM_2_3' is unconnected for instance 'Action_RAM_2' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2001]
WARNING: [Synth 8-7023] instance 'Action_RAM_2' of module 'system_Action_RAM_2_3' has 16 connections declared, but only 13 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2001]
INFO: [Synth 8-6157] synthesizing module 'system_PL_RAM_2_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PL_RAM_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_PL_RAM_2_3' (33#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PL_RAM_2_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'system_PL_RAM_2_3' is unconnected for instance 'PL_RAM_2' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2015]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_PL_RAM_2_3' is unconnected for instance 'PL_RAM_2' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2015]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_PL_RAM_2_3' is unconnected for instance 'PL_RAM_2' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2015]
WARNING: [Synth 8-7023] instance 'PL_RAM_2' of module 'system_PL_RAM_2_3' has 16 connections declared, but only 13 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2015]
INFO: [Synth 8-6157] synthesizing module 'system_axi_bram_ctrl_0_2' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_bram_ctrl_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_bram_ctrl_0_2' (34#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_bram_ctrl_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_2_imp_B944OY' (35#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:1823]
INFO: [Synth 8-6157] synthesizing module 'RAM_3_imp_13O527Q' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2074]
INFO: [Synth 8-6157] synthesizing module 'system_Action_RAM_3_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_Action_RAM_3_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_Action_RAM_3_3' (36#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_Action_RAM_3_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'system_Action_RAM_3_3' is unconnected for instance 'Action_RAM_3' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2252]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_Action_RAM_3_3' is unconnected for instance 'Action_RAM_3' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2252]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_Action_RAM_3_3' is unconnected for instance 'Action_RAM_3' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2252]
WARNING: [Synth 8-7023] instance 'Action_RAM_3' of module 'system_Action_RAM_3_3' has 16 connections declared, but only 13 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2252]
INFO: [Synth 8-6157] synthesizing module 'system_PL_RAM_3_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PL_RAM_3_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_PL_RAM_3_3' (37#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_PL_RAM_3_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'system_PL_RAM_3_3' is unconnected for instance 'PL_RAM_3' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2266]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_PL_RAM_3_3' is unconnected for instance 'PL_RAM_3' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2266]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_PL_RAM_3_3' is unconnected for instance 'PL_RAM_3' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2266]
WARNING: [Synth 8-7023] instance 'PL_RAM_3' of module 'system_PL_RAM_3_3' has 16 connections declared, but only 13 given [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2266]
INFO: [Synth 8-6157] synthesizing module 'system_axi_bram_ctrl_0_3' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_bram_ctrl_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_bram_ctrl_0_3' (38#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_axi_bram_ctrl_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_3_imp_13O527Q' (39#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2074]
INFO: [Synth 8-6157] synthesizing module 'system_cnst_0_4bit_3' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_cnst_0_4bit_3/synth/system_cnst_0_4bit_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (40#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_cnst_0_4bit_3' (41#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_cnst_0_4bit_3/synth/system_cnst_0_4bit_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Block_imp_N0OGGK' (42#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:2325]
INFO: [Synth 8-6157] synthesizing module 'system_bram_input_interface_0_2' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_bram_input_interface_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_bram_input_interface_0_2' (43#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_bram_input_interface_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_bram_output_interface_0_2' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_bram_output_interface_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_bram_output_interface_0_2' (44#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_bram_output_interface_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_intelight_mem_0_1' [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_intelight_mem_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_intelight_mem_0_1' (45#1) [D:/intelight/intelight/intelight.runs/synth_1/.Xil/Vivado-11452-DESKTOP-LNFBGQQ/realtime/system_intelight_mem_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (46#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v:4975]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (47#1) [D:/intelight/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1324.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/PS/processing_system7_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/PS/processing_system7_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/PS/axi_intc_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/PS/axi_intc_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_in_context.xdc] for cell 'system_i/PS/rst_ps7_0_50M'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_in_context.xdc] for cell 'system_i/PS/rst_ps7_0_50M'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/PS/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/PS/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2/system_auto_pc_1_in_context.xdc] for cell 'system_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2/system_auto_pc_1_in_context.xdc] for cell 'system_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_0_in_context.xdc] for cell 'system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_0_in_context.xdc] for cell 'system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PG_0_3/system_PG_0_3/system_PG_0_1_in_context.xdc] for cell 'system_i/AGENT/PG_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PG_0_3/system_PG_0_3/system_PG_0_1_in_context.xdc] for cell 'system_i/AGENT/PG_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_QA_0_3/system_QA_0_3/system_QA_0_1_in_context.xdc] for cell 'system_i/AGENT/QA_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_QA_0_3/system_QA_0_3/system_QA_0_1_in_context.xdc] for cell 'system_i/AGENT/QA_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_CU_0_3/system_CU_0_3/testbench_CU_0_0_in_context.xdc] for cell 'system_i/CU_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_CU_0_3/system_CU_0_3/testbench_CU_0_0_in_context.xdc] for cell 'system_i/CU_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_SD_0_3/system_SD_0_3/system_SD_0_1_in_context.xdc] for cell 'system_i/EV/SD_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_SD_0_3/system_SD_0_3/system_SD_0_1_in_context.xdc] for cell 'system_i/EV/SD_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_RD_0_3/system_RD_0_3/system_RD_0_3_in_context.xdc] for cell 'system_i/EV/RD_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_RD_0_3/system_RD_0_3/system_RD_0_3_in_context.xdc] for cell 'system_i/EV/RD_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_2_3/system_Action_RAM_2_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_2/Action_RAM_2'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_2_3/system_Action_RAM_2_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_2/Action_RAM_2'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_2_3/system_PL_RAM_2_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_2/PL_RAM_2'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_2_3/system_PL_RAM_2_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_2/PL_RAM_2'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_2/system_axi_bram_ctrl_0_2/system_axi_bram_ctrl_0_2_in_context.xdc] for cell 'system_i/RAM_Block/RAM_2/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_2/system_axi_bram_ctrl_0_2/system_axi_bram_ctrl_0_2_in_context.xdc] for cell 'system_i/RAM_Block/RAM_2/axi_bram_ctrl_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_1_3/system_Action_RAM_1_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_1/Action_RAM_1'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_1_3/system_Action_RAM_1_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_1/Action_RAM_1'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_1_3/system_PL_RAM_1_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_1/PL_RAM_1'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_1_3/system_PL_RAM_1_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_1/PL_RAM_1'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1_in_context.xdc] for cell 'system_i/RAM_Block/RAM_1/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1_in_context.xdc] for cell 'system_i/RAM_Block/RAM_1/axi_bram_ctrl_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_3_3/system_Action_RAM_3_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_3/Action_RAM_3'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_3_3/system_Action_RAM_3_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_3/Action_RAM_3'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_3_3/system_PL_RAM_3_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_3/PL_RAM_3'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_3_3/system_PL_RAM_3_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_3/PL_RAM_3'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_3/system_axi_bram_ctrl_0_3/system_axi_bram_ctrl_0_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_3/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_3/system_axi_bram_ctrl_0_3/system_axi_bram_ctrl_0_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_3/axi_bram_ctrl_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_0_2/system_PL_RAM_0_2/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_0/PL_RAM_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_0_2/system_PL_RAM_0_2/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_0/PL_RAM_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_0_3/system_Action_RAM_0_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_0/Action_RAM_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_0_3/system_Action_RAM_0_3/bram_blk_mem_gen_1_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_0/Action_RAM_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_0/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0_in_context.xdc] for cell 'system_i/RAM_Block/RAM_0/axi_bram_ctrl_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_bram_input_interface_0_2/system_bram_input_interface_0_2/testbench_bram_input_interface_0_0_in_context.xdc] for cell 'system_i/bram_input_interface_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_bram_input_interface_0_2/system_bram_input_interface_0_2/testbench_bram_input_interface_0_0_in_context.xdc] for cell 'system_i/bram_input_interface_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_bram_output_interface_0_2/system_bram_output_interface_0_2/system_bram_output_interface_0_0_in_context.xdc] for cell 'system_i/bram_output_interface_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_bram_output_interface_0_2/system_bram_output_interface_0_2/system_bram_output_interface_0_0_in_context.xdc] for cell 'system_i/bram_output_interface_0'
Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_intelight_mem_0_1/system_intelight_mem_0_1/system_intelight_mem_0_0_in_context.xdc] for cell 'system_i/intelight_mem_0'
Finished Parsing XDC File [d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_intelight_mem_0_1/system_intelight_mem_0_1/system_intelight_mem_0_0_in_context.xdc] for cell 'system_i/intelight_mem_0'
Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'start'. [D:/intelight/PYNQ-Z1_C.xdc:27]
Finished Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/intelight/PYNQ-Z1_C.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/intelight/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/intelight/intelight/intelight.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/intelight/intelight/intelight.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/PS/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/PS/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/PS/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/PS/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/PS/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/AGENT/PG_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/AGENT/QA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/CU_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/EV/SD_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/EV/RD_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/cnst_0_4bit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_2/Action_RAM_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_2/PL_RAM_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_1/Action_RAM_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_1/PL_RAM_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_3/Action_RAM_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_3/PL_RAM_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_0/PL_RAM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_0/Action_RAM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/RAM_Block/RAM_0/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/bram_input_interface_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/bram_output_interface_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/intelight_mem_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1324.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1358.871 ; gain = 34.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1359.688 ; gain = 35.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1379.340 ; gain = 54.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1383.852 ; gain = 59.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1383.852 ; gain = 59.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1383.852 ; gain = 59.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1383.852 ; gain = 59.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1383.852 ; gain = 59.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1383.852 ; gain = 59.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |system_CU_0_3                    |         1|
|2     |system_bram_input_interface_0_2  |         1|
|3     |system_bram_output_interface_0_2 |         1|
|4     |system_intelight_mem_0_1         |         1|
|5     |system_PG_0_3                    |         1|
|6     |system_QA_0_3                    |         1|
|7     |system_RD_0_3                    |         1|
|8     |system_SD_0_3                    |         1|
|9     |system_xbar_0                    |         1|
|10    |system_auto_pc_0                 |         1|
|11    |system_auto_pc_1                 |         1|
|12    |system_auto_pc_2                 |         1|
|13    |system_axi_intc_0_0              |         1|
|14    |system_processing_system7_0_0    |         1|
|15    |system_rst_ps7_0_50M_1           |         1|
|16    |system_Action_RAM_0_3            |         1|
|17    |system_PL_RAM_0_2                |         1|
|18    |system_axi_bram_ctrl_0_0         |         1|
|19    |system_Action_RAM_1_3            |         1|
|20    |system_PL_RAM_1_3                |         1|
|21    |system_axi_bram_ctrl_0_1         |         1|
|22    |system_Action_RAM_2_3            |         1|
|23    |system_PL_RAM_2_3                |         1|
|24    |system_axi_bram_ctrl_0_2         |         1|
|25    |system_Action_RAM_3_3            |         1|
|26    |system_PL_RAM_3_3                |         1|
|27    |system_axi_bram_ctrl_0_3         |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |system_Action_RAM_0            |     1|
|2     |system_Action_RAM_1            |     1|
|3     |system_Action_RAM_2            |     1|
|4     |system_Action_RAM_3            |     1|
|5     |system_CU_0                    |     1|
|6     |system_PG_0                    |     1|
|7     |system_PL_RAM_0                |     1|
|8     |system_PL_RAM_1                |     1|
|9     |system_PL_RAM_2                |     1|
|10    |system_PL_RAM_3                |     1|
|11    |system_QA_0                    |     1|
|12    |system_RD_0                    |     1|
|13    |system_SD_0                    |     1|
|14    |system_auto_pc                 |     3|
|17    |system_axi_bram_ctrl_0         |     4|
|21    |system_axi_intc_0              |     1|
|22    |system_bram_input_interface_0  |     1|
|23    |system_bram_output_interface_0 |     1|
|24    |system_intelight_mem_0         |     1|
|25    |system_processing_system7_0    |     1|
|26    |system_rst_ps7_0_50M           |     1|
|27    |system_xbar                    |     1|
|28    |OBUF                           |     3|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1383.852 ; gain = 59.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1383.852 ; gain = 59.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1383.852 ; gain = 59.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1395.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1415.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 185421c8
INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1415.562 ; gain = 91.055
INFO: [Common 17-1381] The checkpoint 'D:/intelight/intelight/intelight.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  2 14:41:52 2022...
