

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Mon Jul 28 11:39:41 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.607 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.180 us|  0.180 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       34|       34|         5|          2|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_333 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_118"   --->   Operation 10 'read' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_334 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_117"   --->   Operation 11 'read' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_335 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_116"   --->   Operation 12 'read' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_336 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_115"   --->   Operation 13 'read' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_337 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_114"   --->   Operation 14 'read' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_338 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_113"   --->   Operation 15 'read' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_339 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_112"   --->   Operation 16 'read' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_340 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_111"   --->   Operation 17 'read' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_341 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_110"   --->   Operation 18 'read' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_342 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_109"   --->   Operation 19 'read' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_343 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_108"   --->   Operation 20 'read' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_344 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_107"   --->   Operation 21 'read' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_345 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_106"   --->   Operation 22 'read' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_346 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_105"   --->   Operation 23 'read' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_347 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_104"   --->   Operation 24 'read' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_348 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_103"   --->   Operation 25 'read' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_349 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_102"   --->   Operation 26 'read' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_350 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_101"   --->   Operation 27 'read' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_351 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_100"   --->   Operation 28 'read' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_352 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_99"   --->   Operation 29 'read' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_353 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_98"   --->   Operation 30 'read' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_354 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_97"   --->   Operation 31 'read' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_355 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_96"   --->   Operation 32 'read' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_356 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_95"   --->   Operation 33 'read' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_357 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_94"   --->   Operation 34 'read' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_358 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_93"   --->   Operation 35 'read' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_359 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_92"   --->   Operation 36 'read' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_360 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_91"   --->   Operation 37 'read' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_361 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_90"   --->   Operation 38 'read' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_362 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_89"   --->   Operation 39 'read' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_363 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_88"   --->   Operation 40 'read' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_364 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_87"   --->   Operation 41 'read' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_365 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_86"   --->   Operation 42 'read' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_366 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_85"   --->   Operation 43 'read' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_367 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_84"   --->   Operation 44 'read' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_368 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_83"   --->   Operation 45 'read' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_369 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_82"   --->   Operation 46 'read' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_370 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_81"   --->   Operation 47 'read' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_371 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_80"   --->   Operation 48 'read' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_372 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_79"   --->   Operation 49 'read' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_373 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_78"   --->   Operation 50 'read' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_374 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_77"   --->   Operation 51 'read' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_375 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_76"   --->   Operation 52 'read' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_376 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_75"   --->   Operation 53 'read' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_377 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_74"   --->   Operation 54 'read' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_378 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_73"   --->   Operation 55 'read' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_379 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_72"   --->   Operation 56 'read' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_380 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_71"   --->   Operation 57 'read' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_381 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_70"   --->   Operation 58 'read' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_382 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_69"   --->   Operation 59 'read' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_383 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_68"   --->   Operation 60 'read' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_384 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_67"   --->   Operation 61 'read' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_385 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_66"   --->   Operation 62 'read' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_386 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_65"   --->   Operation 63 'read' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_387 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_64"   --->   Operation 64 'read' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_388 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_63"   --->   Operation 65 'read' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_389 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_62"   --->   Operation 66 'read' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_390 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_61"   --->   Operation 67 'read' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_391 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_60"   --->   Operation 68 'read' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_392 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_59"   --->   Operation 69 'read' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_393 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_58"   --->   Operation 70 'read' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_394 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_57"   --->   Operation 71 'read' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_395 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_56"   --->   Operation 72 'read' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j"   --->   Operation 75 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 77 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%empty_120 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 78 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %tmp_396, void %for.inc.split_ifconv, void %VITIS_LOOP_24_2.exitStub" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 79 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty_121 = trunc i7 %j_2"   --->   Operation 80 'trunc' 'empty_121' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.75ns)   --->   "%d_assign = mux i32 @_ssdm_op_Mux.ap_auto.61f32.i6, i32 %tmp_395, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_394, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_393, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_392, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_391, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_390, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_389, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_388, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_387, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_386, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_385, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_384, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_383, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_382, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_381, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_380, i6 %empty_121" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 81 'mux' 'd_assign' <Predicate = (!tmp_396)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [2/2] (1.54ns)   --->   "%d = fpext i32 %d_assign"   --->   Operation 82 'fpext' 'd' <Predicate = (!tmp_396)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.75ns)   --->   "%d_assign_2 = mux i32 @_ssdm_op_Mux.ap_auto.61f32.i6, i32 %tmp_379, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_378, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_377, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_376, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_375, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_374, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_373, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_372, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_371, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_370, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_369, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_368, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_367, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_366, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_365, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_364, i6 %empty_121" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 83 'mux' 'd_assign_2' <Predicate = (!tmp_396)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [2/2] (1.54ns)   --->   "%d_4 = fpext i32 %d_assign_2"   --->   Operation 84 'fpext' 'd_4' <Predicate = (!tmp_396)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.75ns)   --->   "%d_assign_5 = mux i32 @_ssdm_op_Mux.ap_auto.61f32.i6, i32 %tmp_363, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_362, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_361, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_360, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_359, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_358, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_357, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_356, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_355, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_354, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_353, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_352, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_351, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_350, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_349, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_348, i6 %empty_121" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 85 'mux' 'd_assign_5' <Predicate = (!tmp_396)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.75ns)   --->   "%d_assign_7 = mux i32 @_ssdm_op_Mux.ap_auto.61f32.i6, i32 %tmp_347, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_346, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_345, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_344, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_343, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_342, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_341, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_340, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_339, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_338, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_337, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_336, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_335, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_334, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_333, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp, i6 %empty_121" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 86 'mux' 'd_assign_7' <Predicate = (!tmp_396)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 87 [1/2] (1.54ns)   --->   "%d = fpext i32 %d_assign"   --->   Operation 87 'fpext' 'd' <Predicate = (!tmp_396)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 88 'bitcast' 'ireg' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i64 %ireg"   --->   Operation 89 'trunc' 'trunc_ln544' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%neg_src = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 90 'bitselect' 'neg_src' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 91 'partselect' 'exp_tmp' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 92 'zext' 'zext_ln455' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln554 = trunc i64 %ireg"   --->   Operation 93 'trunc' 'trunc_ln554' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554"   --->   Operation 94 'bitconcatenate' 'p_Result_s' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i53 %p_Result_s"   --->   Operation 95 'zext' 'zext_ln558' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.99ns)   --->   "%man_V_16 = sub i54 0, i54 %zext_ln558"   --->   Operation 96 'sub' 'man_V_16' <Predicate = (!tmp_396)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.26ns)   --->   "%man_V = select i1 %neg_src, i54 %man_V_16, i54 %zext_ln558"   --->   Operation 97 'select' 'man_V' <Predicate = (!tmp_396)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.05ns)   --->   "%icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0"   --->   Operation 98 'icmp' 'icmp_ln560' <Predicate = (!tmp_396)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.74ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 99 'sub' 'F2' <Predicate = (!tmp_396)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.62ns)   --->   "%icmp_ln570 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 100 'icmp' 'icmp_ln570' <Predicate = (!tmp_396)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.74ns)   --->   "%add_ln570 = add i12 %F2, i12 4080"   --->   Operation 101 'add' 'add_ln570' <Predicate = (!tmp_396)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.74ns)   --->   "%sub_ln570 = sub i12 16, i12 %F2"   --->   Operation 102 'sub' 'sub_ln570' <Predicate = (!tmp_396)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570"   --->   Operation 103 'select' 'sh_amt' <Predicate = (!tmp_396)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln572 = trunc i54 %man_V"   --->   Operation 104 'trunc' 'trunc_ln572' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 105 'partselect' 'tmp_398' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11"   --->   Operation 106 'partselect' 'tmp_400' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.58ns)   --->   "%icmp_ln570_8 = icmp_slt  i8 %tmp_400, i8 1"   --->   Operation 107 'icmp' 'icmp_ln570_8' <Predicate = (!tmp_396)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.73ns)   --->   "%add_ln601 = add i12 %zext_ln455, i12 3074"   --->   Operation 108 'add' 'add_ln601' <Predicate = (!tmp_396)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601, i32 4, i32 11"   --->   Operation 109 'partselect' 'tmp_401' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.58ns)   --->   "%icmp_ln600 = icmp_sgt  i8 %tmp_401, i8 0"   --->   Operation 110 'icmp' 'icmp_ln600' <Predicate = (!tmp_396)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.74ns)   --->   "%pos1 = add i12 %F2, i12 16"   --->   Operation 111 'add' 'pos1' <Predicate = (!tmp_396)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln607 = sext i12 %pos1"   --->   Operation 112 'sext' 'sext_ln607' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1, i32 11"   --->   Operation 113 'bitselect' 'tmp_403' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%lD = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %sext_ln607"   --->   Operation 114 'bitselect' 'lD' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 115 [1/2] (1.54ns)   --->   "%d_4 = fpext i32 %d_assign_2"   --->   Operation 115 'fpext' 'd_4' <Predicate = (!tmp_396)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %d_4"   --->   Operation 116 'bitcast' 'ireg_4' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln544_4 = trunc i64 %ireg_4"   --->   Operation 117 'trunc' 'trunc_ln544_4' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%neg_src_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 118 'bitselect' 'neg_src_96' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 119 'partselect' 'exp_tmp_4' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_4"   --->   Operation 120 'zext' 'zext_ln455_2' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln554_4 = trunc i64 %ireg_4"   --->   Operation 121 'trunc' 'trunc_ln554_4' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_234 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_4"   --->   Operation 122 'bitconcatenate' 'p_Result_234' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln558_4 = zext i53 %p_Result_234"   --->   Operation 123 'zext' 'zext_ln558_4' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.99ns)   --->   "%man_V_19 = sub i54 0, i54 %zext_ln558_4"   --->   Operation 124 'sub' 'man_V_19' <Predicate = (!tmp_396)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.26ns)   --->   "%man_V_27 = select i1 %neg_src_96, i54 %man_V_19, i54 %zext_ln558_4"   --->   Operation 125 'select' 'man_V_27' <Predicate = (!tmp_396)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.05ns)   --->   "%icmp_ln560_2 = icmp_eq  i63 %trunc_ln544_4, i63 0"   --->   Operation 126 'icmp' 'icmp_ln560_2' <Predicate = (!tmp_396)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.74ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 127 'sub' 'F2_4' <Predicate = (!tmp_396)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.62ns)   --->   "%icmp_ln570_2 = icmp_sgt  i12 %F2_4, i12 16"   --->   Operation 128 'icmp' 'icmp_ln570_2' <Predicate = (!tmp_396)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.74ns)   --->   "%add_ln570_2 = add i12 %F2_4, i12 4080"   --->   Operation 129 'add' 'add_ln570_2' <Predicate = (!tmp_396)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.74ns)   --->   "%sub_ln570_2 = sub i12 16, i12 %F2_4"   --->   Operation 130 'sub' 'sub_ln570_2' <Predicate = (!tmp_396)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.29ns)   --->   "%sh_amt_4 = select i1 %icmp_ln570_2, i12 %add_ln570_2, i12 %sub_ln570_2"   --->   Operation 131 'select' 'sh_amt_4' <Predicate = (!tmp_396)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln572_4 = trunc i54 %man_V_27"   --->   Operation 132 'trunc' 'trunc_ln572_4' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_4, i32 5, i32 11"   --->   Operation 133 'partselect' 'tmp_406' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_4, i32 4, i32 11"   --->   Operation 134 'partselect' 'tmp_408' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.58ns)   --->   "%icmp_ln570_9 = icmp_slt  i8 %tmp_408, i8 1"   --->   Operation 135 'icmp' 'icmp_ln570_9' <Predicate = (!tmp_396)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.73ns)   --->   "%add_ln601_2 = add i12 %zext_ln455_2, i12 3074"   --->   Operation 136 'add' 'add_ln601_2' <Predicate = (!tmp_396)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_2, i32 4, i32 11"   --->   Operation 137 'partselect' 'tmp_409' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.58ns)   --->   "%icmp_ln600_4 = icmp_sgt  i8 %tmp_409, i8 0"   --->   Operation 138 'icmp' 'icmp_ln600_4' <Predicate = (!tmp_396)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.74ns)   --->   "%pos1_4 = add i12 %F2_4, i12 16"   --->   Operation 139 'add' 'pos1_4' <Predicate = (!tmp_396)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln607_1 = sext i12 %pos1_4"   --->   Operation 140 'sext' 'sext_ln607_1' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_4, i32 11"   --->   Operation 141 'bitselect' 'tmp_411' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%lD_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_27, i32 %sext_ln607_1"   --->   Operation 142 'bitselect' 'lD_3' <Predicate = (!tmp_396)> <Delay = 0.00>
ST_2 : Operation 143 [2/2] (1.54ns)   --->   "%d_5 = fpext i32 %d_assign_5"   --->   Operation 143 'fpext' 'd_5' <Predicate = (!tmp_396)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 144 [2/2] (1.54ns)   --->   "%d_6 = fpext i32 %d_assign_7"   --->   Operation 144 'fpext' 'd_6' <Predicate = (!tmp_396)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.70ns)   --->   "%add_ln20 = add i7 %j_2, i7 4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 145 'add' 'add_ln20' <Predicate = (!tmp_396)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln20 = store i7 %add_ln20, i7 %j" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 146 'store' 'store_ln20' <Predicate = (!tmp_396)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.60>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i12 %sh_amt"   --->   Operation 147 'sext' 'sext_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.62ns)   --->   "%icmp_ln571 = icmp_eq  i12 %F2, i12 16"   --->   Operation 148 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.62ns)   --->   "%icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 149 'icmp' 'icmp_ln574' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.59ns)   --->   "%icmp_ln592 = icmp_eq  i7 %tmp_398, i7 0"   --->   Operation 150 'icmp' 'icmp_ln592' <Predicate = (!icmp_ln560)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%zext_ln575 = zext i32 %sext_ln570"   --->   Operation 151 'zext' 'zext_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%ashr_ln575 = ashr i54 %man_V, i54 %zext_ln575"   --->   Operation 152 'ashr' 'ashr_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%trunc_ln575 = trunc i54 %ashr_ln575"   --->   Operation 153 'trunc' 'trunc_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%bitcast_ln724 = bitcast i32 %d_assign"   --->   Operation 154 'bitcast' 'bitcast_ln724' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724, i32 31"   --->   Operation 155 'bitselect' 'tmp_399' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%select_ln577 = select i1 %tmp_399, i32 4294967295, i32 0"   --->   Operation 156 'select' 'select_ln577' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_206)   --->   "%shl_ln593 = shl i32 %trunc_ln572, i32 %sext_ln570"   --->   Operation 157 'shl' 'shl_ln593' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 %trunc_ln572, i32 0"   --->   Operation 158 'select' 'select_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln570)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 159 'xor' 'xor_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571"   --->   Operation 160 'and' 'and_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%and_ln574 = and i1 %and_ln570, i1 %icmp_ln574"   --->   Operation 161 'and' 'and_ln574' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574 = select i1 %and_ln574, i32 %trunc_ln575, i32 %select_ln571"   --->   Operation 162 'select' 'select_ln574' <Predicate = (!icmp_ln560)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%xor_ln574 = xor i1 %icmp_ln574, i1 1"   --->   Operation 163 'xor' 'xor_ln574' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%and_ln574_1 = and i1 %and_ln570, i1 %xor_ln574"   --->   Operation 164 'and' 'and_ln574_1' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_1 = select i1 %and_ln574_1, i32 %select_ln577, i32 %select_ln574"   --->   Operation 165 'select' 'select_ln574_1' <Predicate = (!icmp_ln560)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_206)   --->   "%and_ln592 = and i1 %icmp_ln570_8, i1 %icmp_ln592"   --->   Operation 166 'and' 'and_ln592' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_206 = select i1 %and_ln592, i32 %shl_ln593, i32 %select_ln574_1"   --->   Operation 167 'select' 'p_Val2_206' <Predicate = (!icmp_ln560)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.74ns)   --->   "%pos2 = add i12 %F2, i12 17"   --->   Operation 168 'add' 'pos2' <Predicate = (!icmp_ln560)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_206, i32 31"   --->   Operation 169 'bitselect' 'p_Result_233' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.62ns)   --->   "%icmp_ln610 = icmp_slt  i12 %pos1, i12 54"   --->   Operation 170 'icmp' 'icmp_ln610' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.12ns)   --->   "%Range1_all_ones_31 = xor i1 %tmp_403, i1 1"   --->   Operation 171 'xor' 'Range1_all_ones_31' <Predicate = (!icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.62ns)   --->   "%icmp_ln610_2 = icmp_ult  i12 %pos1, i12 54"   --->   Operation 172 'icmp' 'icmp_ln610_2' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.12ns)   --->   "%Range1_all_ones_32 = and i1 %icmp_ln610_2, i1 %lD"   --->   Operation 173 'and' 'Range1_all_ones_32' <Predicate = (!icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.62ns)   --->   "%icmp_ln620 = icmp_slt  i12 %pos2, i12 54"   --->   Operation 174 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.62ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %pos2, i12 54"   --->   Operation 175 'icmp' 'icmp_ln620_1' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln624 = sext i12 %pos2"   --->   Operation 176 'sext' 'sext_ln624' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln624 = zext i32 %sext_ln624"   --->   Operation 177 'zext' 'zext_ln624' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.12ns)   --->   "%Range2_V_9 = lshr i54 %man_V, i54 %zext_ln624"   --->   Operation 178 'lshr' 'Range2_V_9' <Predicate = (!icmp_ln560)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 18014398509481983, i54 %zext_ln624"   --->   Operation 179 'lshr' 'r_V' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp_eq  i54 %Range2_V_9, i54 %r_V"   --->   Operation 180 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln560)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2, i32 11"   --->   Operation 181 'bitselect' 'tmp_404' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_14 = xor i1 %tmp_404, i1 1"   --->   Operation 182 'xor' 'Range2_all_ones_14' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_15 = select i1 %icmp_ln620_1, i1 %Range2_all_ones, i1 %Range2_all_ones_14"   --->   Operation 183 'select' 'Range2_all_ones_15' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_15, i1 %Range1_all_ones_32"   --->   Operation 184 'and' 'Range1_all_ones' <Predicate = (!icmp_ln560)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.12ns)   --->   "%Range1_all_zeros_9 = xor i1 %Range1_all_ones_32, i1 1"   --->   Operation 185 'xor' 'Range1_all_zeros_9' <Predicate = (!icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.99ns)   --->   "%icmp_ln630 = icmp_eq  i54 %Range2_V_9, i54 0"   --->   Operation 186 'icmp' 'icmp_ln630' <Predicate = (!icmp_ln560)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%and_ln630 = and i1 %icmp_ln630, i1 %Range1_all_zeros_9"   --->   Operation 187 'and' 'and_ln630' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.62ns)   --->   "%icmp_ln631 = icmp_eq  i12 %pos2, i12 54"   --->   Operation 188 'icmp' 'icmp_ln631' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln610)   --->   "%select_ln631 = select i1 %icmp_ln631, i1 %Range1_all_zeros_9, i1 %Range1_all_ones_31"   --->   Operation 189 'select' 'select_ln631' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%select_ln631_1 = select i1 %icmp_ln631, i1 %Range1_all_ones_32, i1 %Range1_all_ones_31"   --->   Operation 190 'select' 'select_ln631_1' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.12ns)   --->   "%xor_ln610 = xor i1 %icmp_ln610, i1 1"   --->   Operation 191 'xor' 'xor_ln610' <Predicate = (!icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610 = or i1 %select_ln631, i1 %xor_ln610"   --->   Operation 192 'or' 'or_ln610' <Predicate = (!icmp_ln560)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_1)   --->   "%and_ln628 = and i1 %icmp_ln620, i1 %icmp_ln610"   --->   Operation 193 'and' 'and_ln628' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_1 = and i1 %and_ln628, i1 %Range1_all_ones_31"   --->   Operation 194 'and' 'and_ln628_1' <Predicate = (!icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %and_ln628_1, i1 %and_ln630, i1 %or_ln610"   --->   Operation 195 'select' 'deleted_zeros' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln610_1 = or i1 %select_ln631_1, i1 %xor_ln610"   --->   Operation 196 'or' 'or_ln610_1' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones = select i1 %and_ln628_1, i1 %Range1_all_ones, i1 %or_ln610_1"   --->   Operation 197 'select' 'deleted_ones' <Predicate = (!icmp_ln560)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%or_ln610_2 = or i1 %icmp_ln610, i1 %p_Result_233"   --->   Operation 198 'or' 'or_ln610_2' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln647 = xor i1 %deleted_zeros, i1 1"   --->   Operation 199 'xor' 'xor_ln647' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln647 = or i1 %p_Result_233, i1 %xor_ln647"   --->   Operation 200 'or' 'or_ln647' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln647_1 = xor i1 %neg_src, i1 1"   --->   Operation 201 'xor' 'xor_ln647_1' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln647, i1 %xor_ln647_1"   --->   Operation 202 'and' 'overflow' <Predicate = (!icmp_ln560)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%and_ln648 = and i1 %p_Result_233, i1 %deleted_ones"   --->   Operation 203 'and' 'and_ln648' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%xor_ln648 = xor i1 %and_ln648, i1 %or_ln610_2"   --->   Operation 204 'xor' 'xor_ln648' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%underflow = and i1 %xor_ln648, i1 %neg_src"   --->   Operation 205 'and' 'underflow' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302 = or i1 %underflow, i1 %overflow"   --->   Operation 206 'or' 'or_ln302' <Predicate = (!icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln570_1 = sext i12 %sh_amt_4"   --->   Operation 207 'sext' 'sext_ln570_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.62ns)   --->   "%icmp_ln571_2 = icmp_eq  i12 %F2_4, i12 16"   --->   Operation 208 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.62ns)   --->   "%icmp_ln574_2 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 209 'icmp' 'icmp_ln574_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.59ns)   --->   "%icmp_ln592_4 = icmp_eq  i7 %tmp_406, i7 0"   --->   Operation 210 'icmp' 'icmp_ln592_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%zext_ln575_4 = zext i32 %sext_ln570_1"   --->   Operation 211 'zext' 'zext_ln575_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%ashr_ln575_2 = ashr i54 %man_V_27, i54 %zext_ln575_4"   --->   Operation 212 'ashr' 'ashr_ln575_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%trunc_ln575_4 = trunc i54 %ashr_ln575_2"   --->   Operation 213 'trunc' 'trunc_ln575_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%bitcast_ln724_4 = bitcast i32 %d_assign_2"   --->   Operation 214 'bitcast' 'bitcast_ln724_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_4, i32 31"   --->   Operation 215 'bitselect' 'tmp_407' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%select_ln577_4 = select i1 %tmp_407, i32 4294967295, i32 0"   --->   Operation 216 'select' 'select_ln577_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_208)   --->   "%shl_ln593_2 = shl i32 %trunc_ln572_4, i32 %sext_ln570_1"   --->   Operation 217 'shl' 'shl_ln593_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%select_ln571_1 = select i1 %icmp_ln571_2, i32 %trunc_ln572_4, i32 0"   --->   Operation 218 'select' 'select_ln571_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_1)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_2, i1 1"   --->   Operation 219 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_1 = and i1 %icmp_ln570_2, i1 %xor_ln571_1"   --->   Operation 220 'and' 'and_ln570_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%and_ln574_2 = and i1 %and_ln570_1, i1 %icmp_ln574_2"   --->   Operation 221 'and' 'and_ln574_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_2 = select i1 %and_ln574_2, i32 %trunc_ln575_4, i32 %select_ln571_1"   --->   Operation 222 'select' 'select_ln574_2' <Predicate = (!icmp_ln560_2)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%xor_ln574_1 = xor i1 %icmp_ln574_2, i1 1"   --->   Operation 223 'xor' 'xor_ln574_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%and_ln574_3 = and i1 %and_ln570_1, i1 %xor_ln574_1"   --->   Operation 224 'and' 'and_ln574_3' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_3 = select i1 %and_ln574_3, i32 %select_ln577_4, i32 %select_ln574_2"   --->   Operation 225 'select' 'select_ln574_3' <Predicate = (!icmp_ln560_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_208)   --->   "%and_ln592_1 = and i1 %icmp_ln570_9, i1 %icmp_ln592_4"   --->   Operation 226 'and' 'and_ln592_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_208 = select i1 %and_ln592_1, i32 %shl_ln593_2, i32 %select_ln574_3"   --->   Operation 227 'select' 'p_Val2_208' <Predicate = (!icmp_ln560_2)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.74ns)   --->   "%pos2_4 = add i12 %F2_4, i12 17"   --->   Operation 228 'add' 'pos2_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_208, i32 31"   --->   Operation 229 'bitselect' 'p_Result_235' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.62ns)   --->   "%icmp_ln610_4 = icmp_slt  i12 %pos1_4, i12 54"   --->   Operation 230 'icmp' 'icmp_ln610_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.12ns)   --->   "%Range1_all_ones_33 = xor i1 %tmp_411, i1 1"   --->   Operation 231 'xor' 'Range1_all_ones_33' <Predicate = (!icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.62ns)   --->   "%icmp_ln610_7 = icmp_ult  i12 %pos1_4, i12 54"   --->   Operation 232 'icmp' 'icmp_ln610_7' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.12ns)   --->   "%Range1_all_ones_34 = and i1 %icmp_ln610_7, i1 %lD_3"   --->   Operation 233 'and' 'Range1_all_ones_34' <Predicate = (!icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.62ns)   --->   "%icmp_ln620_4 = icmp_slt  i12 %pos2_4, i12 54"   --->   Operation 234 'icmp' 'icmp_ln620_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.62ns)   --->   "%icmp_ln620_5 = icmp_ult  i12 %pos2_4, i12 54"   --->   Operation 235 'icmp' 'icmp_ln620_5' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln624_4 = sext i12 %pos2_4"   --->   Operation 236 'sext' 'sext_ln624_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln624_4 = zext i32 %sext_ln624_4"   --->   Operation 237 'zext' 'zext_ln624_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.12ns)   --->   "%Range2_V_11 = lshr i54 %man_V_27, i54 %zext_ln624_4"   --->   Operation 238 'lshr' 'Range2_V_11' <Predicate = (!icmp_ln560_2)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_16)   --->   "%r_V_374 = lshr i54 18014398509481983, i54 %zext_ln624_4"   --->   Operation 239 'lshr' 'r_V_374' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_16 = icmp_eq  i54 %Range2_V_11, i54 %r_V_374"   --->   Operation 240 'icmp' 'Range2_all_ones_16' <Predicate = (!icmp_ln560_2)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_24)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_4, i32 11"   --->   Operation 241 'bitselect' 'tmp_412' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_24)   --->   "%Range2_all_ones_17 = xor i1 %tmp_412, i1 1"   --->   Operation 242 'xor' 'Range2_all_ones_17' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_24)   --->   "%Range2_all_ones_18 = select i1 %icmp_ln620_5, i1 %Range2_all_ones_16, i1 %Range2_all_ones_17"   --->   Operation 243 'select' 'Range2_all_ones_18' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones_24 = and i1 %Range2_all_ones_18, i1 %Range1_all_ones_34"   --->   Operation 244 'and' 'Range1_all_ones_24' <Predicate = (!icmp_ln560_2)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.12ns)   --->   "%Range1_all_zeros_11 = xor i1 %Range1_all_ones_34, i1 1"   --->   Operation 245 'xor' 'Range1_all_zeros_11' <Predicate = (!icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.99ns)   --->   "%icmp_ln630_2 = icmp_eq  i54 %Range2_V_11, i54 0"   --->   Operation 246 'icmp' 'icmp_ln630_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%and_ln630_2 = and i1 %icmp_ln630_2, i1 %Range1_all_zeros_11"   --->   Operation 247 'and' 'and_ln630_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.62ns)   --->   "%icmp_ln631_2 = icmp_eq  i12 %pos2_4, i12 54"   --->   Operation 248 'icmp' 'icmp_ln631_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln610_3)   --->   "%select_ln631_4 = select i1 %icmp_ln631_2, i1 %Range1_all_zeros_11, i1 %Range1_all_ones_33"   --->   Operation 249 'select' 'select_ln631_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_4)   --->   "%select_ln631_5 = select i1 %icmp_ln631_2, i1 %Range1_all_ones_34, i1 %Range1_all_ones_33"   --->   Operation 250 'select' 'select_ln631_5' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.12ns)   --->   "%xor_ln610_1 = xor i1 %icmp_ln610_4, i1 1"   --->   Operation 251 'xor' 'xor_ln610_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610_3 = or i1 %select_ln631_4, i1 %xor_ln610_1"   --->   Operation 252 'or' 'or_ln610_3' <Predicate = (!icmp_ln560_2)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_3)   --->   "%and_ln628_2 = and i1 %icmp_ln620_4, i1 %icmp_ln610_4"   --->   Operation 253 'and' 'and_ln628_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_3 = and i1 %and_ln628_2, i1 %Range1_all_ones_33"   --->   Operation 254 'and' 'and_ln628_3' <Predicate = (!icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%deleted_zeros_4 = select i1 %and_ln628_3, i1 %and_ln630_2, i1 %or_ln610_3"   --->   Operation 255 'select' 'deleted_zeros_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_4)   --->   "%or_ln610_4 = or i1 %select_ln631_5, i1 %xor_ln610_1"   --->   Operation 256 'or' 'or_ln610_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_4 = select i1 %and_ln628_3, i1 %Range1_all_ones_24, i1 %or_ln610_4"   --->   Operation 257 'select' 'deleted_ones_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_2)   --->   "%or_ln610_5 = or i1 %icmp_ln610_4, i1 %p_Result_235"   --->   Operation 258 'or' 'or_ln610_5' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%xor_ln647_4 = xor i1 %deleted_zeros_4, i1 1"   --->   Operation 259 'xor' 'xor_ln647_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%or_ln647_2 = or i1 %p_Result_235, i1 %xor_ln647_4"   --->   Operation 260 'or' 'or_ln647_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%xor_ln647_5 = xor i1 %neg_src_96, i1 1"   --->   Operation 261 'xor' 'xor_ln647_5' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_96 = and i1 %or_ln647_2, i1 %xor_ln647_5"   --->   Operation 262 'and' 'overflow_96' <Predicate = (!icmp_ln560_2)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_2)   --->   "%and_ln648_3 = and i1 %p_Result_235, i1 %deleted_ones_4"   --->   Operation 263 'and' 'and_ln648_3' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_2)   --->   "%xor_ln648_1 = xor i1 %and_ln648_3, i1 %or_ln610_5"   --->   Operation 264 'xor' 'xor_ln648_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_2)   --->   "%underflow_96 = and i1 %xor_ln648_1, i1 %neg_src_96"   --->   Operation 265 'and' 'underflow_96' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302_2 = or i1 %underflow_96, i1 %overflow_96"   --->   Operation 266 'or' 'or_ln302_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/2] (1.54ns)   --->   "%d_5 = fpext i32 %d_assign_5"   --->   Operation 267 'fpext' 'd_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %d_5"   --->   Operation 268 'bitcast' 'ireg_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln544_5 = trunc i64 %ireg_5"   --->   Operation 269 'trunc' 'trunc_ln544_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%neg_src_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 270 'bitselect' 'neg_src_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 271 'partselect' 'exp_tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i11 %exp_tmp_5"   --->   Operation 272 'zext' 'zext_ln455_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln554_5 = trunc i64 %ireg_5"   --->   Operation 273 'trunc' 'trunc_ln554_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_236 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_5"   --->   Operation 274 'bitconcatenate' 'p_Result_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln558_5 = zext i53 %p_Result_236"   --->   Operation 275 'zext' 'zext_ln558_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.99ns)   --->   "%man_V_22 = sub i54 0, i54 %zext_ln558_5"   --->   Operation 276 'sub' 'man_V_22' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.26ns)   --->   "%man_V_28 = select i1 %neg_src_97, i54 %man_V_22, i54 %zext_ln558_5"   --->   Operation 277 'select' 'man_V_28' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (1.05ns)   --->   "%icmp_ln560_4 = icmp_eq  i63 %trunc_ln544_5, i63 0"   --->   Operation 278 'icmp' 'icmp_ln560_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.74ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln455_4"   --->   Operation 279 'sub' 'F2_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.62ns)   --->   "%icmp_ln570_5 = icmp_sgt  i12 %F2_5, i12 16"   --->   Operation 280 'icmp' 'icmp_ln570_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.74ns)   --->   "%add_ln570_4 = add i12 %F2_5, i12 4080"   --->   Operation 281 'add' 'add_ln570_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.74ns)   --->   "%sub_ln570_4 = sub i12 16, i12 %F2_5"   --->   Operation 282 'sub' 'sub_ln570_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.29ns)   --->   "%sh_amt_5 = select i1 %icmp_ln570_5, i12 %add_ln570_4, i12 %sub_ln570_4"   --->   Operation 283 'select' 'sh_amt_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln572_5 = trunc i54 %man_V_28"   --->   Operation 284 'trunc' 'trunc_ln572_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_5, i32 5, i32 11"   --->   Operation 285 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_5, i32 4, i32 11"   --->   Operation 286 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.58ns)   --->   "%icmp_ln570_10 = icmp_slt  i8 %tmp_416, i8 1"   --->   Operation 287 'icmp' 'icmp_ln570_10' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.73ns)   --->   "%add_ln601_4 = add i12 %zext_ln455_4, i12 3074"   --->   Operation 288 'add' 'add_ln601_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_4, i32 4, i32 11"   --->   Operation 289 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.58ns)   --->   "%icmp_ln600_5 = icmp_sgt  i8 %tmp_417, i8 0"   --->   Operation 290 'icmp' 'icmp_ln600_5' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.74ns)   --->   "%pos1_5 = add i12 %F2_5, i12 16"   --->   Operation 291 'add' 'pos1_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln607_2 = sext i12 %pos1_5"   --->   Operation 292 'sext' 'sext_ln607_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_5, i32 11"   --->   Operation 293 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%lD_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_28, i32 %sext_ln607_2"   --->   Operation 294 'bitselect' 'lD_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/2] (1.54ns)   --->   "%d_6 = fpext i32 %d_assign_7"   --->   Operation 295 'fpext' 'd_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %d_6"   --->   Operation 296 'bitcast' 'ireg_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln544_6 = trunc i64 %ireg_6"   --->   Operation 297 'trunc' 'trunc_ln544_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%neg_src_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 298 'bitselect' 'neg_src_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 299 'partselect' 'exp_tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i11 %exp_tmp_6"   --->   Operation 300 'zext' 'zext_ln455_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln554_6 = trunc i64 %ireg_6"   --->   Operation 301 'trunc' 'trunc_ln554_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_238 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_6"   --->   Operation 302 'bitconcatenate' 'p_Result_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln558_6 = zext i53 %p_Result_238"   --->   Operation 303 'zext' 'zext_ln558_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.99ns)   --->   "%man_V_25 = sub i54 0, i54 %zext_ln558_6"   --->   Operation 304 'sub' 'man_V_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.26ns)   --->   "%man_V_29 = select i1 %neg_src_98, i54 %man_V_25, i54 %zext_ln558_6"   --->   Operation 305 'select' 'man_V_29' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (1.05ns)   --->   "%icmp_ln560_5 = icmp_eq  i63 %trunc_ln544_6, i63 0"   --->   Operation 306 'icmp' 'icmp_ln560_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.74ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln455_5"   --->   Operation 307 'sub' 'F2_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.62ns)   --->   "%icmp_ln570_7 = icmp_sgt  i12 %F2_6, i12 16"   --->   Operation 308 'icmp' 'icmp_ln570_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.74ns)   --->   "%add_ln570_5 = add i12 %F2_6, i12 4080"   --->   Operation 309 'add' 'add_ln570_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.74ns)   --->   "%sub_ln570_5 = sub i12 16, i12 %F2_6"   --->   Operation 310 'sub' 'sub_ln570_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.29ns)   --->   "%sh_amt_6 = select i1 %icmp_ln570_7, i12 %add_ln570_5, i12 %sub_ln570_5"   --->   Operation 311 'select' 'sh_amt_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln572_6 = trunc i54 %man_V_29"   --->   Operation 312 'trunc' 'trunc_ln572_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_6, i32 5, i32 11"   --->   Operation 313 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_6, i32 4, i32 11"   --->   Operation 314 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.58ns)   --->   "%icmp_ln570_11 = icmp_slt  i8 %tmp_424, i8 1"   --->   Operation 315 'icmp' 'icmp_ln570_11' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.73ns)   --->   "%add_ln601_5 = add i12 %zext_ln455_5, i12 3074"   --->   Operation 316 'add' 'add_ln601_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_5, i32 4, i32 11"   --->   Operation 317 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.58ns)   --->   "%icmp_ln600_6 = icmp_sgt  i8 %tmp_425, i8 0"   --->   Operation 318 'icmp' 'icmp_ln600_6' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.74ns)   --->   "%pos1_6 = add i12 %F2_6, i12 16"   --->   Operation 319 'add' 'pos1_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln607_3 = sext i12 %pos1_6"   --->   Operation 320 'sext' 'sext_ln607_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_6, i32 11"   --->   Operation 321 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%lD_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_29, i32 %sext_ln607_3"   --->   Operation 322 'bitselect' 'lD_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 484 'ret' 'ret_ln0' <Predicate = (tmp_396)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%j_cast337 = zext i7 %j_2"   --->   Operation 323 'zext' 'j_cast337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%select_ln346 = select i1 %overflow, i32 2147483647, i32 2147483648"   --->   Operation 324 'select' 'select_ln346' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%xor_ln560 = xor i1 %icmp_ln560, i1 1"   --->   Operation 325 'xor' 'xor_ln560' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%and_ln302 = and i1 %or_ln302, i1 %xor_ln560"   --->   Operation 326 'and' 'and_ln302' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%and_ln302_1 = and i1 %and_ln302, i1 %icmp_ln600"   --->   Operation 327 'and' 'and_ln302_1' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%select_ln302 = select i1 %and_ln302_1, i32 %select_ln346, i32 %p_Val2_206"   --->   Operation 328 'select' 'select_ln302' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln560 = select i1 %icmp_ln560, i32 0, i32 %select_ln302"   --->   Operation 329 'select' 'select_ln560' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%coeff_V_addr = getelementptr i32 %coeff_V, i64 0, i64 %j_cast337" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 330 'getelementptr' 'coeff_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.69ns)   --->   "%store_ln22 = store i32 %select_ln560, i6 %coeff_V_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 331 'store' 'store_ln22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln20 = or i6 %empty_121, i6 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 332 'or' 'or_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i6 %or_ln20" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 333 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%select_ln346_4 = select i1 %overflow_96, i32 2147483647, i32 2147483648"   --->   Operation 334 'select' 'select_ln346_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%xor_ln560_1 = xor i1 %icmp_ln560_2, i1 1"   --->   Operation 335 'xor' 'xor_ln560_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%and_ln302_2 = and i1 %or_ln302_2, i1 %xor_ln560_1"   --->   Operation 336 'and' 'and_ln302_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%and_ln302_3 = and i1 %and_ln302_2, i1 %icmp_ln600_4"   --->   Operation 337 'and' 'and_ln302_3' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%select_ln302_1 = select i1 %and_ln302_3, i32 %select_ln346_4, i32 %p_Val2_208"   --->   Operation 338 'select' 'select_ln302_1' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln560_1 = select i1 %icmp_ln560_2, i32 0, i32 %select_ln302_1"   --->   Operation 339 'select' 'select_ln560_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%coeff_V_addr_1 = getelementptr i32 %coeff_V, i64 0, i64 %zext_ln22" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 340 'getelementptr' 'coeff_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.69ns)   --->   "%store_ln22 = store i32 %select_ln560_1, i6 %coeff_V_addr_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 341 'store' 'store_ln22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln570_2 = sext i12 %sh_amt_5"   --->   Operation 342 'sext' 'sext_ln570_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.62ns)   --->   "%icmp_ln571_4 = icmp_eq  i12 %F2_5, i12 16"   --->   Operation 343 'icmp' 'icmp_ln571_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.62ns)   --->   "%icmp_ln574_4 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 344 'icmp' 'icmp_ln574_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.59ns)   --->   "%icmp_ln592_5 = icmp_eq  i7 %tmp_414, i7 0"   --->   Operation 345 'icmp' 'icmp_ln592_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%zext_ln575_5 = zext i32 %sext_ln570_2"   --->   Operation 346 'zext' 'zext_ln575_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%ashr_ln575_4 = ashr i54 %man_V_28, i54 %zext_ln575_5"   --->   Operation 347 'ashr' 'ashr_ln575_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%trunc_ln575_5 = trunc i54 %ashr_ln575_4"   --->   Operation 348 'trunc' 'trunc_ln575_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%bitcast_ln724_7 = bitcast i32 %d_assign_5"   --->   Operation 349 'bitcast' 'bitcast_ln724_7' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_7, i32 31"   --->   Operation 350 'bitselect' 'tmp_415' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%select_ln577_5 = select i1 %tmp_415, i32 4294967295, i32 0"   --->   Operation 351 'select' 'select_ln577_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_210)   --->   "%shl_ln593_4 = shl i32 %trunc_ln572_5, i32 %sext_ln570_2"   --->   Operation 352 'shl' 'shl_ln593_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%select_ln571_2 = select i1 %icmp_ln571_4, i32 %trunc_ln572_5, i32 0"   --->   Operation 353 'select' 'select_ln571_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_2)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_4, i1 1"   --->   Operation 354 'xor' 'xor_ln571_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_2 = and i1 %icmp_ln570_5, i1 %xor_ln571_2"   --->   Operation 355 'and' 'and_ln570_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%and_ln574_4 = and i1 %and_ln570_2, i1 %icmp_ln574_4"   --->   Operation 356 'and' 'and_ln574_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_4 = select i1 %and_ln574_4, i32 %trunc_ln575_5, i32 %select_ln571_2"   --->   Operation 357 'select' 'select_ln574_4' <Predicate = (!icmp_ln560_4)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%xor_ln574_2 = xor i1 %icmp_ln574_4, i1 1"   --->   Operation 358 'xor' 'xor_ln574_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%and_ln574_5 = and i1 %and_ln570_2, i1 %xor_ln574_2"   --->   Operation 359 'and' 'and_ln574_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_5 = select i1 %and_ln574_5, i32 %select_ln577_5, i32 %select_ln574_4"   --->   Operation 360 'select' 'select_ln574_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_210)   --->   "%and_ln592_2 = and i1 %icmp_ln570_10, i1 %icmp_ln592_5"   --->   Operation 361 'and' 'and_ln592_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_210 = select i1 %and_ln592_2, i32 %shl_ln593_4, i32 %select_ln574_5"   --->   Operation 362 'select' 'p_Val2_210' <Predicate = (!icmp_ln560_4)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.74ns)   --->   "%pos2_5 = add i12 %F2_5, i12 17"   --->   Operation 363 'add' 'pos2_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%p_Result_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_210, i32 31"   --->   Operation 364 'bitselect' 'p_Result_237' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.62ns)   --->   "%icmp_ln610_8 = icmp_slt  i12 %pos1_5, i12 54"   --->   Operation 365 'icmp' 'icmp_ln610_8' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.12ns)   --->   "%Range1_all_ones_35 = xor i1 %tmp_419, i1 1"   --->   Operation 366 'xor' 'Range1_all_ones_35' <Predicate = (!icmp_ln560_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.62ns)   --->   "%icmp_ln610_9 = icmp_ult  i12 %pos1_5, i12 54"   --->   Operation 367 'icmp' 'icmp_ln610_9' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.12ns)   --->   "%Range1_all_ones_36 = and i1 %icmp_ln610_9, i1 %lD_5"   --->   Operation 368 'and' 'Range1_all_ones_36' <Predicate = (!icmp_ln560_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.62ns)   --->   "%icmp_ln620_9 = icmp_slt  i12 %pos2_5, i12 54"   --->   Operation 369 'icmp' 'icmp_ln620_9' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.62ns)   --->   "%icmp_ln620_10 = icmp_ult  i12 %pos2_5, i12 54"   --->   Operation 370 'icmp' 'icmp_ln620_10' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln624_5 = sext i12 %pos2_5"   --->   Operation 371 'sext' 'sext_ln624_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln624_5 = zext i32 %sext_ln624_5"   --->   Operation 372 'zext' 'zext_ln624_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (1.12ns)   --->   "%Range2_V_13 = lshr i54 %man_V_28, i54 %zext_ln624_5"   --->   Operation 373 'lshr' 'Range2_V_13' <Predicate = (!icmp_ln560_4)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_19)   --->   "%r_V_375 = lshr i54 18014398509481983, i54 %zext_ln624_5"   --->   Operation 374 'lshr' 'r_V_375' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_19 = icmp_eq  i54 %Range2_V_13, i54 %r_V_375"   --->   Operation 375 'icmp' 'Range2_all_ones_19' <Predicate = (!icmp_ln560_4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_27)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_5, i32 11"   --->   Operation 376 'bitselect' 'tmp_420' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_27)   --->   "%Range2_all_ones_20 = xor i1 %tmp_420, i1 1"   --->   Operation 377 'xor' 'Range2_all_ones_20' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_27)   --->   "%Range2_all_ones_21 = select i1 %icmp_ln620_10, i1 %Range2_all_ones_19, i1 %Range2_all_ones_20"   --->   Operation 378 'select' 'Range2_all_ones_21' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones_27 = and i1 %Range2_all_ones_21, i1 %Range1_all_ones_36"   --->   Operation 379 'and' 'Range1_all_ones_27' <Predicate = (!icmp_ln560_4)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.12ns)   --->   "%Range1_all_zeros_13 = xor i1 %Range1_all_ones_36, i1 1"   --->   Operation 380 'xor' 'Range1_all_zeros_13' <Predicate = (!icmp_ln560_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.99ns)   --->   "%icmp_ln630_4 = icmp_eq  i54 %Range2_V_13, i54 0"   --->   Operation 381 'icmp' 'icmp_ln630_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%and_ln630_4 = and i1 %icmp_ln630_4, i1 %Range1_all_zeros_13"   --->   Operation 382 'and' 'and_ln630_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.62ns)   --->   "%icmp_ln631_4 = icmp_eq  i12 %pos2_5, i12 54"   --->   Operation 383 'icmp' 'icmp_ln631_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln610_6)   --->   "%select_ln631_9 = select i1 %icmp_ln631_4, i1 %Range1_all_zeros_13, i1 %Range1_all_ones_35"   --->   Operation 384 'select' 'select_ln631_9' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_5)   --->   "%select_ln631_10 = select i1 %icmp_ln631_4, i1 %Range1_all_ones_36, i1 %Range1_all_ones_35"   --->   Operation 385 'select' 'select_ln631_10' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.12ns)   --->   "%xor_ln610_2 = xor i1 %icmp_ln610_8, i1 1"   --->   Operation 386 'xor' 'xor_ln610_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610_6 = or i1 %select_ln631_9, i1 %xor_ln610_2"   --->   Operation 387 'or' 'or_ln610_6' <Predicate = (!icmp_ln560_4)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_5)   --->   "%and_ln628_4 = and i1 %icmp_ln620_9, i1 %icmp_ln610_8"   --->   Operation 388 'and' 'and_ln628_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_5 = and i1 %and_ln628_4, i1 %Range1_all_ones_35"   --->   Operation 389 'and' 'and_ln628_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%deleted_zeros_5 = select i1 %and_ln628_5, i1 %and_ln630_4, i1 %or_ln610_6"   --->   Operation 390 'select' 'deleted_zeros_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_5)   --->   "%or_ln610_7 = or i1 %select_ln631_10, i1 %xor_ln610_2"   --->   Operation 391 'or' 'or_ln610_7' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_5 = select i1 %and_ln628_5, i1 %Range1_all_ones_27, i1 %or_ln610_7"   --->   Operation 392 'select' 'deleted_ones_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_4)   --->   "%or_ln610_8 = or i1 %icmp_ln610_8, i1 %p_Result_237"   --->   Operation 393 'or' 'or_ln610_8' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%xor_ln647_9 = xor i1 %deleted_zeros_5, i1 1"   --->   Operation 394 'xor' 'xor_ln647_9' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%or_ln647_4 = or i1 %p_Result_237, i1 %xor_ln647_9"   --->   Operation 395 'or' 'or_ln647_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%xor_ln647_10 = xor i1 %neg_src_97, i1 1"   --->   Operation 396 'xor' 'xor_ln647_10' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_97 = and i1 %or_ln647_4, i1 %xor_ln647_10"   --->   Operation 397 'and' 'overflow_97' <Predicate = (!icmp_ln560_4)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_4)   --->   "%and_ln648_5 = and i1 %p_Result_237, i1 %deleted_ones_5"   --->   Operation 398 'and' 'and_ln648_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_4)   --->   "%xor_ln648_2 = xor i1 %and_ln648_5, i1 %or_ln610_8"   --->   Operation 399 'xor' 'xor_ln648_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_4)   --->   "%underflow_97 = and i1 %xor_ln648_2, i1 %neg_src_97"   --->   Operation 400 'and' 'underflow_97' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302_4 = or i1 %underflow_97, i1 %overflow_97"   --->   Operation 401 'or' 'or_ln302_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln570_3 = sext i12 %sh_amt_6"   --->   Operation 402 'sext' 'sext_ln570_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.62ns)   --->   "%icmp_ln571_5 = icmp_eq  i12 %F2_6, i12 16"   --->   Operation 403 'icmp' 'icmp_ln571_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.62ns)   --->   "%icmp_ln574_5 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 404 'icmp' 'icmp_ln574_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.59ns)   --->   "%icmp_ln592_6 = icmp_eq  i7 %tmp_422, i7 0"   --->   Operation 405 'icmp' 'icmp_ln592_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%zext_ln575_6 = zext i32 %sext_ln570_3"   --->   Operation 406 'zext' 'zext_ln575_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%ashr_ln575_5 = ashr i54 %man_V_29, i54 %zext_ln575_6"   --->   Operation 407 'ashr' 'ashr_ln575_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%trunc_ln575_6 = trunc i54 %ashr_ln575_5"   --->   Operation 408 'trunc' 'trunc_ln575_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%bitcast_ln724_9 = bitcast i32 %d_assign_7"   --->   Operation 409 'bitcast' 'bitcast_ln724_9' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_9, i32 31"   --->   Operation 410 'bitselect' 'tmp_423' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%select_ln577_6 = select i1 %tmp_423, i32 4294967295, i32 0"   --->   Operation 411 'select' 'select_ln577_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_212)   --->   "%shl_ln593_5 = shl i32 %trunc_ln572_6, i32 %sext_ln570_3"   --->   Operation 412 'shl' 'shl_ln593_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%select_ln571_3 = select i1 %icmp_ln571_5, i32 %trunc_ln572_6, i32 0"   --->   Operation 413 'select' 'select_ln571_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_3)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_5, i1 1"   --->   Operation 414 'xor' 'xor_ln571_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_3 = and i1 %icmp_ln570_7, i1 %xor_ln571_3"   --->   Operation 415 'and' 'and_ln570_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%and_ln574_6 = and i1 %and_ln570_3, i1 %icmp_ln574_5"   --->   Operation 416 'and' 'and_ln574_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_6 = select i1 %and_ln574_6, i32 %trunc_ln575_6, i32 %select_ln571_3"   --->   Operation 417 'select' 'select_ln574_6' <Predicate = (!icmp_ln560_5)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%xor_ln574_3 = xor i1 %icmp_ln574_5, i1 1"   --->   Operation 418 'xor' 'xor_ln574_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%and_ln574_7 = and i1 %and_ln570_3, i1 %xor_ln574_3"   --->   Operation 419 'and' 'and_ln574_7' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_7 = select i1 %and_ln574_7, i32 %select_ln577_6, i32 %select_ln574_6"   --->   Operation 420 'select' 'select_ln574_7' <Predicate = (!icmp_ln560_5)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_212)   --->   "%and_ln592_3 = and i1 %icmp_ln570_11, i1 %icmp_ln592_6"   --->   Operation 421 'and' 'and_ln592_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_212 = select i1 %and_ln592_3, i32 %shl_ln593_5, i32 %select_ln574_7"   --->   Operation 422 'select' 'p_Val2_212' <Predicate = (!icmp_ln560_5)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.74ns)   --->   "%pos2_6 = add i12 %F2_6, i12 17"   --->   Operation 423 'add' 'pos2_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%p_Result_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_212, i32 31"   --->   Operation 424 'bitselect' 'p_Result_239' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.62ns)   --->   "%icmp_ln610_10 = icmp_slt  i12 %pos1_6, i12 54"   --->   Operation 425 'icmp' 'icmp_ln610_10' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.12ns)   --->   "%Range1_all_ones_37 = xor i1 %tmp_427, i1 1"   --->   Operation 426 'xor' 'Range1_all_ones_37' <Predicate = (!icmp_ln560_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.62ns)   --->   "%icmp_ln610_11 = icmp_ult  i12 %pos1_6, i12 54"   --->   Operation 427 'icmp' 'icmp_ln610_11' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.12ns)   --->   "%Range1_all_ones_38 = and i1 %icmp_ln610_11, i1 %lD_9"   --->   Operation 428 'and' 'Range1_all_ones_38' <Predicate = (!icmp_ln560_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.62ns)   --->   "%icmp_ln620_11 = icmp_slt  i12 %pos2_6, i12 54"   --->   Operation 429 'icmp' 'icmp_ln620_11' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.62ns)   --->   "%icmp_ln620_12 = icmp_ult  i12 %pos2_6, i12 54"   --->   Operation 430 'icmp' 'icmp_ln620_12' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln624_6 = sext i12 %pos2_6"   --->   Operation 431 'sext' 'sext_ln624_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln624_6 = zext i32 %sext_ln624_6"   --->   Operation 432 'zext' 'zext_ln624_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (1.12ns)   --->   "%Range2_V_15 = lshr i54 %man_V_29, i54 %zext_ln624_6"   --->   Operation 433 'lshr' 'Range2_V_15' <Predicate = (!icmp_ln560_5)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_22)   --->   "%r_V_376 = lshr i54 18014398509481983, i54 %zext_ln624_6"   --->   Operation 434 'lshr' 'r_V_376' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_22 = icmp_eq  i54 %Range2_V_15, i54 %r_V_376"   --->   Operation 435 'icmp' 'Range2_all_ones_22' <Predicate = (!icmp_ln560_5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_30)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_6, i32 11"   --->   Operation 436 'bitselect' 'tmp_428' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_30)   --->   "%Range2_all_ones_23 = xor i1 %tmp_428, i1 1"   --->   Operation 437 'xor' 'Range2_all_ones_23' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_30)   --->   "%Range2_all_ones_24 = select i1 %icmp_ln620_12, i1 %Range2_all_ones_22, i1 %Range2_all_ones_23"   --->   Operation 438 'select' 'Range2_all_ones_24' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones_30 = and i1 %Range2_all_ones_24, i1 %Range1_all_ones_38"   --->   Operation 439 'and' 'Range1_all_ones_30' <Predicate = (!icmp_ln560_5)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.12ns)   --->   "%Range1_all_zeros_15 = xor i1 %Range1_all_ones_38, i1 1"   --->   Operation 440 'xor' 'Range1_all_zeros_15' <Predicate = (!icmp_ln560_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.99ns)   --->   "%icmp_ln630_5 = icmp_eq  i54 %Range2_V_15, i54 0"   --->   Operation 441 'icmp' 'icmp_ln630_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node overflow_98)   --->   "%and_ln630_5 = and i1 %icmp_ln630_5, i1 %Range1_all_zeros_15"   --->   Operation 442 'and' 'and_ln630_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.62ns)   --->   "%icmp_ln631_5 = icmp_eq  i12 %pos2_6, i12 54"   --->   Operation 443 'icmp' 'icmp_ln631_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln610_9)   --->   "%select_ln631_11 = select i1 %icmp_ln631_5, i1 %Range1_all_zeros_15, i1 %Range1_all_ones_37"   --->   Operation 444 'select' 'select_ln631_11' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_6)   --->   "%select_ln631_12 = select i1 %icmp_ln631_5, i1 %Range1_all_ones_38, i1 %Range1_all_ones_37"   --->   Operation 445 'select' 'select_ln631_12' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.12ns)   --->   "%xor_ln610_3 = xor i1 %icmp_ln610_10, i1 1"   --->   Operation 446 'xor' 'xor_ln610_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610_9 = or i1 %select_ln631_11, i1 %xor_ln610_3"   --->   Operation 447 'or' 'or_ln610_9' <Predicate = (!icmp_ln560_5)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_7)   --->   "%and_ln628_6 = and i1 %icmp_ln620_11, i1 %icmp_ln610_10"   --->   Operation 448 'and' 'and_ln628_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_7 = and i1 %and_ln628_6, i1 %Range1_all_ones_37"   --->   Operation 449 'and' 'and_ln628_7' <Predicate = (!icmp_ln560_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node overflow_98)   --->   "%deleted_zeros_6 = select i1 %and_ln628_7, i1 %and_ln630_5, i1 %or_ln610_9"   --->   Operation 450 'select' 'deleted_zeros_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_6)   --->   "%or_ln610_10 = or i1 %select_ln631_12, i1 %xor_ln610_3"   --->   Operation 451 'or' 'or_ln610_10' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_6 = select i1 %and_ln628_7, i1 %Range1_all_ones_30, i1 %or_ln610_10"   --->   Operation 452 'select' 'deleted_ones_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_5)   --->   "%or_ln610_11 = or i1 %icmp_ln610_10, i1 %p_Result_239"   --->   Operation 453 'or' 'or_ln610_11' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node overflow_98)   --->   "%xor_ln647_11 = xor i1 %deleted_zeros_6, i1 1"   --->   Operation 454 'xor' 'xor_ln647_11' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node overflow_98)   --->   "%or_ln647_5 = or i1 %p_Result_239, i1 %xor_ln647_11"   --->   Operation 455 'or' 'or_ln647_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node overflow_98)   --->   "%xor_ln647_12 = xor i1 %neg_src_98, i1 1"   --->   Operation 456 'xor' 'xor_ln647_12' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_98 = and i1 %or_ln647_5, i1 %xor_ln647_12"   --->   Operation 457 'and' 'overflow_98' <Predicate = (!icmp_ln560_5)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_5)   --->   "%and_ln648_9 = and i1 %p_Result_239, i1 %deleted_ones_6"   --->   Operation 458 'and' 'and_ln648_9' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_5)   --->   "%xor_ln648_3 = xor i1 %and_ln648_9, i1 %or_ln610_11"   --->   Operation 459 'xor' 'xor_ln648_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_5)   --->   "%underflow_98 = and i1 %xor_ln648_3, i1 %neg_src_98"   --->   Operation 460 'and' 'underflow_98' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302_5 = or i1 %underflow_98, i1 %overflow_98"   --->   Operation 461 'or' 'or_ln302_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.92>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 462 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln20_1 = or i6 %empty_121, i6 2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 463 'or' 'or_ln20_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i6 %or_ln20_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 464 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%select_ln346_8 = select i1 %overflow_97, i32 2147483647, i32 2147483648"   --->   Operation 465 'select' 'select_ln346_8' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%xor_ln560_2 = xor i1 %icmp_ln560_4, i1 1"   --->   Operation 466 'xor' 'xor_ln560_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%and_ln302_4 = and i1 %or_ln302_4, i1 %xor_ln560_2"   --->   Operation 467 'and' 'and_ln302_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%and_ln302_5 = and i1 %and_ln302_4, i1 %icmp_ln600_5"   --->   Operation 468 'and' 'and_ln302_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%select_ln302_2 = select i1 %and_ln302_5, i32 %select_ln346_8, i32 %p_Val2_210"   --->   Operation 469 'select' 'select_ln302_2' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln560_2 = select i1 %icmp_ln560_4, i32 0, i32 %select_ln302_2"   --->   Operation 470 'select' 'select_ln560_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%coeff_V_addr_2 = getelementptr i32 %coeff_V, i64 0, i64 %zext_ln22_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 471 'getelementptr' 'coeff_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.69ns)   --->   "%store_ln22 = store i32 %select_ln560_2, i6 %coeff_V_addr_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 472 'store' 'store_ln22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln20_2 = or i6 %empty_121, i6 3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 473 'or' 'or_ln20_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i6 %or_ln20_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 474 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%select_ln346_10 = select i1 %overflow_98, i32 2147483647, i32 2147483648"   --->   Operation 475 'select' 'select_ln346_10' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%xor_ln560_3 = xor i1 %icmp_ln560_5, i1 1"   --->   Operation 476 'xor' 'xor_ln560_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%and_ln302_6 = and i1 %or_ln302_5, i1 %xor_ln560_3"   --->   Operation 477 'and' 'and_ln302_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%and_ln302_7 = and i1 %and_ln302_6, i1 %icmp_ln600_6"   --->   Operation 478 'and' 'and_ln302_7' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%select_ln302_3 = select i1 %and_ln302_7, i32 %select_ln346_10, i32 %p_Val2_212"   --->   Operation 479 'select' 'select_ln302_3' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln560_3 = select i1 %icmp_ln560_5, i32 0, i32 %select_ln302_3"   --->   Operation 480 'select' 'select_ln560_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%coeff_V_addr_3 = getelementptr i32 %coeff_V, i64 0, i64 %zext_ln22_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 481 'getelementptr' 'coeff_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.69ns)   --->   "%store_ln22 = store i32 %select_ln560_3, i6 %coeff_V_addr_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22]   --->   Operation 482 'store' 'store_ln22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20]   --->   Operation 483 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	'alloca' operation ('j') [66]  (0 ns)
	'load' operation ('j') on local variable 'j' [134]  (0 ns)
	'mux' operation ('d', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22) [143]  (0.751 ns)
	'fpext' operation ('d') [144]  (1.54 ns)

 <State 2>: 3.33ns
The critical path consists of the following:
	'fpext' operation ('d') [144]  (1.54 ns)
	'sub' operation ('F2') [156]  (0.745 ns)
	'add' operation ('add_ln570') [158]  (0.745 ns)
	'select' operation ('sh_amt') [160]  (0.299 ns)

 <State 3>: 3.61ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln571') [162]  (0.629 ns)
	'xor' operation ('xor_ln571') [175]  (0 ns)
	'and' operation ('and_ln570') [176]  (0.122 ns)
	'and' operation ('and_ln574') [177]  (0 ns)
	'select' operation ('select_ln574') [178]  (1.13 ns)
	'select' operation ('select_ln574_1') [181]  (0.278 ns)
	'select' operation ('__Val2__') [185]  (1.05 ns)
	'or' operation ('or_ln647') [225]  (0 ns)
	'and' operation ('overflow') [227]  (0.278 ns)
	'or' operation ('or_ln302') [231]  (0.122 ns)

 <State 4>: 3.61ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln571_4') [360]  (0.629 ns)
	'xor' operation ('xor_ln571_2') [373]  (0 ns)
	'and' operation ('and_ln570_2') [374]  (0.122 ns)
	'and' operation ('and_ln574_4') [375]  (0 ns)
	'select' operation ('select_ln574_4') [376]  (1.13 ns)
	'select' operation ('select_ln574_5') [379]  (0.278 ns)
	'select' operation ('__Val2__') [383]  (1.05 ns)
	'or' operation ('or_ln647_4') [423]  (0 ns)
	'and' operation ('overflow') [425]  (0.278 ns)
	'or' operation ('or_ln302_4') [429]  (0.122 ns)

 <State 5>: 0.926ns
The critical path consists of the following:
	'select' operation ('select_ln346_8') [430]  (0 ns)
	'select' operation ('select_ln302_2') [434]  (0 ns)
	'select' operation ('select_ln560_2') [435]  (0.227 ns)
	'store' operation ('store_ln22', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22) of variable 'select_ln560_2' on array 'coeff_V' [437]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
