{
  "design": {
    "design_info": {
      "boundary_crc": "0x9CEDE4B2CF7164D2",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../hw.gen/sources_1/bd/bd",
      "name": "bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_uartlite_0": "",
      "mig_7series_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_ds": ""
        },
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_ds": ""
        }
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "rst_mig_7series_0_166M": "",
      "clk_wiz_0": "",
      "util_vector_logic_0": "",
      "axi_gpio_0": ""
    },
    "interface_ports": {
      "ddr3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddr3_dq",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr3_dqs_p",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr3_dqs_n",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr3_addr",
            "direction": "O",
            "left": "12",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr3_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "ddr3_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "ddr3_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "ddr3_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr3_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "ddr3_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "ddr3_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr3_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr3_dm",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr3_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "uart_txd",
            "direction": "O"
          }
        }
      },
      "gpio_rtl_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "gpio_rtl_0_tri_i",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRI_O": {
            "physical_name": "gpio_rtl_0_tri_o",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "gpio_rtl_0_tri_t",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "gpio_rtl_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "gpio_rtl_1_tri_i",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "TRI_O": {
            "physical_name": "gpio_rtl_1_tri_o",
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "gpio_rtl_1_tri_t",
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "clk_100mhz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_clk_100mhz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "35",
        "xci_name": "bd_axi_uartlite_0_0",
        "xci_path": "ip\\bd_axi_uartlite_0_0\\bd_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "1",
        "xci_name": "bd_mig_7series_0_0",
        "xci_path": "ip\\bd_mig_7series_0_0\\bd_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze_riscv:1.0",
        "ip_revision": "2",
        "xci_name": "bd_microblaze_0_riscv_0",
        "xci_path": "ip\\bd_microblaze_0_riscv_0\\bd_microblaze_0_riscv_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_ASYNC_INTERRUPT": {
            "value": "1"
          },
          "C_ASYNC_WAKEUP": {
            "value": "3"
          },
          "C_AVOID_PRIMITIVES": {
            "value": "0"
          },
          "C_BASE_VECTORS": {
            "value": "0x0000000000000000"
          },
          "C_BRANCH_TARGET_CACHE_SIZE": {
            "value": "0"
          },
          "C_DATA_SIZE": {
            "value": "32"
          },
          "C_DC_AXI_MON": {
            "value": "0"
          },
          "C_DEBUG_COUNTER_WIDTH": {
            "value": "32"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_DEBUG_EVENT_COUNTERS": {
            "value": "0"
          },
          "C_DEBUG_INTERFACE": {
            "value": "0"
          },
          "C_DEBUG_LATENCY_COUNTERS": {
            "value": "0"
          },
          "C_DEBUG_TRACE_ASYNC_RESET": {
            "value": "0"
          },
          "C_DP_AXI_MON": {
            "value": "0"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_D_LMB_MON": {
            "value": "0"
          },
          "C_D_LMB_PROTOCOL": {
            "value": "0"
          },
          "C_ECC_USE_CE_EXCEPTION": {
            "value": "0"
          },
          "C_EDGE_IS_POSITIVE": {
            "value": "1"
          },
          "C_ENABLE_DISCRETE_PORTS": {
            "value": "0"
          },
          "C_FAULT_TOLERANT": {
            "value": "0"
          },
          "C_FREQ": {
            "value": "100000000"
          },
          "C_FSL_LINKS": {
            "value": "0"
          },
          "C_IC_AXI_MON": {
            "value": "0"
          },
          "C_ILL_INSTR_EXCEPTION": {
            "value": "1"
          },
          "C_INSTANCE": {
            "value": "microblaze"
          },
          "C_INTERCONNECT": {
            "value": "2"
          },
          "C_INTERRUPT_IS_EDGE": {
            "value": "0"
          },
          "C_INTERRUPT_MON": {
            "value": "0"
          },
          "C_IP_AXI_MON": {
            "value": "0"
          },
          "C_I_AXI": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_I_LMB_MON": {
            "value": "0"
          },
          "C_I_LMB_PROTOCOL": {
            "value": "0"
          },
          "C_LMB_DATA_SIZE": {
            "value": "32"
          },
          "C_LOCKSTEP_SELECT": {
            "value": "0"
          },
          "C_LOCKSTEP_SLAVE": {
            "value": "0"
          },
          "C_M0_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M0_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M10_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M10_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M11_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M11_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M12_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M12_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M13_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M13_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M14_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M14_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M15_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M15_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M1_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M1_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M2_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M2_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M3_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M3_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M4_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M4_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M5_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M5_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M6_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M6_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M7_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M7_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M8_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M8_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_M9_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_M9_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_MISALIGNED_EXCEPTIONS": {
            "value": "1"
          },
          "C_MMU_PRIVILEGED_INSTR": {
            "value": "0"
          },
          "C_M_AXI_DC_ADDR_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_DC_ARUSER_WIDTH": {
            "value": "5"
          },
          "C_M_AXI_DC_AWUSER_WIDTH": {
            "value": "5"
          },
          "C_M_AXI_DC_BUSER_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_DC_EXCLUSIVE_ACCESS": {
            "value": "0"
          },
          "C_M_AXI_DC_RUSER_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_DC_THREAD_ID_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_DC_USER_SIGNALS": {
            "value": "0"
          },
          "C_M_AXI_DC_USER_VALUE": {
            "value": "31"
          },
          "C_M_AXI_DC_WUSER_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_DP_ADDR_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_DP_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_DP_EXCLUSIVE_ACCESS": {
            "value": "0"
          },
          "C_M_AXI_DP_THREAD_ID_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_M_AXI_IC_ADDR_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_IC_ARUSER_WIDTH": {
            "value": "5"
          },
          "C_M_AXI_IC_AWUSER_WIDTH": {
            "value": "5"
          },
          "C_M_AXI_IC_BUSER_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_IC_RUSER_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_IC_THREAD_ID_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_IC_USER_SIGNALS": {
            "value": "0"
          },
          "C_M_AXI_IC_USER_VALUE": {
            "value": "31"
          },
          "C_M_AXI_IC_WUSER_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_IP_ADDR_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_IP_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_IP_THREAD_ID_WIDTH": {
            "value": "1"
          },
          "C_M_AXI_I_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "1"
          },
          "C_NUMBER_OF_RD_ADDR_BRK": {
            "value": "0"
          },
          "C_NUMBER_OF_WR_ADDR_BRK": {
            "value": "0"
          },
          "C_NUM_SYNC_FF_CLK": {
            "value": "2"
          },
          "C_NUM_SYNC_FF_CLK_DEBUG": {
            "value": "2"
          },
          "C_NUM_SYNC_FF_CLK_IRQ": {
            "value": "1"
          },
          "C_NUM_SYNC_FF_DBG_CLK": {
            "value": "1"
          },
          "C_NUM_SYNC_FF_DBG_TRACE_CLK": {
            "value": "2"
          },
          "C_OPTIMIZATION": {
            "value": "1"
          },
          "C_PC_WIDTH": {
            "value": "32"
          },
          "C_S0_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S0_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S10_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S10_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S11_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S11_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S12_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S12_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S13_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S13_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S14_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S14_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S15_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S15_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S1_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S1_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S2_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S2_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S3_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S3_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S4_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S4_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S5_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S5_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S6_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S6_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S7_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S7_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S8_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S8_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_S9_AXIS_DATA_WIDTH": {
            "value": "32"
          },
          "C_S9_AXIS_PROTOCOL": {
            "value": "GENERIC"
          },
          "C_TEMPORAL_DEPTH": {
            "value": "0"
          },
          "C_TRACE": {
            "value": "0"
          },
          "C_USE_ATOMIC": {
            "value": "0"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "0"
          },
          "C_USE_COMPRESSION": {
            "value": "1"
          },
          "C_USE_CONFIG_RESET": {
            "value": "0"
          },
          "C_USE_DCACHE": {
            "value": "0"
          },
          "C_USE_EXT_BRK": {
            "value": "0"
          },
          "C_USE_EXT_NM_BRK": {
            "value": "0"
          },
          "C_USE_FPU": {
            "value": "0"
          },
          "C_USE_ICACHE": {
            "value": "0"
          },
          "C_USE_INTERRUPT": {
            "value": "1"
          },
          "C_USE_MMU": {
            "value": "0"
          },
          "C_USE_MULDIV": {
            "value": "2"
          },
          "C_USE_NON_SECURE": {
            "value": "0"
          },
          "G_TEMPLATE_LIST": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_IP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "riscv > bd microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "bd_dlmb_v10_1",
            "xci_path": "ip\\bd_dlmb_v10_1\\bd_dlmb_v10_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "bd_ilmb_v10_1",
            "xci_path": "ip\\bd_ilmb_v10_1\\bd_ilmb_v10_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "bd_dlmb_bram_if_cntlr_1",
            "xci_path": "ip\\bd_dlmb_bram_if_cntlr_1\\bd_dlmb_bram_if_cntlr_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > bd microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "bd_ilmb_bram_if_cntlr_1",
            "xci_path": "ip\\bd_ilmb_bram_if_cntlr_1\\bd_ilmb_bram_if_cntlr_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "8",
            "xci_name": "bd_lmb_bram_1",
            "xci_path": "ip\\bd_lmb_bram_1\\bd_lmb_bram_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\bd_microblaze_0_axi_periph_0\\bd_microblaze_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "bd_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "bd_xbar_0",
            "xci_path": "ip\\bd_xbar_0\\bd_xbar_0.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "bd_auto_us_0",
                "xci_path": "ip\\bd_auto_us_0\\bd_auto_us_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "bd_auto_us_1",
                "xci_path": "ip\\bd_auto_us_1\\bd_auto_us_1.xci",
                "inst_hier_path": "microblaze_0_axi_periph/s01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "bd_auto_ds_0",
                "xci_path": "ip\\bd_auto_ds_0\\bd_auto_ds_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "bd_auto_ds_1",
                "xci_path": "ip\\bd_auto_ds_1\\bd_auto_ds_1.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "bd_auto_pc_0",
                "xci_path": "ip\\bd_auto_pc_0\\bd_auto_pc_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "bd_auto_ds_2",
                "xci_path": "ip\\bd_auto_ds_2\\bd_auto_ds_2.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "19",
        "xci_name": "bd_microblaze_0_axi_intc_0",
        "xci_path": "ip\\bd_microblaze_0_axi_intc_0\\bd_microblaze_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_0_axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "bd_microblaze_0_xlconcat_0",
        "xci_path": "ip\\bd_microblaze_0_xlconcat_0\\bd_microblaze_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_0_xlconcat",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm_riscv:1.0",
        "ip_revision": "2",
        "xci_name": "bd_mdm_1_0",
        "xci_path": "ip\\bd_mdm_1_0\\bd_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_mig_7series_0_166M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "bd_rst_mig_7series_0_166M_1",
        "xci_path": "ip\\bd_rst_mig_7series_0_166M_1\\bd_rst_mig_7series_0_166M_1.xci",
        "inst_hier_path": "rst_mig_7series_0_166M"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "bd_clk_wiz_0_0",
        "xci_path": "ip\\bd_clk_wiz_0_0\\bd_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "114.829"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_JITTER": {
            "value": "104.542"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "333.33333"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "3"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "bd_util_vector_logic_0_0",
        "xci_path": "ip\\bd_util_vector_logic_0_0\\bd_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "bd_axi_gpio_0_0",
        "xci_path": "ip\\bd_axi_gpio_0_0\\bd_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_GPIO2_WIDTH": {
            "value": "10"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "gpio_rtl_0",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "gpio_rtl_1",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_M_AXI_IP": {
        "interface_ports": [
          "microblaze_0/M_AXI_IP",
          "microblaze_0_axi_periph/S01_AXI"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr3",
          "mig_7series_0/DDR3"
        ]
      }
    },
    "nets": {
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "clk_100mhz_1": {
        "ports": [
          "clk_100mhz",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "util_vector_logic_0/Op1"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_mig_7series_0_166M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_mig_7series_0_166M/slowest_sync_clk",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/S01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/M03_ACLK"
        ]
      },
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_166M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_166M/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_166M_bus_struct_reset": {
        "ports": [
          "rst_mig_7series_0_166M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_mig_7series_0_166M_mb_reset": {
        "ports": [
          "rst_mig_7series_0_166M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_mig_7series_0_166M_peripheral_aresetn1": {
        "ports": [
          "rst_mig_7series_0_166M/peripheral_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "mig_7series_0/aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/S01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M03_ARESETN"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "mig_7series_0/sys_rst"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              }
            }
          }
        }
      }
    },
    "elf_association": {
      "file": {
        "name": "..\\..\\imports\\Desktop\\RGB_traffic_lights_BRAM.elf",
        "type": "ELF",
        "checksum": "3236867831",
        "IsVisible": "1",
        "ScopedToRef": "bd",
        "ScopedToCell": [
          "microblaze_0"
        ],
        "UsedIn": [
          "implementation"
        ]
      },
      "file": {
        "name": "..\\..\\..\\sim_1\\imports\\Desktop\\RGB_traffic_lights_BRAM.elf",
        "type": "ELF",
        "checksum": "3236867831",
        "IsVisible": "1",
        "ScopedToRef": "bd",
        "ScopedToCell": [
          "microblaze_0"
        ],
        "UsedIn": [
          "simulation"
        ]
      }
    }
  }
}