$date
	Fri Oct 18 05:36:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_D_flipFlop $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
x"
x!
$end
#5
0"
1$
#10
0$
0%
#15
1!
1$
#20
0$
#25
1$
#30
0$
1#
#35
1"
1$
#40
0$
0#
#45
0!
0"
1$
#50
0$
1#
#55
1!
1"
1$
#60
0$
#65
0!
1$
#70
0$
