http://scholar.google.com/scholar?hl=en&q=S.+N.+Adya+and+I.+L.+Markov.+2001.+Fixed-outline+floorplanning+through+better+local+search.+In+Proceedings+of+ACM%2FIEEE+International+Conference+on+Computer+Design.+328%2D%2D334.+
http://scholar.google.com/scholar?hl=en&q=A.+Agne%2C+M.+Happe%2C+A.+Keller%2C+E.+L%C3%83bbers%2C+B.+Plattner%2C+M.+Platzner%2C+and+C.+Plessl.+2014.+ReconOS%3A+An+operating+system+approach+for+reconfigurable+computing.+IEEE+Micro+34%2C+1+%28Jan.+2014%29%2C+60%2D%2D71.
http://scholar.google.com/scholar?hl=en&q=Altera.+2013a.+Design+Planning+for+Partial+Reconfiguration.+Altera.
http://scholar.google.com/scholar?hl=en&q=Altera.+2013b.+Quartus+II+Handbook+Version+13.1.+Altera.
http://scholar.google.com/scholar?hl=en&q=Altera.+2016a.+Arria+10+CvP+Initialization+and+Partial+Reconfiguration+over+PCI+Express+User+Guide.+Altera.
http://scholar.google.com/scholar?hl=en&q=Altera.+2016b.+Quartus+Prime+Standard+Edition+Handbook.+Altera.
http://scholar.google.com/scholar?hl=en&q=Altera.+2017.+ug-partrecon%3A+Partial+Reconfiguration+IP+Core.+Altera.
http://scholar.google.com/scholar?hl=en&q=Atmel.+2013.+AT40K05%2C+AT40K10%2C+AT40K20%2C+AT40K40+Datasheet.+Altera.
http://scholar.google.com/scholar?hl=en&q=Ramzi+Ayadi%2C+Bouraoui+Ouni%2C+and+Abdellatif+Mtibaa.+2014.+Integrated+temporal+partitioning+and+partial+reconfiguration+techniques+for+design+latency+improvement.+Evolving+Systems+5%2C+2+%28Jun.+2014%29%2C+133%2D%2D141.
http://scholar.google.com/scholar?hl=en&q=R.+Backasch%2C+G.+Hempel%2C+S.+Werner%2C+S.+Groppe%2C+and+T.+Pionteck.+2014.+Identifying+homogenous+reconfigurable+regions+in+heterogeneous+FPGAs+for+module+relocation.+In+Proceedings+of+International+Conference+on+ReConFigurable+Computing+and+FPGAs+%28ReConFig14%29.+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=P.+Banerjee%2C+M.+Sangtani%2C+and+S.+Sur-Kolay.+2011.+Floorplanning+for+partially+reconfigurable+FPGAs.+IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems+%28TCAD%29+30%2C+1+%28Jan.+2011%29%2C+8%2D%2D17.+10.1109%2FTCAD.2010.2079390+
http://scholar.google.com/scholar?hl=en&q=K.+Bazargan%2C+R.+Kastner%2C+and+M.+Sarrafzadeh.+2000.+Fast+template+placement+for+reconfigurable+computing+systems.+IEEE+Design+and+Test+of+Computers+17%2C+1+%28Jan.+2000%29%2C+68%2D%2D83.+10.1109%2F54.825678+
http://scholar.google.com/scholar?hl=en&q=T.+Becker%2C+W.+Luk%2C+and+P.+Y.+K.+Cheung.+2007.+Enhancing+relocatability+of+partial+bitstreams+for+run-time+reconfiguration.+In+Proceedings+of+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+10.1109%2FFCCM.2007.29+
http://scholar.google.com/scholar?hl=en&q=C.+Beckhoff%2C+D.+Koch%2C+and+J.+Torresen.+2012.+GoAhead%3A+A+partial+reconfiguration+framework.+In+Proceeding+of+IEEE+International+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+37%2D%2D44.+10.1109%2FFCCM.2012.17+
http://scholar.google.com/scholar?hl=en&q=C.+Beckhoff%2C+D.+Koch%2C+and+J.+Torresen.+2014.+Portable+module+relocation+and+bitstream+compression+for+Xilinx+FPGAs.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=C.+Beckhoff%2C+D.+Koch%2C+and+J.+Torreson.+2013.+Automatic+floorplanning+and+interface+synthesis+of+island+style+reconfigurable+systems+with+GOAHEAD.+In+Proceedings+of+International+Conference+on+Architecture+of+Computing+Systems+%28ARCS%29.+Springer+Berlin%2C+303%2D%2D316.+10.1007%2F978-3-642-36424-2_26+
http://scholar.google.com/scholar?hl=en&q=S.+U.+Bhandari%2C+S.+Subbaraman%2C+S.+Pujari%2C+and+R.+Mahajan.+2009.+Real+time+video+processing+on+FPGA+using+on+the+fly+partial+reconfiguration.+In+Proceedings+of+International+Conference+on+Signal+Processing+Systems+%28ICSPS%29.+244%2D%2D247.+10.1109%2FICSPS.2009.32+
http://scholar.google.com/scholar?hl=en&q=M.+Birla+and+K.+N.+Vikram.+2008.+Partial+run-time+reconfiguration+of+FPGA+for+computer+vision+applications.+In+Proceedings+of+IEEE+International+Symposium+on+Parallel+and+Distributed+Processing+%28IPDPS%29.
http://scholar.google.com/scholar?hl=en&q=M.+Boden%2C+T.+Fiebig%2C+M.+Reiband%2C+and+P.+Reichel.+2008.+GePaRD%E2%80%94A+high-level+generation+flow+for+partially+reconfigurable+designs.+In+Proceedings+of+IEEE+Computer+Society+Annual+Symposium+on+VLSI+%28ISVLSI%29.+10.1109%2FISVLSI.2008.21+
http://scholar.google.com/scholar?hl=en&q=C.+Bolchini%2C+A.+Miele%2C+and+M.+D.+Santambrogio.+2007a.+TMR+and+partial+dynamic+reconfiguration+to+mitigate+SEU+faults+in+FPGAs.+In+Proceedings+of+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+Systems+%28DFT%29.+
http://scholar.google.com/scholar?hl=en&q=C.+Bolchini%2C+D.+Quarta%2C+and+M.+D.+Santambrogio.+2007b.+SEU+mitigation+for+SRAM-based+FPGAs+through+dynamic+partial+reconfiguration.+In+Proceedings+of+ACM+Great+Lakes+Symposium+on+VLSI.+10.1145%2F1228784.1228803+
http://scholar.google.com/scholar?hl=en&q=S.+Bouchoux%2C+E.+Bourennane%2C+and+M.+Paindavoine.+2004.+Implementation+of+JPEG2000+arithmetic+decoder+using+dynamic+reconfiguration+of+FPGA.+In+Proceedings+of+International+Conference+on+Image+Processing+%28ICIP%29.
http://scholar.google.com/scholar?hl=en&q=G.+Brebner.+1996.+A+Virtual+Hardware+Operating+System+for+the+Xilinx+XC6200.+Springer+Berlin%2C+327%2D%2D336.+
http://scholar.google.com/scholar?hl=en&q=S.+Byma%2C+J.+G.+Steffan%2C+H.+Bannazadeh%2C+A.+Leon-Garcia%2C+and+P.+Chow.+2014.+FPGAs+in+the+cloud%3A+Booting+virtualized+hardware+accelerators+with+OpenStack.+In+Proceedings+of+the+IEEE+International+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+110%2D%2D116.+
http://scholar.google.com/scholar?hl=en&q=D.+Capalija+and+T.+S.+Abdelrahman.+2013.+A+high-performance+overlay+architecture+for+pipelined+execution+of+data+flow+graphs.+In+Proceedings+of+the+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=C.+Carmichael.+2000.+XAPP216%3A+Correcting+Single-Event+Upsets+Through+Virtex+Partial+Configuration.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=C.+Carmichael.+2006.+XAPP197%3A+Triple+Module+Redundancy+Design+Techniques+for+Virtex+FPGAs.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=M.+Ceschia%2C+M.+Violante%2C+M.+Sonza+Reorda%2C+A.+Paccagnella%2C+P.+Bernardi%2C+M.+Rebaudengo%2C+D.+Bortolato%2C+M.+Bellato%2C+P.+Zambolin%2C+and+A.+Candelori.+2003.+Identification+and+classification+of+single-event+upsets+in+the+configuration+memory+of+SRAM-based+FPGAs.+IEEE+Transactions+on+Nuclear+Science+50%2C+6+%28Dec.+2003%29%2C+2088%2D%2D2094.
http://scholar.google.com/scholar?hl=en&q=George+Charitopoulos%2C+Iosif+Koidis%2C+Kyprianos+Papadimitriou%2C+and+Dionisios+Pnevmatikatos.+2015.+Hardware+Task+Scheduling+for+Partially+Reconfigurable+FPGAs.+Springer+International+Publishing%2C+Cham%2C+487%2D%2D498.
http://scholar.google.com/scholar?hl=en&q=C.+S.+Choi+and+H.+Lee.+2006.+An+reconfigurable+FIR+filter+design+on+a+partial+reconfiguration+platform.+In+Proceedings+of+Communications+and+Electronics+%28ICCE%29.
http://scholar.google.com/scholar?hl=en&q=W.+Chong%2C+S.+Ogata%2C+M.+Hariyama%2C+and+M.+Kameyama.+2005.+Architecture+of+a+multi-context+FPGA+using+reconfigurable+context+memory.+In+Proceedings+of+IEEE+International+Parallel+and+Distributed+Processing+Symposium+%28IPDPS%29.+10.1109%2FIPDPS.2005.112+
http://scholar.google.com/scholar?hl=en&q=C.+B.+Ciobanu%2C+D.+N.+Pnevmatikatos%2C+K.+D.+Papadimitriou%2C+and+G.+N.+Gaydadjiev.+2013.+FASTER+run-time+reconfiguration+management.+In+Proceedings+of+ACM+International+Conference+on+Supercomputing+%28ICS%E2%80%9913%29.+ACM%2C+463%2D%2D464.+10.1145%2F2464996.2467283+
http://scholar.google.com/scholar?hl=en&q=C.+Claus%2C+F.+H.+Muller%2C+J.+Zeppenfeld%2C+and+W.+Stechele.+2007a.+A+new+framework+to+accelerate+Virtex-II+Pro+dynamic+partial+self+reconfiguration.+In+Proceedings+of+IEEE+International+Symposium+on+Parallel+8+Distributed+Processing%2C+Workshops+and+PhD+Forum+%28IPDPSW%29.
http://scholar.google.com/scholar?hl=en&q=C.+Claus%2C+W.+Stechele%2C+and+A.+Herkersdorf.+2007b.+Autovision%E2%80%94A+run-time+reconfigurable+MPSoC+architecture+for+future+driver+assistance+systems.+Information+Technology+49+%282007%29%2C+181%2D%2D186.
http://scholar.google.com/scholar?hl=en&q=C.+Claus%2C+J.+Zeppenfeld%2C+F.+Muller%2C+and+W.+Stechele.+2007c.+Using+partial-run-time+reconfigurable+hardware+to+accelerate+video+processing+in+driver+assistance+system.+In+Proceedings+of+Design%2C+Automation+8+Test+in+Europe+Conference+8+Exhibition+%28DATE%29.+
http://scholar.google.com/scholar?hl=en&q=C.+Claus%2C+B.+Zhang%2C+W.+Stechele%2C+L.+Braun%2C+M.+Hubner%2C+and+J.+Becker.+2008.+A+multi-platform+controller+allowing+for+maximum+dynamic+partial+reconfiguration+throughput.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.+535%2D%2D538.
http://scholar.google.com/scholar?hl=en&q=K.+Compton+and+S.+Hauck.+2002.+Reconfigurable+computing%3A+A+survey+of+systems+and+software.+ACM+Computing+Surveys+%28CSUR%29+34%2C+2+%28June+2002%29%2C+171%2D%2D210.+10.1145%2F508352.508353+
http://scholar.google.com/scholar?hl=en&q=J.+Coole+and+G.+Stitt.+2015.+Adjustable-cost+overlays+for+runtime+compilation.+In+Proceedings+of+the+International+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+21%2D%2D24.+10.1109%2FFCCM.2015.49+
http://scholar.google.com/scholar?hl=en&q=A.+DeHon.+1996.+DPGA+utilization+and+application.+In+Proceedings+of+ACM%2FSIGDA+International+Symposium+on+FPGAs.+10.1145%2F228370.228387+
http://scholar.google.com/scholar?hl=en&q=A.+DeHon+and+M.+J+Wilson.+2004.+Nanowire-based+sublithographic+programmable+logic+arrays.+In+Proceedings+of+the+ACM%2FSIGDA+International+Symposium+on+Field+Programmable+Gate+Arrays+%28FPGA%29.+123%2D%2D132.+10.1145%2F968280.968299+
http://scholar.google.com/scholar?hl=en&q=J.+P.+Delahaye%2C+J.+Palicot%2C+C.+Moy%2C+and+P.+Leray.+2007.+Partial+reconfiguration+of+FPGAs+for+dynamical+reconfiguration+of+a+software+radio+platform.+In+Proceedings+of+IST+Mobile+and+Wireless+Comms.+Summit.
http://scholar.google.com/scholar?hl=en&q=J.+Delorme%2C+J.+Martin%2C+A.+Nafkha%2C+C.+Moy%2C+F.+Clermidy%2C+P.+Leray%2C+and+J.+Palicot.+2008.+A+FPGA+partial+reconfiguration+design+approach+for+cognitive+radio+based+on+NoC+architecture.+In+Proceedings+of+International+IEEE+Northeast+Workshop+on+Circuits+and+Systems+and+TAISA+Conference.+355%2D%2D358.
http://scholar.google.com/scholar?hl=en&q=Alberto+Donato%2C+Fabrizio+Ferrandi%2C+Massimo+Redaelli%2C+MarcoDomenico+Santambrogio%2C+and+Donatella+Sciuto.+2007.+Caronte%3A+A+methodology+for+the+implementation+of+partially+dynamically+self-reconfiguring+systems+on+FPGA+platforms.+In+VLSI-Soc%3A+From+Systems+To+Silicon.+Vol.+240.+Springer+US%2C+87%2D%2D109.
http://scholar.google.com/scholar?hl=en&q=E.+El-Araby%2C+I.+Gonzale%2C+and+T.+El-Ghazawi.+2007.+Performance+bounds+of+partial+run-time+reconfiguration+in+high-performance+reconfigurable+computing.+In+Proceedings+of+International+Workshop+on+High-Performance+Reconfigurable+Computing+Technology+and+Applications+%28HPRCTA%29.+10.1145%2F1328554.1328561+
http://scholar.google.com/scholar?hl=en&q=E.+Eto.+2007.+XAPP290%3A+Difference-Based+Partial+Reconfiguration.+Technical+Report.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=S.+A.+Fahmy%2C+J.+Lotze%2C+J.+Noguera%2C+L.+Doyle%2C+and+R.+Esser.+2009.+Generic+software+framework+for+adaptive+applications+on+FPGAs.+In+Proceedings+of+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+55%2D%2D62.+10.1109%2FFCCM.2009.6+
http://scholar.google.com/scholar?hl=en&q=S.+A.+Fahmy%2C+K.+Vipin%2C+and+S.+Shreejith.+2015.+Virtualized+FPGA+accelerators+for+efficient+cloud+computing.+In+Proceedings+of+IEEE+International+Conference+on+Cloud+Computing+Technology+and+Science%2C+Vancouver%2C+Canada.+430%2D%2D35.+10.1109%2FCloudCom.2015.60+
http://scholar.google.com/scholar?hl=en&q=Y.+Feng+and+D.+P.+Mehta.+2006.+Heterogeneous+floorplanning+for+FPGAs.+In+Proceedings+of+International+Conference+on+VLSI+Design.+10.1109%2FVLSID.2006.96+
http://scholar.google.com/scholar?hl=en&q=A.+A.+Fohlich+and+L.+F.+Wanner.+2008.+Operating+system+support+for+wireless+sensor+networks.+Journal+of+Computer+Science+4%2C+4+%282008%29%2C+272%2D%2D281.
http://scholar.google.com/scholar?hl=en&q=D.+De+La+Fuente%2C+J.+Barba%2C+X.+Pena%2C+J.+C.+Lopez%2C+P.+Penil%2C+and+P.+P.+Sanchez.+2015.+Building+a+dynamically+reconfigurable+system+through+a+high+development+flow.+In+Proceedings+of+Forum+on+Specification+and+Design+Languages+%28FDL%29.
http://scholar.google.com/scholar?hl=en&q=S.+Ganesan+and+R.+Vemuri.+2000.+An+integrated+temporal+partitioning+and+partial+reconfiguration+technique+for+design+latency+improvement.+In+Proceedings+of+Design%2C+Automation+and+Test+in+Europe+%28DATE%29.+320%2D%2D325.+10.1145%2F343647.343789+
http://scholar.google.com/scholar?hl=en&q=W.+Gao%2C+K.+Kugel%2C+R.+Manner%2C+N.+Abel%2C+N.+Meier%2C+and+U.+Kebschull.+2009.+DPR+in+high+energy+physics.+In+Proceedings+of+Design%2C+Automation+8+Test+in+Europe+Conference+8+Exhibition+%28DATE%29.+
http://scholar.google.com/scholar?hl=en&q=D.+Gohringer%2C+J.+Noguera%2C+and+J.+Becker.+2010.+Fast+dynamic+and+partial+reconfiguration+data+path+with+low+hardware+overhead+on+Xilinx+FPGAs.+In+Proceedings+of+IEEE+International+Symposium+on+Parallel+8+Distributed+Processing%2C+Workshops+and+PhD+Forum+%28IPDPSW%29.
http://scholar.google.com/scholar?hl=en&q=M.+Gokhale+and+D.+Gomersall.+1997.+High+level+compilation+for+fine+grained+FPGAs.+In+Proceedings+of+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+165%2D%2D173.+
http://scholar.google.com/scholar?hl=en&q=L.+Gong+and+O.+Diessel.+2011.+ReSim%3A+A+reusable+library+for+RTL+simulation+of+dynamic+partial+reconfiguration.+In+Proceeding+of+International+Conference+on+Field-Programmable+Technology.+1%2D%2D8.
http://scholar.google.com/scholar?hl=en&q=S.+Guccione%2C+D.+Levi%2C+and+P.+Sundararajan.+2004.+JBits%3A+Java+Based+Interface+for+Reconfigurable+Computing.+Technical+Report.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=G.+Haiyun+and+C.+Shurong.+2008.+Partial+reconfiguration+bitstream+compression+for+Virtex+FPGAs.+In+Proceedings+of+Congress+on+Image+and+Signal+Processing+%28CISP%29.+10.1109%2FCISP.2008.253+
http://scholar.google.com/scholar?hl=en&q=S.+Gimle+Hansen%2C+D.+Koch%2C+and+J.+Torresen.+2011.+High+speed+partial+run-time+reconfiguration+using+enhanced+ICAP+hard+macro.+In+Proceedings+of+IEEE+International+Symposium+on+Parallel+and+Distributed+Processing+Workshops+and+PhD+Forum.+10.1109%2FIPDPS.2011.139+
http://scholar.google.com/scholar?hl=en&q=J.+Harkin%2C+T.+M.+Mcginnity%2C+and+L.+P.+Maguire.+2004.+Modeling+and+optimizing+run-time+reconfiguration+using+evolutionary+computation.+ACM+Transactions+on+Embedded+Computing+Systems+%28TECS%29+3%2C+4+%28Nov.+2004%29%2C+661%2D%2D685.+10.1145%2F1027794.1027795+
http://scholar.google.com/scholar?hl=en&q=S.+Hauck%2C+Z.+Li%2C+and+E.+Schwabe.+1998.+Configuration+compression+for+the+Xilinx+XC6200+FPGA.+In+Proceedings+of+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines+%28FCCM%29.+
http://scholar.google.com/scholar?hl=en&q=S.+Hauck%2C+Z.+Li%2C+and+E.+Schwabe.+1999.+Configuration+compression+for+the+Xilinx+XC6200+FPGA.+In+Proceedings+of+IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems.+10.1109%2F43.775631+
http://scholar.google.com/scholar?hl=en&q=J.+R.+Hauser+and+J.+Wawrzynek.+1997.+Garp%3A+A+MIPS+processor+with+a+reconfigurable+coprocessor.+In+Proceedings+of+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+
http://scholar.google.com/scholar?hl=en&q=J.+Heiner%2C+B.+Sellers%2C+M.+Wirthlin%2C+and+J.+Kalb.+2009.+FPGA+partial+reconfiguration+via+configuration+scrubbing.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=E.+L.+Horta+and+J.+W.+Lockwood.+2001.+PARBIT%3A+A+Tool+to+Transform+Bitfiles+to+Implement+Partial+Reconfiguration+of+FIeld+Programmable+Gate+Arrays+%28FPGA%29.+Washington+University.
http://scholar.google.com/scholar?hl=en&q=D.+How+and+S.+Atsatt.+2016.+Sectors%3A+Divide+8+conquer+and+softwarization+in+the+design+and+validation+of+the+Stratix-10+FPGA.+In+Proceedings+of+IEEE+International+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.
http://scholar.google.com/scholar?hl=en&q=M.+Huebner%2C+T.+Becker%2C+and+J.+Becker.+2004.+Real-time+LUT-based+network+topologies+for+dynamic+and+partial+FPGA+self-reconfiguration.+In+Proceedings+of+Symposium+on+Integrated+Circuits+and+Systems+Design.+28%2D%2D32.+10.1145%2F1016568.1016583+
http://scholar.google.com/scholar?hl=en&q=C.+Huriaux%2C+O.+Sentieys%2C+and+R.+Tessier.+2014.+FPGA+architecture+support+for+heterogeneous%2C+relocatable+partial+bitstreams.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=H.+M.+Hussain%2C+K.+Benkrid%2C+A.+Ebrahim%2C+A.+T.+Erdogan%2C+and+H.+Seker.+2012.+Novel+dynamic+partial+reconfiguration+implementation+of+K-means+clustering+on+FPGAs%3A+Comparative+results+with+GPPs+and+GPUs.+International+Journal+of+Reconfigurable+Computing+%28IJRC%29+2012%2C+Article+ID+135926+%28Jan.2012%29%2C+15+pages.+10.1155%2F2012%2F135926+
http://scholar.google.com/scholar?hl=en&q=H.+Hussain%2C+K.+Benkrid%2C+and+H.+Seker.+2014.+Novel+dynamic+partial+reconfiguration+implementations+of+the+support+vector+machine+classifier+on+FPGA.+Turkish+Journal+of+Electrical+Engineering+8+Computer+Sciences+24+%282014%29%2C+3371%2D%2D3387.
http://scholar.google.com/scholar?hl=en&q=Intel.+2017a.+UG-20066%3A+Partial+Reconfiguration+Solutions+IP+User+Guide.
http://scholar.google.com/scholar?hl=en&q=Intel.+2017b.+UG-OCL002+Intel+FPGA+SDK+for+OpenCL%3A+Programing+Guide.
http://scholar.google.com/scholar?hl=en&q=A.+K.+Jain%2C+X.+Li%2C+P.+Singhai%2C+D.+L.+Maskell%2C+and+S.+A.+Fahmy.+2016a.+DeCO%3A+A+DSP+block+based+FPGA+accelerator+overlay+with+low+overhead+interconnect.+In+Proceedings+of+the+International+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+1%2D%2D8.
http://scholar.google.com/scholar?hl=en&q=A.+K.+Jain%2C+D.+L.+Maskell%2C+and+S.+A.+Fahmy.+2016b.+Throughput+oriented+FPGA+overlays+using+DSP+blocks.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+%28DATE%29.+1628%2D%2D1633.+
http://scholar.google.com/scholar?hl=en&q=A.+Jara-Berrocal+and+A.+Gordon-Ross.+2009.+Runtime+temporal+partitioning+assembly+to+reduce+FPGA+reconfiguration+time.+In+Proceedings+of+the+International+Conference+on+Reconfigurable+Computing+and+FPGAs+%28ReConFig%29.+10.1109%2FReConFig.2009.61+
http://scholar.google.com/scholar?hl=en&q=C.+Kachris+and+D.+Soudris.+2016.+A+survey+on+reconfigurable+accelerators+for+cloud+computing.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.+1%2D%2D10.
http://scholar.google.com/scholar?hl=en&q=H.+Kalte%2C+G.+Lee%2C+M.+Porrmann%2C+and+U.+R%C3%BCckert.+2005.+REPLICA%3A+A+bitstream+manipulation+filter+for+module+relocation+in+partial+reconfigurable+systems.+In+Proceedings+of+IEEE+International+Parallel+and+Distributed+Processing+Symposium+%28IPDPS%29.+10.1109%2FIPDPS.2005.380+
http://scholar.google.com/scholar?hl=en&q=H.+Kalte+and+M.+Porrmann.+2006.+REPLICA2Pro%3A+Task+relocation+by+bitstream+manipulation+in+Virtex-II%2FPro+FPGAs.+In+Proceedings+of+Conference+on+Computing+Frontiers.+10.1145%2F1128022.1128045+
http://scholar.google.com/scholar?hl=en&q=I.+Kennedy.+2003.+Exploiting+redundancy+to+speedup+reconfiguration+of+an+FPGA.+In+Proceedings+of+the+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.+262%2D%2D271.
http://scholar.google.com/scholar?hl=en&q=R.+Khraisha+and+J.+Lee.+2010.+A+scalable+H.264%2FAVC+deblocking+filter+architecture+using+dynamic+partial+reconfiguration.+In+Proceedings+of+IEEE+International+Conference+on+Acoustics+Speech+and+Signal+Processing+%28ICASSP%29.
http://scholar.google.com/scholar?hl=en&q=D.+Koch%2C+J.+Torresen%2C+C.+Beckhoff%2C+D.+Ziener%2C+C.+Dennl%2C+V.+Breuer%2C+J.+Teich%2C+M.+Feilen%2C+and+W.+Stechele.+2012.+Partial+reconfiguration+on+FPGAs+in+practice%3B+Tools+and+applications.+In+Proceedings+of+ARCS+Workshops+%28ARCS%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=M.+Koester%2C+W.+Luk%2C+J.+Hagemeyer%2C+and+M.+Porrmann.+2009.+Design+optimizations+to+improve+placeability+of+partial+reconfiguration+modules.+In+Proceedings+of+Design%2C+Automation+8+Test+in+Europe+Conference+8+Exhibition+%28DATE%29.+
http://scholar.google.com/scholar?hl=en&q=B.+Krill%2C+A.+Amira%2C+A.+Ahmad%2C+and+H.+Rabah.+2010.+A+new+FPGA-based+dynamic+partial+reconfiguration+design+flow+and+environment+for+image+processing+applications.+In+Proceedings+of+European+Workshop+on+Visual+Information+Processing+%28EUVIP%29.+226%2D%2D231.
http://scholar.google.com/scholar?hl=en&q=R.+Kumar+and+A.+Gordon-Ross.+2013.+PRML%3A+A+modeling+language+for+rapid+design+exploration+of+partially+reconfigurable+FPGAs.+In+Proceedings+of+IEEE+International+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+117%2D%2D120.+10.1109%2FFCCM.2013.24+
http://scholar.google.com/scholar?hl=en&q=R.+Kumar+and+A.+Gordon-Ross.+2015.+An+automated+high-level+design+framework+for+partially+reconfigurable+FPGAs.+In+Proceedings+of+IEEE+International+Parallel+and+Distributed+Processing+Symposium+Workshop+%28IPDPSW%29.+10.1109%2FIPDPSW.2015.99+
http://scholar.google.com/scholar?hl=en&q=Lattice+Corp.+2003.+ORCA+Series+4+FPGAs.+Lattice+Semiconductor+Corporation.
http://scholar.google.com/scholar?hl=en&q=Z.+Li%2C+K.+Compton%2C+and+S.+Hauck.+2000.+Configuration+caching+management+techniques+for+reconfigurable+computing.+In+Proceedings+of+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines+%28FCCM%29.+
http://scholar.google.com/scholar?hl=en&q=Z.+Li+and+S.+Hauck.+2001.+Configuration+compression+for+Virtex+FPGAs.+In+Proceedings+of+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+
http://scholar.google.com/scholar?hl=en&q=J.+Lipsky.+2015.+Retrieved+from+http%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1325499.
http://scholar.google.com/scholar?hl=en&q=M.+Liu%2C+W.+Kuehn%2C+Z.+Lu%2C+and+A.+Jantsch.+2009a.+Run-time+partial+reconfiguration+speed+investigation+and+architectural+design+space+exploration.+In+Proceedings+of+the+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=S.+Liu%2C+R.+N.+Pittman%2C+and+A.+Forin.+2009b.+Minimizing+Partial+Reconfiguration+Overhead+with+Fully+Streaming+DMA+Engines+and+Intelligent+ICAP+Controller.+Technical+Report+MSR-TR-2009-+150.+Microsoft+Research.
http://scholar.google.com/scholar?hl=en&q=J.+W.+Lockwood%2C+N.+Naufel%2C+J.+S.+Turner%2C+and+D.+E.+Taylor.+2001.+Reprogrammable+network+packet+processing+on+the+field+programmable+port+extender+%28FPX%29.+In+Proceedings+of+ACM%2FSIGDA+International+Symposium+on+Field+Programmable+Gate+Arrays+%28FPGA%29.+10.1145%2F360276.360304+
http://scholar.google.com/scholar?hl=en&q=J.+Lotze%2C+S.+A.+Fahmy%2C+J.+Noguera%2C+B.+Ozgul%2C+L.+Doyle%2C+and+R.+Esser.+2009.+Development+framework+for+implementing+FPGA-based+cognitive+network+nodes.+In+Proceedings+of+IEEE+Global+Telecommunications+Conference+%28GLOBECOM%29.+
http://scholar.google.com/scholar?hl=en&q=Y.+Lu%2C+T.+Marconi%2C+K.+Bertels%2C+and+G.+Gaydadjiev.+2009.+Online+Task+Scheduling+for+the+FPGA-Based+Partially+Reconfigurable+Systems.+Springer+Berlin%2C+216%2D%2D230.+10.1007%2F978-3-642-00641-8_22+
http://scholar.google.com/scholar?hl=en&q=Y.+Lu%2C+T.+Marconi%2C+G.+N.+Gaydadjiev%2C+K.+Bertels%2C+and+R.+J.+Meeuws.+2008.+A+self-adaptive+on-line+task+placement+algorithm+for+partially+reconfigurable+systems.+In+Proceedings+of+Parallel+and+Distributed+Processing+Symposium+%28IPDPS%29.+10.1145%2F1403375.1403699+
http://scholar.google.com/scholar?hl=en&q=W.+Luk%2C+N.+Shirazi%2C+and+P.+Y.+K.+Cheung.+1996.+Modelling+and+optimising+run-time+reconfigurable+systems.+In+Proceedings+of+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines+%28FCCM%29.
http://scholar.google.com/scholar?hl=en&q=W.+Luk%2C+N.+Shirazi%2C+and+P.+Y.+K.+Cheung.+1997.+Compilation+tools+for+run-time+reconfigurable+designs.+In+Proceedings+of+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+56%2D%2D65.+
http://scholar.google.com/scholar?hl=en&q=P.+Lysaght%2C+B.+Blodget%2C+J.+Mason%2C+J.+Young%2C+and+B.+Bridgford.+2006.+Invited+paper%3A+Enhanced+architectures%2C+design+methodologies+and+CAD+tools+for+dynamic+reconfiguration+of+Xilinx+FPGAs.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=P.+Lysaght+and+J.+Stockwood.+1996.+A+simulation+tool+for+dynamically+reconfigurable+field+programmable+gate+arrays.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+4%2C+3+%28Sept.+1996%29%2C+381%2D%2D390.+10.1109%2F92.532038+
http://scholar.google.com/scholar?hl=en&q=M.+Majer%2C+J.+Teich%2C+A.+Ahmadinia%2C+and+C.+Bobda.+2007.+The+Erlangen+slot+machine%3A+A+dynamically+reconfigurable+FPGA-based+computer.+The+Journal+of+VLSI+Signal+Processing+Systems+for+Signal%2C+Image%2C+and+Video+Technology+47%2C+1+%28Apr.+2007%29%2C+15%2D%2D31.+10.1007%2Fs11265-006-0017-6+
http://scholar.google.com/scholar?hl=en&q=P.+Manet%2C+D.+Maufroid%2C+L.+Tosi%2C+G.+Gailliard%2C+O.+Mulertt%2C+M.+D.+Ciano%2C+J.+D.+Legat%2C+D.+Aulagnier%2C+C.+Gamrat%2C+R.+Liberati%2C+V.+L.+Barba%2C+P.+Cuvelier%2C+B.+Rousseau%2C+and+P.+Gelineau.+2008.+An+evaluation+of+dynamic+partial+reconfiguration+for+signal+and+image+processing+in+professional+electronics+applications.+EURASIP+Journal+on+Embedded+Systems+2008%2C+Article+ID+367860+%282008%29%2C+11+pages.+10.1155%2F2008%2F367860+
http://scholar.google.com/scholar?hl=en&q=A.+Montone%2C+M.+D.+Santambrogio%2C+D.+Sciuto%2C+and+S.+O.+Memik.+2010.+Placement+and+floorplanning+in+dynamically+reconfigurable+FPGAs.+ACM+Transactions+on+Reconfigurable+Technology+and+Systems+%28TRETS%29+3%2C+4+%28Nov.+2010%29%2C+24%3A11%2D%2D24%3A34.+10.1145%2F1862648.1862654+
http://scholar.google.com/scholar?hl=en&q=National.+1993.+Configurable+Logic+Array+%28CLAy%29+Data+Sheet.+National+Semiconductor.
http://scholar.google.com/scholar?hl=en&q=B.+Navas%2C+I.+Sander%2C+and+J.+Oberg.+2013.+The+RecoBlock+SoC+platform%3A+A+flexible+array+of+reusable+run-time-reconfigurable+IP-blocks.+In+Proceedings+of+Design%2C+Automation+8+Test+in+Europe+Conference+8+Exhibition.+833%2D%2D838.+
http://scholar.google.com/scholar?hl=en&q=J.+Noguera+and+I.+O.+Kennedy.+2007.+Power+reduction+in+network+equipment+through+adaptive+partial+reconfiguration.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.+240%2D%2D245.
http://scholar.google.com/scholar?hl=en&q=R.+T.+Ong.+1995.+Programmable+Logic+Device+which+stores+more+than+one+configuration+and+means+for+switching+configurations.+US+patent+5%2C426%2C378.
http://scholar.google.com/scholar?hl=en&q=B.+Osterloh%2C+H.+Michalik%2C+S.+A.+Habinc%2C+and+B.+Fiethe.+2009.+Dynamic+partial+reconfiguration+in+space+applications.+In+Proceedings+of+NASA%2FESA+Conference+on+Adaptive+Hardware+and+Systems.+10.1109%2FAHS.2009.13+
http://scholar.google.com/scholar?hl=en&q=J.+H.+Pan%2C+T.+Mitra%2C+and+W.+Wong.+2004.+Configuration+bitstream+compression+for+dynamically+reconfigurable+FPGAs.+In+Proceedings+of+IEEE%2FACM+International+Conference+on+Computer+Aided+Design+%28ICCAD%29.+10.1109%2FICCAD.2004.1382679+
http://scholar.google.com/scholar?hl=en&q=K.+Papadimitriou%2C+A.+Anyfantis%2C+and+A.+Dollas.+2010.+An+effective+framework+to+evaluate+dynamic+partial+reconfiguration+in+FPGA+systems.+IEEE+Transactions+on+Instrumentation+and+Measurement+59%2C+6+%28June+2010%29%2C+1642%2D%2D1651.
http://scholar.google.com/scholar?hl=en&q=K.+Papadimitriou%2C+A.+Dollas%2C+and+S.+Hauck.+2011.+Performance+of+partial+reconfiguration+in+FPGA+systems%3A+A+survey+and+cost+model.+ACM+Transactions+on+Reconfigurable+Technology+and+Systems+%28TRETS%29+4%2C+4+%28Dec.+2011%29%2C+36%3A1%2D%2D36%3A24.+10.1145%2F2068716.2068722+
http://scholar.google.com/scholar?hl=en&q=C.+Patterson.+2000.+High+performance+DES+encryption+in+Virtex+FPGAs+using+JBits.+In+Proceedings+of+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+113%2D%2D121.+
http://scholar.google.com/scholar?hl=en&q=M.+Peattie.+2009.+Using+a+Microprocessor+to+Configure+Xilinx+FPGAs+via+Slave+Serial+or+SelectMAP+Mode.+Technical+Report.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=T.+H.+Pham%2C+S.+A.+Fahmy%2C+and+I.+V.+McLoughlin.+2017.+An+end-to-end+multi-standard+OFDM+transceiver+architecture+using+FPGA+partial+reconfiguration.+IEEE+Access+5+%282017%29%2C+21002%2D%2D21015.
http://scholar.google.com/scholar?hl=en&q=M.+Platzner%2C+J.+Teich%2C+and+N.+Wehn.+2010.+Dynamically+Reconfigurable+Systems.+Springer+Netherlands.+
http://scholar.google.com/scholar?hl=en&q=A.+Purgato%2C+D.+Tantillo%2C+M.+Rabozzi%2C+D.+Sciuto%2C+and+M.+D.+Santambrogio.+2016.+Resource-efficient+scheduling+for+partially-reconfigurable+FPGA-based+systems.+In+Proceedings+of+IEEE+International+Parallel+and+Distributed+Processing+Symposium+Workshops+%28IPDPSW%29.+189%2D%2D197.
http://scholar.google.com/scholar?hl=en&q=A.+Putnam%2C+A.+M.+Caulfield%2C+E.+S.+Chung%2C+D.+Chiou%2C+K.+Constantinides%2C+J.+Demme%2C+H.+Esmaeilzadeh%2C+J.+Fowers%2C+G.+P.+Gopal%2C+J.+Gray%2C+M.+Haselman%2C+S.+Hauck%2C+S.+Heil%2C+A.+Hormati%2C+J.+Y.+Kim%2C+S.+Lanka%2C+J.+Larus%2C+E.+Peterson%2C+S.+Pope%2C+A.+Smith%2C+J.+Thong%2C+P.+Y.+Xiao%2C+and+D.+Burger.+2014.+A+reconfigurable+fabric+for+accelerating+large-scale+datacenter+services.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture.+13%2D%2D24.+
http://scholar.google.com/scholar?hl=en&q=S.+Raaijmakers+and+S.+Wong.+2007.+Run-time+partial+reconfiguration+for+removal%2C+placement+and+routing+on+the+Virtex-II+Pro.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=M.+Rabozzi%2C+R.+Cattaneo%2C+T.+Becker%2C+W.+Luk%2C+and+M.+D.+Santambrogio.+2015.+Relocation-aware+floorplanning+for+partially-reconfigurable+FPGA-based+systems.+In+Proceedings+of+IEEE+International+Parallel+and+Distributed+Processing+Symposium+Workshop+%28IPDPSW%29.+97%2D%2D104.+10.1109%2FIPDPSW.2015.52+
http://scholar.google.com/scholar?hl=en&q=M.+Rabozzi%2C+J.+Lillis%2C+and+M.+D.+Santambrogio.+2014.+Floorplanning+for+partially-reconfigurable+FPGA+systems+via+mixed-integer+linear+programming.+In+Proceedings+of+IEEE+International+Symposium+on+Field-Programmable+Custom+Computing+Machines+%28FCCM%29.+
http://scholar.google.com/scholar?hl=en&q=V.+Rana%2C+S.+Murali%2C+D.+Atienza%2C+M.+D.+Santambrogio%2C+L.+Benini%2C+and+D.+Sciuto.+2009.+Minimization+of+the+reconfiguration+latency+for+the+mapping+of+applications+on+FPGA-based+systems.+In+Proceedings+of+IEEE%2FACM+International+Conference+on+Hardware%2FSoftware+Codesign+and+System+Synthesis+%28CODES%2BISSS%29.+10.1145%2F1629435.1629480+
http://scholar.google.com/scholar?hl=en&q=T.+A.+Reis+and+A.+A.+Fr%C3%B6hlich.+2009.+Operating+system+support+for+difference-based+partial+hardware+reconfiguration.+In+Proceedings+of+IEEE%2FIFIP+International+Symposium+on+Rapid+System+Prototyping+%28RSP%29.+75%2D%2D80.+10.1109%2FRSP.2009.33+
http://scholar.google.com/scholar?hl=en&q=M.+D.+Santambrogio%2C+V.+Rana%2C+and+D.+Sciuto.+2008.+Operating+system+support+for+online+partial+dynamic+reconfiguration+management.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.+455%2D%2D458.
http://scholar.google.com/scholar?hl=en&q=A.+Schallenberg%2C+W.+Nebel%2C+A.+Herrholz%2C+P.A.+Hartmann%2C+K.+Gr%C3%BCttner%2C+and+F.+Oppenheimer.+2010.+Dynamically+Reconfigurable+Systems+%281st+ed.%29.+Springer%2C+Chapter+POLYDYN-Object-Oriented+Modelling+and+Synthesis+Targeting+Dynamically+Reconfigurable+FPGAs%2C+139%2D%2D158.
http://scholar.google.com/scholar?hl=en&q=A.+Schallenberg%2C+W.+Nebel%2C+A.+Herrholz%2C+P.+A.+Hartmann%2C+and+F.+Oppenheimer.+2009.+OSSS%2BR%3A+A+framework+for+application+level+modelling+and+synthesis+of+reconfigurable+systems.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+%28DATE%29.+970%2D%2D975.+
http://scholar.google.com/scholar?hl=en&q=S.+Shreejith%2C+B.+Banarjee%2C+K.+Vipin%2C+and+S.+A.+Fahmy.+2015.+Dynamic+cognitive+radio+on+the+Xilinx+Zynq+hybrid+FPGA.+In+Proceedings+of+International+Conference+on+Cognitive+Radio+Oriented+Wireless+Networks+%28CROWNCOM%29.
http://scholar.google.com/scholar?hl=en&q=S.+Shreejith+and+S.+A.+Fahmy.+2015.+Security+aware+network+controller+for+next+generation+automotive+embedded+systems.+In+Proceedings+of+Design+Automation+Conference+%28DAC%29.+10.1145%2F2744769.2744907+
http://scholar.google.com/scholar?hl=en&q=S.+Shreejith%2C+K.+Vipin%2C+S.+A.+Fahmy%2C+and+M.+Lukasiewycz.+2013.+An+approach+for+redundancy+in+FlexRay+networks+using+FPGA+partial+reconfiguration.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+%28DATE%29.+
http://scholar.google.com/scholar?hl=en&q=L.+Singhal+and+E.+Bozorgzadeh.+2007.+Multi-layer+floorplanning+for+reconfigurable+designs.+IET+Computers+8+Digital+Techniques+1%2C+4+%28July+2007%29%2C+276%2D%2D294.
http://scholar.google.com/scholar?hl=en&q=G.+S.+Snider+and+R.+S.+Williams.+2007.+Nano%2FCMOS+architectures+using+a+field-programmable+nanowire+interconnect.+Nanotechnology+18%2C+3+%282007%29%2C+035204.
http://scholar.google.com/scholar?hl=en&q=A.+A.+Sohanghpurwala%2C+P.+Athanas%2C+T.+Frangieh%2C+and+A.+Wood.+2011.+OpenPR%3A+An+open-source+partial-reconfiguration+toolkit+for+Xilinx+FPGAs.+In+Proceedings+of+IEEE+International+Symposium+on+Parallel+and+Distributed+Processing+Workshops+and+Phd+Forum+%28IPDPSW%29.+228%2D%2D235.+10.1109%2FIPDPS.2011.146+
http://scholar.google.com/scholar?hl=en&q=C.+Steiger%2C+H.+Walder%2C+and+M.+Platzner.+2004.+Operating+systems+for+reconfigurable+embedded+platforms%3A+Online+scheduling+of+real-time+tasks.+IEEE+Trans.+Comput.+53%2C+11+%28Nov.+2004%29.+10.1109%2FTC.2004.99+
http://scholar.google.com/scholar?hl=en&q=N.+J.+Steiner.+2008.+Autonomous+Computing+Systems.+Ph.D.+Dissertation.+Virginia+Polytechnic+Institute+and+State+University.
http://scholar.google.com/scholar?hl=en&q=N.+Steiner%2C+A.+Wood%2C+H.+Shojaei%2C+J.+Couch%2C+P.+Athanas%2C+and+M.+French.+2011.+Torc%3A+Towards+an+open-source+tool+flow.+In+Proceedings+of+ACM%2FSIGDA+International+Symposium+on+Field-Programmable+Gate+Arrays+%28FPGA%29.+10.1145%2F1950413.1950425+
http://scholar.google.com/scholar?hl=en&q=G.+Stitt+and+J.+Coole.+2011.+Intermediate+fabrics%3A+Virtual+architectures+for+near-instant+FPGA+compilation.+IEEE+Embedded+Systems+Letters+3%2C+3+%282011%29%2C+81%2D%2D84.+10.1109%2FLES.2011.2167713+
http://scholar.google.com/scholar?hl=en&q=Tabula.+2010.+ABAX+Product+Brief.+Technical+Report.+Tabula.
http://scholar.google.com/scholar?hl=en&q=H.+Taghipour%2C+J.+Frounchi%2C+and+M.+H.+Zarifi.+2008.+Design+and+implementation+of+MP3+decoder+using+partial+dynamic+reconfiguration+on+Virtex-4+FPGAs.+In+Proceedings+of+International+Conference+on+Computer+and+Communication+Engineering.
http://scholar.google.com/scholar?hl=en&q=E.+Tau%2C+I.+Eslick%2C+D.+Chen%2C+J.+Brown%2C+and+A.+DeHon.+1995.+A+first+generation+DPGA+implementation.+In+Proceedings+of+the+Canadian+Workshop+on+Field-Programmable+Devices+%28FPD%29.+138%2D%2D143.
http://scholar.google.com/scholar?hl=en&q=T.+J.+Todman%2C+G.+A.+Constantinides%2C+S.+J.+E.+Wilton%2C+O.+Mencer%2C+W.+Luk%2C+and+P.+Y.+K.+Cheung.+2005.+Reconfigurable+computing%3A+Architectures+and+design+methods.+IEE+Proceedings%E2%80%94Computers+and+Digital+Techniques+152%2C+2+%28Mar.+2005%29%2C+193%2D%2D207.
http://scholar.google.com/scholar?hl=en&q=J.+Torresen%2C+G.+A.+Senland%2C+and+K.+Glette.+2008.+Partial+reconfiguration+applied+in+an+on-line+evolvable+pattern+recognition+system.+In+Proceedings+of+The+Nordic+Microelectronics+Event+%28NORCHIP%29.
http://scholar.google.com/scholar?hl=en&q=S.+Trimberger%2C+D.+Carberry%2C+A.+Johnson%2C+and+J.+Wong.+1997.+A+time-multiplexed+FPGA.+In+Proceedings+of+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines+%28FCCM%29.+22%2D%2D28.+
http://scholar.google.com/scholar?hl=en&q=K.+Vipin+and+S.+A.+Fahmy.+2011.+Efficient+region+allocation+for+adaptive+partial+reconfiguration.+In+Proceedings+of+the+International+Conference+on+Field+Programmable+Technology+%28FPT%29.+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=K.+Vipin+and+S.+A.+Fahmy.+2012a.+Architecture-aware+reconfiguration-centric+floorplanning+for+partial+reconfiguration.+In+Proceedings+of+the+International+Symposium+on+Applied+Reconfigurable+Computing+%28ARC%29.+13%2D%2D25.+10.1007%2F978-3-642-28365-9_2+
http://scholar.google.com/scholar?hl=en&q=K.+Vipin+and+S.+A.+Fahmy.+2012b.+A+high+speed+open+source+controller+for+FPGA+partial+reconfiguration.+In+Proceedings+of+IEEE+International+Conference+on+Field-Programmable+Technology+%28FPT%29.
http://scholar.google.com/scholar?hl=en&q=K.+Vipin+and+S.+A.+Fahmy.+2013.+An+automated+partitioning+scheme+for+partial+reconfiguration+based+adaptive+systems.+In+Proceedings+of+Reconfigurable+Architecture+Workshop+%28RAW%29.+10.1109%2FIPDPSW.2013.119+
http://scholar.google.com/scholar?hl=en&q=K.+Vipin+and+S.+A.+Fahmy.+2014a.+DyRACT%3A+A+partial+reconfiguration+enabled+accelerator+and+test+platform.+In+Proceedings+of+the+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=K.+Vipin+and+S.+A.+Fahmy.+2014b.+ZyCAP%3A+Efficient+partial+reconfiguration+management+on+the+Xilinx+Zynq.+IEEE+Embedded+Systems+Letters+6%2C+3+%28Sept.+2014%29%2C+41%2D%2D44.
http://scholar.google.com/scholar?hl=en&q=K.+Vipin+and+S.+A.+Fahmy.+2015.+Mapping+adaptive+hardware+systems+with+partial+reconfiguration+using+CoPR+for+Zynq.+In+Proceedings+of+the+NASA%2FESA+Conference+on+Adaptive+Hardware+and+Systems+%28AHS%29.
http://scholar.google.com/scholar?hl=en&q=F.+Wang+and+J.+J.+Jean.+2012.+Architecture+and+operating+system+support+for+two-dimensional+runtime+partial+reconfiguration.+The+Journal+of+Supercomputing+59%2C+2+%282012%29%2C+610%2D%2D635.+10.1007%2Fs11227-010-0457-4+
http://scholar.google.com/scholar?hl=en&q=L.+Wirbel.+2014.+Xilinx+SDAccel%3A+A+Unified+Development+Environment+for+Tomorrow%E2%80%99s+Data+Center.+Technical+Report.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=M.+J.+Wirthlin+and+B.+L.+Hutchings.+1995.+A+dynamic+instruction+set+computer.+In+Proceedings+of+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines.+
http://scholar.google.com/scholar?hl=en&q=Z.+Xiao%2C+D.+Koch%2C+and+M.+Lujan.+2016.+A+partial+reconfiguration+controller+for+Altera+Stratix+V+FPGAs.+In+Proceedings+of+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+1996.+Programmable+Logic+Data+Book.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2003.+DS031%3A+Virtex-II+Platform+FPGAs.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2004a.+XAPP151%3A+Virtex+Series+Configuration+Architecture+User+Guide.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2004b.+Xilinx+Device+Drivers+Documentation.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2006.+DS280%3A+OPB+HWICAP.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2008.+UG070%3A+Virtex-4+FPGA+User+Guide.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2010.+DS586%3A+XPS+HWICAP.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2011a.+DS083%3A+Virtex-II+Pro+and+Virtex-II+Pro-X+Platform+FPGAs.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2011b.+UG360%3A+Virtex+6+FPGA+Configuration+User+Guide.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2013a.+UG585%3A+Zynq-7000+All+Programmable+SoC+Technical+Reference+Manual.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2013b.+UG682%3A+PlanAhead+User+Guide.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2014.+UG910%3A+Vivado+Design+Suite+User+Guide.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2015.+UG570%3A+UltraScale+Architecture+Configuration.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2016.+UltraScale+Architecture+and+Product+Overview.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2017a.+UG1023%3A+SDAccel+Environment+User+Guide.+Xilinx.+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2017b.+UG893%3A+Vivado+Design+Suite+User+Guide.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=Xilinx+Inc.+2017c.+UG909%3A+Vivado+Design+Suite+User+Guide+Partial+Reconfiguration.+Xilinx+Inc.
http://scholar.google.com/scholar?hl=en&q=D.+Yin%2C+D.+Unnikrishnan%2C+Y.+Liao%2C+L.+Gao%2C+and+R.+Tessier.+2011.+Customizing+virtual+networks+with+partial+FPGA+reconfiguration.+ACM+SIGCOMM+Computer+Communication+Review+41%2C+1+%28Jan.+2011%29%2C+57%2D%2D64.+10.1145%2F1925861.1925882+
http://scholar.google.com/scholar?hl=en&q=J.+Yuan%2C+S.+Dong%2C+X.+Hong%2C+and+Y.+Wu.+2005.+LFF+algorithm+for+heterogeneous+FPGA+floorplanning.+In+Proceedings+of+Asia+and+South+Pacific+Design+Automation+Conference+%28ASP-DAC%29.+1123%2D%2D1126.+10.1145%2F1120725.1120839+
http://scholar.google.com/scholar?hl=en&q=W.+Zhang%2C+N.+K.+Jha%2C+and+L.+Shang.+2009.+A+hybrid+nano%2FCMOS+dynamically+reconfigurable+system%E2%80%94Part+I%3A+Architecture.+ACM+Journal+on+Emerging+Technologies+in+Computing+Systems+5%2C+4+%282009%29%2C+16%3A1%2D%2D16%3A30.+10.1145%2F1629091.1629092+
