                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain2            u_audio_dac_reg_lrck_1x/regout        15.862 (63.044 MHz)  
	ClockDomain1            aud_bclk                              1.381 (724.113 MHz)  
	ClockDomain0            clock_27                              7.667 (130.429 MHz) *

*  DLL/PLL clocks present in this clock domain. Estimated frequencies are shown.

Setup Slack Path Summary

                Data                                                                                                                                                   Data
       Setup    Path                                                                                                                                                   End 
Index  Slack   Delay            Source Clock                    Dest. Clock                               Data Start Pin                           Data End Pin        Edge
-----  ------  ------  ------------------------------  ------------------------------  -----------------------------------------------------  -----------------------  ----
  1    -3.862  15.449  u_audio_dac_reg_lrck_1x/regout  u_audio_dac_reg_lrck_1x/regout  u_fir/tap_array_2_filter_block_reg_current_tap(0)/clk  reg_audio_out(15)/sdata  Rise
  2    -3.860  15.447  u_audio_dac_reg_lrck_1x/regout  u_audio_dac_reg_lrck_1x/regout  u_fir/tap_array_2_filter_block_reg_current_tap(1)/clk  reg_audio_out(15)/sdata  Rise
  3    -3.802  15.389  u_audio_dac_reg_lrck_1x/regout  u_audio_dac_reg_lrck_1x/regout  u_fir/tap_array_2_filter_block_reg_current_tap(2)/clk  reg_audio_out(15)/sdata  Rise
  4    -3.802  15.389  u_audio_dac_reg_lrck_1x/regout  u_audio_dac_reg_lrck_1x/regout  u_fir/tap_array_1_filter_block_reg_current_tap(0)/clk  reg_audio_out(15)/sdata  Rise
  5    -3.800  15.387  u_audio_dac_reg_lrck_1x/regout  u_audio_dac_reg_lrck_1x/regout  u_fir/tap_array_1_filter_block_reg_current_tap(3)/clk  reg_audio_out(15)/sdata  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
