

================================================================
== Vitis HLS Report for 'splitText_4u_256u_s'
================================================================
* Date:           Thu Jan 14 21:36:49 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        aes256CbcDecryptKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_MULTI_TASK   |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + LOOP_SPLIT_TEXT  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      220|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      318|    -|
|Register             |        -|     -|      712|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      712|      538|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln695_1_fu_300_p2             |     +    |   0|  0|  71|          64|           1|
    |add_ln695_fu_289_p2               |     +    |   0|  0|  71|          64|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |    and   |   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |    and   |   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |    and   |   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |    and   |   0|  0|   2|           2|           2|
    |icmp_ln135_fu_295_p2              |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln882_fu_284_p2              |   icmp   |   0|  0|  29|          64|          64|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 220|         269|         144|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |IVInStrm_blk_n             |   9|          2|    1|          2|
    |IVStrm_1_V_V_blk_n         |   9|          2|    1|          2|
    |IVStrm_2_V_V_blk_n         |   9|          2|    1|          2|
    |IVStrm_3_V_V_blk_n         |   9|          2|    1|          2|
    |IVStrm_V_V_blk_n           |   9|          2|    1|          2|
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |cipherkeyInStrm_blk_n      |   9|          2|    1|          2|
    |cipherkeyStrm_1_V_V_blk_n  |   9|          2|    1|          2|
    |cipherkeyStrm_2_V_V_blk_n  |   9|          2|    1|          2|
    |cipherkeyStrm_3_V_V_blk_n  |   9|          2|    1|          2|
    |cipherkeyStrm_V_V_blk_n    |   9|          2|    1|          2|
    |empty_47_reg_273           |   9|          2|   64|        128|
    |empty_reg_262              |   9|          2|   64|        128|
    |endTextStrm_1_V_blk_n      |   9|          2|    1|          2|
    |endTextStrm_1_V_din        |  15|          3|    1|          3|
    |endTextStrm_2_V_blk_n      |   9|          2|    1|          2|
    |endTextStrm_2_V_din        |  15|          3|    1|          3|
    |endTextStrm_3_V_blk_n      |   9|          2|    1|          2|
    |endTextStrm_3_V_din        |  15|          3|    1|          3|
    |endTextStrm_V_blk_n        |   9|          2|    1|          2|
    |endTextStrm_V_din          |  15|          3|    1|          3|
    |msgNumStrm_blk_n           |   9|          2|    1|          2|
    |taskNumStrm_blk_n          |   9|          2|    1|          2|
    |textBlkStrm_blk_n          |   9|          2|    1|          2|
    |textStrm_1_V_V_blk_n       |   9|          2|    1|          2|
    |textStrm_2_V_V_blk_n       |   9|          2|    1|          2|
    |textStrm_3_V_V_blk_n       |   9|          2|    1|          2|
    |textStrm_V_V_blk_n         |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 318|         68|  156|        320|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln695_reg_374        |   64|   0|   64|          0|
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |empty_47_reg_273         |   64|   0|   64|          0|
    |empty_reg_262            |   64|   0|   64|          0|
    |icmp_ln135_reg_379       |    1|   0|    1|          0|
    |msgNum_V_reg_360         |   64|   0|   64|          0|
    |taskNum_V_reg_365        |   64|   0|   64|          0|
    |tmp_2_reg_352            |  256|   0|  256|          0|
    |tmp_reg_344              |  128|   0|  128|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  712|   0|  712|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_ext_blocking_n           | out |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_str_blocking_n           | out |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|ap_int_blocking_n           | out |    1| ap_ctrl_hs | splitText<4u, 256u> | return value |
|textBlkStrm_dout            |  in |  512|   ap_fifo  |     textBlkStrm     |    pointer   |
|textBlkStrm_empty_n         |  in |    1|   ap_fifo  |     textBlkStrm     |    pointer   |
|textBlkStrm_read            | out |    1|   ap_fifo  |     textBlkStrm     |    pointer   |
|msgNumStrm_dout             |  in |   64|   ap_fifo  |      msgNumStrm     |    pointer   |
|msgNumStrm_empty_n          |  in |    1|   ap_fifo  |      msgNumStrm     |    pointer   |
|msgNumStrm_read             | out |    1|   ap_fifo  |      msgNumStrm     |    pointer   |
|taskNumStrm_dout            |  in |   64|   ap_fifo  |     taskNumStrm     |    pointer   |
|taskNumStrm_empty_n         |  in |    1|   ap_fifo  |     taskNumStrm     |    pointer   |
|taskNumStrm_read            | out |    1|   ap_fifo  |     taskNumStrm     |    pointer   |
|IVInStrm_dout               |  in |  128|   ap_fifo  |       IVInStrm      |    pointer   |
|IVInStrm_empty_n            |  in |    1|   ap_fifo  |       IVInStrm      |    pointer   |
|IVInStrm_read               | out |    1|   ap_fifo  |       IVInStrm      |    pointer   |
|cipherkeyInStrm_dout        |  in |  256|   ap_fifo  |   cipherkeyInStrm   |    pointer   |
|cipherkeyInStrm_empty_n     |  in |    1|   ap_fifo  |   cipherkeyInStrm   |    pointer   |
|cipherkeyInStrm_read        | out |    1|   ap_fifo  |   cipherkeyInStrm   |    pointer   |
|textStrm_V_V_din            | out |  128|   ap_fifo  |     textStrm_V_V    |    pointer   |
|textStrm_V_V_full_n         |  in |    1|   ap_fifo  |     textStrm_V_V    |    pointer   |
|textStrm_V_V_write          | out |    1|   ap_fifo  |     textStrm_V_V    |    pointer   |
|textStrm_1_V_V_din          | out |  128|   ap_fifo  |    textStrm_1_V_V   |    pointer   |
|textStrm_1_V_V_full_n       |  in |    1|   ap_fifo  |    textStrm_1_V_V   |    pointer   |
|textStrm_1_V_V_write        | out |    1|   ap_fifo  |    textStrm_1_V_V   |    pointer   |
|textStrm_2_V_V_din          | out |  128|   ap_fifo  |    textStrm_2_V_V   |    pointer   |
|textStrm_2_V_V_full_n       |  in |    1|   ap_fifo  |    textStrm_2_V_V   |    pointer   |
|textStrm_2_V_V_write        | out |    1|   ap_fifo  |    textStrm_2_V_V   |    pointer   |
|textStrm_3_V_V_din          | out |  128|   ap_fifo  |    textStrm_3_V_V   |    pointer   |
|textStrm_3_V_V_full_n       |  in |    1|   ap_fifo  |    textStrm_3_V_V   |    pointer   |
|textStrm_3_V_V_write        | out |    1|   ap_fifo  |    textStrm_3_V_V   |    pointer   |
|endTextStrm_V_din           | out |    1|   ap_fifo  |    endTextStrm_V    |    pointer   |
|endTextStrm_V_full_n        |  in |    1|   ap_fifo  |    endTextStrm_V    |    pointer   |
|endTextStrm_V_write         | out |    1|   ap_fifo  |    endTextStrm_V    |    pointer   |
|endTextStrm_1_V_din         | out |    1|   ap_fifo  |   endTextStrm_1_V   |    pointer   |
|endTextStrm_1_V_full_n      |  in |    1|   ap_fifo  |   endTextStrm_1_V   |    pointer   |
|endTextStrm_1_V_write       | out |    1|   ap_fifo  |   endTextStrm_1_V   |    pointer   |
|endTextStrm_2_V_din         | out |    1|   ap_fifo  |   endTextStrm_2_V   |    pointer   |
|endTextStrm_2_V_full_n      |  in |    1|   ap_fifo  |   endTextStrm_2_V   |    pointer   |
|endTextStrm_2_V_write       | out |    1|   ap_fifo  |   endTextStrm_2_V   |    pointer   |
|endTextStrm_3_V_din         | out |    1|   ap_fifo  |   endTextStrm_3_V   |    pointer   |
|endTextStrm_3_V_full_n      |  in |    1|   ap_fifo  |   endTextStrm_3_V   |    pointer   |
|endTextStrm_3_V_write       | out |    1|   ap_fifo  |   endTextStrm_3_V   |    pointer   |
|IVStrm_V_V_din              | out |  128|   ap_fifo  |      IVStrm_V_V     |    pointer   |
|IVStrm_V_V_full_n           |  in |    1|   ap_fifo  |      IVStrm_V_V     |    pointer   |
|IVStrm_V_V_write            | out |    1|   ap_fifo  |      IVStrm_V_V     |    pointer   |
|IVStrm_1_V_V_din            | out |  128|   ap_fifo  |     IVStrm_1_V_V    |    pointer   |
|IVStrm_1_V_V_full_n         |  in |    1|   ap_fifo  |     IVStrm_1_V_V    |    pointer   |
|IVStrm_1_V_V_write          | out |    1|   ap_fifo  |     IVStrm_1_V_V    |    pointer   |
|IVStrm_2_V_V_din            | out |  128|   ap_fifo  |     IVStrm_2_V_V    |    pointer   |
|IVStrm_2_V_V_full_n         |  in |    1|   ap_fifo  |     IVStrm_2_V_V    |    pointer   |
|IVStrm_2_V_V_write          | out |    1|   ap_fifo  |     IVStrm_2_V_V    |    pointer   |
|IVStrm_3_V_V_din            | out |  128|   ap_fifo  |     IVStrm_3_V_V    |    pointer   |
|IVStrm_3_V_V_full_n         |  in |    1|   ap_fifo  |     IVStrm_3_V_V    |    pointer   |
|IVStrm_3_V_V_write          | out |    1|   ap_fifo  |     IVStrm_3_V_V    |    pointer   |
|cipherkeyStrm_V_V_din       | out |  256|   ap_fifo  |  cipherkeyStrm_V_V  |    pointer   |
|cipherkeyStrm_V_V_full_n    |  in |    1|   ap_fifo  |  cipherkeyStrm_V_V  |    pointer   |
|cipherkeyStrm_V_V_write     | out |    1|   ap_fifo  |  cipherkeyStrm_V_V  |    pointer   |
|cipherkeyStrm_1_V_V_din     | out |  256|   ap_fifo  | cipherkeyStrm_1_V_V |    pointer   |
|cipherkeyStrm_1_V_V_full_n  |  in |    1|   ap_fifo  | cipherkeyStrm_1_V_V |    pointer   |
|cipherkeyStrm_1_V_V_write   | out |    1|   ap_fifo  | cipherkeyStrm_1_V_V |    pointer   |
|cipherkeyStrm_2_V_V_din     | out |  256|   ap_fifo  | cipherkeyStrm_2_V_V |    pointer   |
|cipherkeyStrm_2_V_V_full_n  |  in |    1|   ap_fifo  | cipherkeyStrm_2_V_V |    pointer   |
|cipherkeyStrm_2_V_V_write   | out |    1|   ap_fifo  | cipherkeyStrm_2_V_V |    pointer   |
|cipherkeyStrm_3_V_V_din     | out |  256|   ap_fifo  | cipherkeyStrm_3_V_V |    pointer   |
|cipherkeyStrm_3_V_V_full_n  |  in |    1|   ap_fifo  | cipherkeyStrm_3_V_V |    pointer   |
|cipherkeyStrm_3_V_V_write   | out |    1|   ap_fifo  | cipherkeyStrm_3_V_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %IVStrm_V_V, i128 %IVStrm_1_V_V, i128 %IVStrm_2_V_V, i128 %IVStrm_3_V_V, i64, i64, i64"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %cipherkeyStrm_V_V, i256 %cipherkeyStrm_1_V_V, i256 %cipherkeyStrm_2_V_V, i256 %cipherkeyStrm_3_V_V, i64, i64, i64"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %textStrm_V_V, i128 %textStrm_1_V_V, i128 %textStrm_2_V_V, i128 %textStrm_3_V_V, i64, i64, i64"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %endTextStrm_V, i1 %endTextStrm_1_V, i1 %endTextStrm_2_V, i1 %endTextStrm_3_V, i64, i64, i64"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %cipherkeyInStrm, i64, i64, i64"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %IVInStrm, i64, i64, i64"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %taskNumStrm, i64, i64, i64"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %msgNumStrm, i64, i64, i64"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %textBlkStrm, i64, i64, i64"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyInStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVInStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %textBlkStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.46ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %IVInStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'tmp' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 37 [1/1] (1.46ns)   --->   "%tmp_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %cipherkeyInStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'tmp_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_1 : Operation 38 [1/1] (1.45ns)   --->   "%msgNum_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %msgNumStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'msgNum_V' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (1.45ns)   --->   "%taskNum_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %taskNumStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'taskNum_V' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.60ns)   --->   "%br_ln131 = br void" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:131]   --->   Operation 40 'br' 'br_ln131' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = phi i64, void %.lr.ph290, i64 %add_ln695, void %._crit_edge.loopexit"   --->   Operation 41 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.06ns)   --->   "%icmp_ln882 = icmp_eq  i64 %empty, i64 %taskNum_V"   --->   Operation 42 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln695 = add i64 %empty, i64"   --->   Operation 43 'add' 'add_ln695' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln882, void %.split3, void %._crit_edge291.loopexit" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:131]   --->   Operation 44 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:132]   --->   Operation 45 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.60ns)   --->   "%br_ln135 = br void" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:135]   --->   Operation 46 'br' 'br_ln135' <Predicate = (!icmp_ln882)> <Delay = 0.60>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln176 = ret" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:176]   --->   Operation 47 'ret' 'ret_ln176' <Predicate = (icmp_ln882)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_47 = phi i64, void %.split3, i64 %add_ln695_1, void %.split"   --->   Operation 48 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.06ns)   --->   "%icmp_ln135 = icmp_eq  i64 %empty_47, i64 %msgNum_V" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:135]   --->   Operation 49 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.14ns)   --->   "%add_ln695_1 = add i64 %empty_47, i64"   --->   Operation 50 'add' 'add_ln695_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %.split, void %._crit_edge.loopexit" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:135]   --->   Operation 51 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_4" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.46ns)   --->   "%p_Val2_s = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %textBlkStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'p_Val2_s' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.11> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %p_Val2_s, i32, i32"   --->   Operation 55 'partselect' 'p_Result_s' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_s_48 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %p_Val2_s, i32, i32"   --->   Operation 56 'partselect' 'p_Result_s_48' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_88 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %p_Val2_s, i32, i32"   --->   Operation 57 'partselect' 'p_Result_88' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_s"   --->   Operation 58 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %textStrm_V_V, i128 %trunc_ln674" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 59 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 65> <FIFO>
ST_4 : Operation 60 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 60 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_4 : Operation 61 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %textStrm_1_V_V, i128 %p_Result_88" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 61 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 65> <FIFO>
ST_4 : Operation 62 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_1_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 62 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_4 : Operation 63 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %textStrm_2_V_V, i128 %p_Result_s_48" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 63 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 65> <FIFO>
ST_4 : Operation 64 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_2_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 64 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_4 : Operation 65 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %textStrm_3_V_V, i128 %p_Result_s" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 65 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 65> <FIFO>
ST_4 : Operation 66 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_3_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 66 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.46>
ST_5 : Operation 68 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %IVStrm_V_V, i128 %tmp" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 68 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 69 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %cipherkeyStrm_V_V, i256 %tmp_2" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 69 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_5 : Operation 70 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %IVStrm_1_V_V, i128 %tmp" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 70 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 71 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %cipherkeyStrm_1_V_V, i256 %tmp_2" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 71 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_5 : Operation 72 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %IVStrm_2_V_V, i128 %tmp" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 72 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 73 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %cipherkeyStrm_2_V_V, i256 %tmp_2" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 73 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_5 : Operation 74 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %IVStrm_3_V_V, i128 %tmp" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 74 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 75 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %cipherkeyStrm_3_V_V, i256 %tmp_2" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 75 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_5 : Operation 76 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 76 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_5 : Operation 77 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_1_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 77 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_5 : Operation 78 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_2_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 78 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_5 : Operation 79 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_3_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 79 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ textBlkStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ msgNumStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ taskNumStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVInStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyInStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specmemcore_ln0    (specmemcore  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
tmp                (read         ) [ 001111]
tmp_2              (read         ) [ 001111]
msgNum_V           (read         ) [ 001111]
taskNum_V          (read         ) [ 001111]
br_ln131           (br           ) [ 011111]
empty              (phi          ) [ 001000]
icmp_ln882         (icmp         ) [ 001111]
add_ln695          (add          ) [ 011111]
br_ln131           (br           ) [ 000000]
specloopname_ln132 (specloopname ) [ 000000]
br_ln135           (br           ) [ 001111]
ret_ln176          (ret          ) [ 000000]
empty_47           (phi          ) [ 000100]
icmp_ln135         (icmp         ) [ 001111]
add_ln695_1        (add          ) [ 001111]
br_ln135           (br           ) [ 000000]
specpipeline_ln0   (specpipeline ) [ 000000]
specloopname_ln0   (specloopname ) [ 000000]
p_Val2_s           (read         ) [ 000000]
p_Result_s         (partselect   ) [ 000000]
p_Result_s_48      (partselect   ) [ 000000]
p_Result_88        (partselect   ) [ 000000]
trunc_ln674        (trunc        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
br_ln0             (br           ) [ 001111]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
write_ln167        (write        ) [ 000000]
br_ln0             (br           ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="textBlkStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textBlkStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msgNumStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgNumStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="taskNumStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskNumStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IVInStrm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVInStrm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cipherkeyInStrm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyInStrm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="textStrm_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="textStrm_1_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="textStrm_2_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="textStrm_3_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="endTextStrm_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="endTextStrm_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="endTextStrm_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="endTextStrm_3_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_3_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="IVStrm_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="IVStrm_1_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="IVStrm_2_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="IVStrm_3_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cipherkeyStrm_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cipherkeyStrm_1_V_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cipherkeyStrm_2_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cipherkeyStrm_3_V_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="1" index="2" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="256" slack="0"/>
<pin id="120" dir="0" index="1" bw="256" slack="0"/>
<pin id="121" dir="1" index="2" bw="256" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="msgNum_V_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="msgNum_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="taskNum_V_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="taskNum_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Val2_s_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="512" slack="0"/>
<pin id="138" dir="0" index="1" bw="512" slack="0"/>
<pin id="139" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln167_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="128" slack="0"/>
<pin id="145" dir="0" index="2" bw="128" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln167_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="128" slack="0"/>
<pin id="160" dir="0" index="2" bw="128" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln167_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="128" slack="0"/>
<pin id="175" dir="0" index="2" bw="128" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln167_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="128" slack="0"/>
<pin id="190" dir="0" index="2" bw="128" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln167_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="0"/>
<pin id="205" dir="0" index="2" bw="128" slack="3"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln167_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="256" slack="0"/>
<pin id="212" dir="0" index="2" bw="256" slack="3"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln167_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="0"/>
<pin id="219" dir="0" index="2" bw="128" slack="3"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln167_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="256" slack="0"/>
<pin id="226" dir="0" index="2" bw="256" slack="3"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln167_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="128" slack="0"/>
<pin id="233" dir="0" index="2" bw="128" slack="3"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln167_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="256" slack="0"/>
<pin id="240" dir="0" index="2" bw="256" slack="3"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln167_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="128" slack="0"/>
<pin id="247" dir="0" index="2" bw="128" slack="3"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln167_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="256" slack="0"/>
<pin id="254" dir="0" index="2" bw="256" slack="3"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="262" class="1005" name="empty_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="empty_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="64" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="empty_47_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="empty_47_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="64" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_47/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln882_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="1"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln695_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln135_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="2"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln695_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Result_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="128" slack="0"/>
<pin id="308" dir="0" index="1" bw="512" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="0" index="3" bw="10" slack="0"/>
<pin id="311" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_s_48_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="128" slack="0"/>
<pin id="319" dir="0" index="1" bw="512" slack="0"/>
<pin id="320" dir="0" index="2" bw="10" slack="0"/>
<pin id="321" dir="0" index="3" bw="10" slack="0"/>
<pin id="322" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_48/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_88_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="128" slack="0"/>
<pin id="330" dir="0" index="1" bw="512" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="0" index="3" bw="9" slack="0"/>
<pin id="333" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_88/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln674_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="512" slack="0"/>
<pin id="341" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="128" slack="3"/>
<pin id="346" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="256" slack="3"/>
<pin id="354" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="msgNum_V_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="2"/>
<pin id="362" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="msgNum_V "/>
</bind>
</comp>

<comp id="365" class="1005" name="taskNum_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="taskNum_V "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln882_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln695_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln135_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_ln695_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="86" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="102" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="104" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="106" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="102" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="104" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="106" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="104" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="106" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="102" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="104" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="106" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="102" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="108" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="102" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="108" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="102" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="108" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="108" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="110" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="259"><net_src comp="110" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="260"><net_src comp="110" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="261"><net_src comp="110" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="266" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="266" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="277" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="277" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="74" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="136" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="90" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="92" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="316"><net_src comp="306" pin="4"/><net_sink comp="187" pin=2"/></net>

<net id="323"><net_src comp="88" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="136" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="94" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="96" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="327"><net_src comp="317" pin="4"/><net_sink comp="172" pin=2"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="136" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="98" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="100" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="338"><net_src comp="328" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="342"><net_src comp="136" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="347"><net_src comp="112" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="355"><net_src comp="118" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="363"><net_src comp="124" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="368"><net_src comp="130" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="373"><net_src comp="284" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="289" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="382"><net_src comp="295" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="300" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="277" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: textStrm_V_V | {4 }
	Port: textStrm_1_V_V | {4 }
	Port: textStrm_2_V_V | {4 }
	Port: textStrm_3_V_V | {4 }
	Port: endTextStrm_V | {4 5 }
	Port: endTextStrm_1_V | {4 5 }
	Port: endTextStrm_2_V | {4 5 }
	Port: endTextStrm_3_V | {4 5 }
	Port: IVStrm_V_V | {5 }
	Port: IVStrm_1_V_V | {5 }
	Port: IVStrm_2_V_V | {5 }
	Port: IVStrm_3_V_V | {5 }
	Port: cipherkeyStrm_V_V | {5 }
	Port: cipherkeyStrm_1_V_V | {5 }
	Port: cipherkeyStrm_2_V_V | {5 }
	Port: cipherkeyStrm_3_V_V | {5 }
 - Input state : 
	Port: splitText<4u, 256u> : textBlkStrm | {4 }
	Port: splitText<4u, 256u> : msgNumStrm | {1 }
	Port: splitText<4u, 256u> : taskNumStrm | {1 }
	Port: splitText<4u, 256u> : IVInStrm | {1 }
	Port: splitText<4u, 256u> : cipherkeyInStrm | {1 }
	Port: splitText<4u, 256u> : textStrm_V_V | {}
	Port: splitText<4u, 256u> : textStrm_1_V_V | {}
	Port: splitText<4u, 256u> : textStrm_2_V_V | {}
	Port: splitText<4u, 256u> : textStrm_3_V_V | {}
	Port: splitText<4u, 256u> : endTextStrm_V | {}
	Port: splitText<4u, 256u> : endTextStrm_1_V | {}
	Port: splitText<4u, 256u> : endTextStrm_2_V | {}
	Port: splitText<4u, 256u> : endTextStrm_3_V | {}
	Port: splitText<4u, 256u> : IVStrm_V_V | {}
	Port: splitText<4u, 256u> : IVStrm_1_V_V | {}
	Port: splitText<4u, 256u> : IVStrm_2_V_V | {}
	Port: splitText<4u, 256u> : IVStrm_3_V_V | {}
	Port: splitText<4u, 256u> : cipherkeyStrm_V_V | {}
	Port: splitText<4u, 256u> : cipherkeyStrm_1_V_V | {}
	Port: splitText<4u, 256u> : cipherkeyStrm_2_V_V | {}
	Port: splitText<4u, 256u> : cipherkeyStrm_3_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln882 : 1
		add_ln695 : 1
		br_ln131 : 2
	State 3
		icmp_ln135 : 1
		add_ln695_1 : 1
		br_ln135 : 2
	State 4
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln695_fu_289     |    0    |    71   |
|          |    add_ln695_1_fu_300    |    0    |    71   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln882_fu_284    |    0    |    29   |
|          |     icmp_ln135_fu_295    |    0    |    29   |
|----------|--------------------------|---------|---------|
|          |      tmp_read_fu_112     |    0    |    0    |
|          |     tmp_2_read_fu_118    |    0    |    0    |
|   read   |   msgNum_V_read_fu_124   |    0    |    0    |
|          |   taskNum_V_read_fu_130  |    0    |    0    |
|          |   p_Val2_s_read_fu_136   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln167_write_fu_142 |    0    |    0    |
|          |     grp_write_fu_149     |    0    |    0    |
|          | write_ln167_write_fu_157 |    0    |    0    |
|          |     grp_write_fu_164     |    0    |    0    |
|          | write_ln167_write_fu_172 |    0    |    0    |
|          |     grp_write_fu_179     |    0    |    0    |
|          | write_ln167_write_fu_187 |    0    |    0    |
|   write  |     grp_write_fu_194     |    0    |    0    |
|          | write_ln167_write_fu_202 |    0    |    0    |
|          | write_ln167_write_fu_209 |    0    |    0    |
|          | write_ln167_write_fu_216 |    0    |    0    |
|          | write_ln167_write_fu_223 |    0    |    0    |
|          | write_ln167_write_fu_230 |    0    |    0    |
|          | write_ln167_write_fu_237 |    0    |    0    |
|          | write_ln167_write_fu_244 |    0    |    0    |
|          | write_ln167_write_fu_251 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_306    |    0    |    0    |
|partselect|   p_Result_s_48_fu_317   |    0    |    0    |
|          |    p_Result_88_fu_328    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln674_fu_339    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   200   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add_ln695_1_reg_383|   64   |
| add_ln695_reg_374 |   64   |
|  empty_47_reg_273 |   64   |
|   empty_reg_262   |   64   |
| icmp_ln135_reg_379|    1   |
| icmp_ln882_reg_370|    1   |
|  msgNum_V_reg_360 |   64   |
| taskNum_V_reg_365 |   64   |
|   tmp_2_reg_352   |   256  |
|    tmp_reg_344    |   128  |
+-------------------+--------+
|       Total       |   770  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_149 |  p2  |   2  |   1  |    2   |
| grp_write_fu_164 |  p2  |   2  |   1  |    2   |
| grp_write_fu_179 |  p2  |   2  |   1  |    2   |
| grp_write_fu_194 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    8   ||  2.412  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   200  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |    -   |
|  Register |    -   |   770  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   770  |   200  |
+-----------+--------+--------+--------+
