

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Sat Jul 27 22:50:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_add_patch9_fu_404                      |add_patch9                      |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_wedgePatch_init_fu_417                 |wedgePatch_init                 |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_makeSuperPoint_alignedToLine11_fu_427  |makeSuperPoint_alignedToLine11  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      160|      160|         2|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      160|      160|         2|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |      120|      120|         2|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      478|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|    16|    11682|    13656|    -|
|Memory               |        2|     -|       32|       65|    -|
|Multiplexer          |        -|     -|        -|      600|    -|
|Register             |        -|     -|      167|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|    16|    11881|    14799|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_add_patch9_fu_404                      |add_patch9                      |        0|   0|  7511|  7169|    0|
    |grp_makeSuperPoint_alignedToLine11_fu_427  |makeSuperPoint_alignedToLine11  |        1|   0|  1195|  2507|    0|
    |mul_64ns_66ns_129_2_1_U54                  |mul_64ns_66ns_129_2_1           |        0|   8|   361|   178|    0|
    |mul_64ns_66ns_129_2_1_U55                  |mul_64ns_66ns_129_2_1           |        0|   8|   361|   178|    0|
    |grp_wedgePatch_init_fu_417                 |wedgePatch_init                 |        0|   0|  2254|  3624|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        1|  16| 11682| 13656|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                      Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NPpatches_parameters_V_U   |makePatch_alignedToLine_NPpatches_parameters_V   |        0|  32|  65|    0|   120|   32|     1|         3840|
    |NPpatches_superpoints_V_U  |makePatch_alignedToLine_NPpatches_superpoints_V  |        1|   0|   0|    0|   160|   32|     1|         5120|
    |init_patch_V_U             |makePatch_alignedToLine_init_patch_V             |        1|   0|   0|    0|   160|   32|     1|         5120|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                 |        2|  32|  65|    0|   440|   96|     3|        14080|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1341_1_fu_446_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1341_fu_458_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1347_1_fu_538_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1347_fu_504_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1353_fu_532_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1358_1_fu_581_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1358_fu_566_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1367_fu_592_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1384_1_fu_604_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1384_fu_616_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1390_1_fu_696_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1390_fu_662_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1396_fu_690_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1401_1_fu_739_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1401_fu_724_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1414_1_fu_750_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1414_fu_762_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1420_1_fu_900_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln1420_fu_820_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1426_fu_894_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1431_1_fu_888_p2     |         +|   0|  0|  16|           7|           7|
    |add_ln1431_fu_852_p2       |         +|   0|  0|  13|           6|           6|
    |sub_ln1431_fu_878_p2       |         -|   0|  0|  16|           7|           7|
    |and_ln1341_fu_498_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1384_fu_656_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1414_fu_814_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1341_fu_452_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1347_fu_464_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1353_fu_492_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1367_fu_598_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1384_fu_610_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1390_fu_622_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1396_fu_650_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1414_fu_756_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln1420_fu_768_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1426_fu_808_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln1347_fu_510_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1390_fu_668_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1420_fu_826_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1341_1_fu_478_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1341_fu_470_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1347_1_fu_524_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1347_2_fu_544_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1347_fu_516_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1384_1_fu_636_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1384_fu_628_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1390_1_fu_682_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1390_2_fu_702_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1390_fu_674_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1414_1_fu_782_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1414_fu_774_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln1420_1_fu_840_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1420_2_fu_906_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln1420_fu_832_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |xor_ln1341_fu_486_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1384_fu_644_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1414_fu_802_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 478|         213|         170|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NPpatches_parameters_V_address0   |  20|          4|    7|         28|
    |NPpatches_parameters_V_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_we1        |   9|          2|    1|          2|
    |NPpatches_superpoints_V_address0  |  20|          4|    8|         32|
    |NPpatches_superpoints_V_address1  |  14|          3|    8|         24|
    |NPpatches_superpoints_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_V_we0       |  14|          3|    1|          3|
    |a_reg_228                         |   9|          2|    3|          6|
    |ap_NS_fsm                         |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1           |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1           |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1           |  14|          3|    1|          3|
    |ap_phi_mux_a_phi_fu_232_p4        |   9|          2|    3|          6|
    |ap_phi_mux_b_1_phi_fu_309_p4      |   9|          2|    3|          6|
    |ap_phi_mux_b_2_phi_fu_364_p4      |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_254_p4        |   9|          2|    5|         10|
    |ap_phi_mux_c_1_phi_fu_331_p4      |   9|          2|    5|         10|
    |ap_phi_mux_c_2_phi_fu_386_p4      |   9|          2|    3|          6|
    |b_1_reg_305                       |   9|          2|    3|          6|
    |b_2_reg_360                       |   9|          2|    3|          6|
    |b_reg_250                         |   9|          2|    5|         10|
    |c_1_reg_327                       |   9|          2|    5|         10|
    |c_2_reg_382                       |   9|          2|    3|          6|
    |c_reg_261                         |   9|          2|    2|          4|
    |d_1_reg_393                       |   9|          2|    3|          6|
    |d_reg_338                         |   9|          2|    2|          4|
    |grp_fu_1065_ce                    |   9|          2|    1|          2|
    |grp_fu_1069_ce                    |   9|          2|    1|          2|
    |i_reg_282                         |   9|          2|    3|          6|
    |indvar_flatten13_reg_217          |   9|          2|    8|         16|
    |indvar_flatten21_reg_316          |   9|          2|    7|         14|
    |indvar_flatten35_reg_294          |   9|          2|    8|         16|
    |indvar_flatten43_reg_371          |   9|          2|    6|         12|
    |indvar_flatten57_reg_349          |   9|          2|    7|         14|
    |indvar_flatten_reg_239            |   9|          2|    7|         14|
    |init_patch_V_address0             |  20|          4|    8|         32|
    |init_patch_V_ce0                  |  20|          4|    1|          4|
    |init_patch_V_d0                   |  14|          3|   32|         96|
    |init_patch_V_we0                  |  14|          3|    1|          3|
    |n_patches_o                       |   9|          2|    8|         16|
    |n_patches_o_ap_vld                |   9|          2|    1|          2|
    |ppl_0_reg_272                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 600|        128|  280|        734|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |a_reg_228                                               |   3|   0|    3|          0|
    |add_ln1367_reg_976                                      |   3|   0|    3|          0|
    |add_ln1431_1_reg_1045                                   |   7|   0|    7|          0|
    |ap_CS_fsm                                               |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |b_1_reg_305                                             |   3|   0|    3|          0|
    |b_2_reg_360                                             |   3|   0|    3|          0|
    |b_reg_250                                               |   5|   0|    5|          0|
    |c_1_reg_327                                             |   5|   0|    5|          0|
    |c_2_reg_382                                             |   3|   0|    3|          0|
    |c_reg_261                                               |   2|   0|    2|          0|
    |d_1_reg_393                                             |   3|   0|    3|          0|
    |d_reg_338                                               |   2|   0|    2|          0|
    |grp_add_patch9_fu_404_ap_start_reg                      |   1|   0|    1|          0|
    |grp_makeSuperPoint_alignedToLine11_fu_427_ap_start_reg  |   1|   0|    1|          0|
    |grp_wedgePatch_init_fu_417_ap_start_reg                 |   1|   0|    1|          0|
    |i_reg_282                                               |   3|   0|    3|          0|
    |icmp_ln1341_reg_945                                     |   1|   0|    1|          0|
    |icmp_ln1384_reg_995                                     |   1|   0|    1|          0|
    |icmp_ln1414_reg_1031                                    |   1|   0|    1|          0|
    |indvar_flatten13_reg_217                                |   8|   0|    8|          0|
    |indvar_flatten21_reg_316                                |   7|   0|    7|          0|
    |indvar_flatten35_reg_294                                |   8|   0|    8|          0|
    |indvar_flatten43_reg_371                                |   6|   0|    6|          0|
    |indvar_flatten57_reg_349                                |   7|   0|    7|          0|
    |indvar_flatten_reg_239                                  |   7|   0|    7|          0|
    |ppl_0_reg_272                                           |  32|   0|   32|          0|
    |select_ln1341_1_reg_949                                 |   3|   0|    3|          0|
    |select_ln1347_1_reg_960                                 |   5|   0|    5|          0|
    |select_ln1347_reg_955                                   |   2|   0|    2|          0|
    |select_ln1384_1_reg_999                                 |   3|   0|    3|          0|
    |select_ln1390_1_reg_1010                                |   5|   0|    5|          0|
    |select_ln1390_reg_1005                                  |   2|   0|    2|          0|
    |select_ln1414_1_reg_1035                                |   3|   0|    3|          0|
    |select_ln1420_1_reg_1040                                |   3|   0|    3|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 167|   0|  167|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_return                     |  out|   32|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|n_patches_i                   |   in|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                n_patches|       pointer|
|GDn_points_address0           |  out|    3|   ap_memory|               GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|               GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|               GDn_points|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_q0        |   in|   64|   ap_memory|      patches_superpoints|         array|
|apexZ0                        |   in|   32|     ap_none|                   apexZ0|        scalar|
|z_top                         |   in|   32|     ap_none|                    z_top|        scalar|
|p_read                        |   in|   32|     ap_none|                   p_read|        scalar|
|leftRight                     |   in|    1|     ap_none|                leftRight|        scalar|
|GDarrayDecoded_address0       |  out|   12|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce0            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q0             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|patches_parameters_address0   |  out|   12|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|       patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|       patches_parameters|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 18 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read62 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 19 'read' 'p_read62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 20 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 21 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.19ns)   --->   "%init_patch_V = alloca i64 1" [patchMaker.cpp:1333]   --->   Operation 22 'alloca' 'init_patch_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 23 [1/1] (1.19ns)   --->   "%NPpatches_superpoints_V = alloca i64 1" [patchMaker.cpp:1376]   --->   Operation 23 'alloca' 'NPpatches_superpoints_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "%NPpatches_parameters_V = alloca i64 1" [patchMaker.cpp:1406]   --->   Operation 24 'alloca' 'NPpatches_parameters_V' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln1341 = br void" [patchMaker.cpp:1341]   --->   Operation 25 'br' 'br_ln1341' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1341_1, void %.split23" [patchMaker.cpp:1341]   --->   Operation 26 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1341_1, void %.split23" [patchMaker.cpp:1341]   --->   Operation 27 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1347_2, void %.split23" [patchMaker.cpp:1347]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1347_1, void %.split23" [patchMaker.cpp:1347]   --->   Operation 29 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1353, void %.split23" [patchMaker.cpp:1353]   --->   Operation 30 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln1341_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1341]   --->   Operation 31 'add' 'add_ln1341_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln1341 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1341]   --->   Operation 33 'icmp' 'icmp_ln1341' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1341 = br i1 %icmp_ln1341, void %.split23, void %.preheader2.preheader" [patchMaker.cpp:1341]   --->   Operation 34 'br' 'br_ln1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.57ns)   --->   "%add_ln1341 = add i3 %a, i3 1" [patchMaker.cpp:1341]   --->   Operation 35 'add' 'add_ln1341' <Predicate = (!icmp_ln1341)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.59ns)   --->   "%icmp_ln1347 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1347]   --->   Operation 36 'icmp' 'icmp_ln1347' <Predicate = (!icmp_ln1341)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln1341 = select i1 %icmp_ln1347, i5 0, i5 %b" [patchMaker.cpp:1341]   --->   Operation 37 'select' 'select_ln1341' <Predicate = (!icmp_ln1341)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln1341_1 = select i1 %icmp_ln1347, i3 %add_ln1341, i3 %a" [patchMaker.cpp:1341]   --->   Operation 38 'select' 'select_ln1341_1' <Predicate = (!icmp_ln1341)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln1341)   --->   "%xor_ln1341 = xor i1 %icmp_ln1347, i1 1" [patchMaker.cpp:1341]   --->   Operation 39 'xor' 'xor_ln1341' <Predicate = (!icmp_ln1341)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.34ns)   --->   "%icmp_ln1353 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1353]   --->   Operation 40 'icmp' 'icmp_ln1353' <Predicate = (!icmp_ln1341)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1341 = and i1 %icmp_ln1353, i1 %xor_ln1341" [patchMaker.cpp:1341]   --->   Operation 41 'and' 'and_ln1341' <Predicate = (!icmp_ln1341)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln1347 = add i5 %select_ln1341, i5 1" [patchMaker.cpp:1347]   --->   Operation 42 'add' 'add_ln1347' <Predicate = (!icmp_ln1341)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln1347)   --->   "%or_ln1347 = or i1 %and_ln1341, i1 %icmp_ln1347" [patchMaker.cpp:1347]   --->   Operation 43 'or' 'or_ln1347' <Predicate = (!icmp_ln1341)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1347 = select i1 %or_ln1347, i2 0, i2 %c" [patchMaker.cpp:1347]   --->   Operation 44 'select' 'select_ln1347' <Predicate = (!icmp_ln1341)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns)   --->   "%select_ln1347_1 = select i1 %and_ln1341, i5 %add_ln1347, i5 %select_ln1341" [patchMaker.cpp:1347]   --->   Operation 45 'select' 'select_ln1347_1' <Predicate = (!icmp_ln1341)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.43ns)   --->   "%add_ln1353 = add i2 %select_ln1347, i2 1" [patchMaker.cpp:1353]   --->   Operation 46 'add' 'add_ln1353' <Predicate = (!icmp_ln1341)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln1347_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1347]   --->   Operation 47 'add' 'add_ln1347_1' <Predicate = (!icmp_ln1341)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.30ns)   --->   "%select_ln1347_2 = select i1 %icmp_ln1347, i7 1, i7 %add_ln1347_1" [patchMaker.cpp:1347]   --->   Operation 48 'select' 'select_ln1347_2' <Predicate = (!icmp_ln1341)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1341_1, i4 0" [patchMaker.cpp:1358]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i7 %tmp" [patchMaker.cpp:1347]   --->   Operation 52 'zext' 'zext_ln1347' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1358 = zext i5 %select_ln1347_1" [patchMaker.cpp:1358]   --->   Operation 55 'zext' 'zext_ln1358' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln1358 = add i8 %zext_ln1347, i8 %zext_ln1358" [patchMaker.cpp:1358]   --->   Operation 56 'add' 'add_ln1358' <Predicate = (!icmp_ln1341)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln1358_1)   --->   "%empty_90 = shl i8 %add_ln1358, i8 1" [patchMaker.cpp:1358]   --->   Operation 57 'shl' 'empty_90' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln1358_1)   --->   "%zext_ln1358_1 = zext i2 %select_ln1347" [patchMaker.cpp:1358]   --->   Operation 59 'zext' 'zext_ln1358_1' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1358_1 = add i8 %empty_90, i8 %zext_ln1358_1" [patchMaker.cpp:1358]   --->   Operation 60 'add' 'add_ln1358_1' <Predicate = (!icmp_ln1341)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1358_2 = zext i8 %add_ln1358_1" [patchMaker.cpp:1358]   --->   Operation 61 'zext' 'zext_ln1358_2' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1358_2" [patchMaker.cpp:1358]   --->   Operation 62 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln1353 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [patchMaker.cpp:1353]   --->   Operation 63 'specloopname' 'specloopname_ln1353' <Predicate = (!icmp_ln1341)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.19ns)   --->   "%store_ln1358 = store i32 0, i8 %init_patch_V_addr" [patchMaker.cpp:1358]   --->   Operation 64 'store' 'store_ln1358' <Predicate = (!icmp_ln1341)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln1341)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln1367 = br void %.preheader2" [patchMaker.cpp:1367]   --->   Operation 66 'br' 'br_ln1367' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 1.19>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%ppl_0 = phi i32 %call_ret1, void %.split17, i32 %p_read62, void %.preheader2.preheader" [patchMaker.cpp:1372]   --->   Operation 67 'phi' 'ppl_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1367, void %.split17, i3 0, void %.preheader2.preheader" [patchMaker.cpp:1367]   --->   Operation 68 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.57ns)   --->   "%add_ln1367 = add i3 %i, i3 1" [patchMaker.cpp:1367]   --->   Operation 69 'add' 'add_ln1367' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.49ns)   --->   "%icmp_ln1367 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1367]   --->   Operation 70 'icmp' 'icmp_ln1367' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 71 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1367 = br i1 %icmp_ln1367, void %.split17, void %.preheader1.preheader.preheader" [patchMaker.cpp:1367]   --->   Operation 72 'br' 'br_ln1367' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (0.69ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read62, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1372]   --->   Operation 73 'call' 'call_ret1' <Predicate = (!icmp_ln1367)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln1384 = br void %.preheader1.preheader" [patchMaker.cpp:1384]   --->   Operation 74 'br' 'br_ln1384' <Predicate = (icmp_ln1367)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln1367 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [patchMaker.cpp:1367]   --->   Operation 75 'specloopname' 'specloopname_ln1367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read62, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1372]   --->   Operation 76 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.86>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1384_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1384]   --->   Operation 78 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%b_1 = phi i3 %select_ln1384_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1384]   --->   Operation 79 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1390_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1390]   --->   Operation 80 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%c_1 = phi i5 %select_ln1390_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1390]   --->   Operation 81 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1396, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1396]   --->   Operation 82 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln1384_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1384]   --->   Operation 83 'add' 'add_ln1384_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.58ns)   --->   "%icmp_ln1384 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1384]   --->   Operation 85 'icmp' 'icmp_ln1384' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln1384 = br i1 %icmp_ln1384, void %.preheader1, void %.preheader.preheader.preheader" [patchMaker.cpp:1384]   --->   Operation 86 'br' 'br_ln1384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.57ns)   --->   "%add_ln1384 = add i3 %b_1, i3 1" [patchMaker.cpp:1384]   --->   Operation 87 'add' 'add_ln1384' <Predicate = (!icmp_ln1384)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.59ns)   --->   "%icmp_ln1390 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1390]   --->   Operation 88 'icmp' 'icmp_ln1390' <Predicate = (!icmp_ln1384)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln1384 = select i1 %icmp_ln1390, i5 0, i5 %c_1" [patchMaker.cpp:1384]   --->   Operation 89 'select' 'select_ln1384' <Predicate = (!icmp_ln1384)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln1384_1 = select i1 %icmp_ln1390, i3 %add_ln1384, i3 %b_1" [patchMaker.cpp:1384]   --->   Operation 90 'select' 'select_ln1384_1' <Predicate = (!icmp_ln1384)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1384)   --->   "%xor_ln1384 = xor i1 %icmp_ln1390, i1 1" [patchMaker.cpp:1384]   --->   Operation 91 'xor' 'xor_ln1384' <Predicate = (!icmp_ln1384)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.34ns)   --->   "%icmp_ln1396 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1396]   --->   Operation 92 'icmp' 'icmp_ln1396' <Predicate = (!icmp_ln1384)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1384 = and i1 %icmp_ln1396, i1 %xor_ln1384" [patchMaker.cpp:1384]   --->   Operation 93 'and' 'and_ln1384' <Predicate = (!icmp_ln1384)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln1390 = add i5 %select_ln1384, i5 1" [patchMaker.cpp:1390]   --->   Operation 94 'add' 'add_ln1390' <Predicate = (!icmp_ln1384)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln1390)   --->   "%or_ln1390 = or i1 %and_ln1384, i1 %icmp_ln1390" [patchMaker.cpp:1390]   --->   Operation 95 'or' 'or_ln1390' <Predicate = (!icmp_ln1384)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1390 = select i1 %or_ln1390, i2 0, i2 %d" [patchMaker.cpp:1390]   --->   Operation 96 'select' 'select_ln1390' <Predicate = (!icmp_ln1384)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln1390_1 = select i1 %and_ln1384, i5 %add_ln1390, i5 %select_ln1384" [patchMaker.cpp:1390]   --->   Operation 97 'select' 'select_ln1390_1' <Predicate = (!icmp_ln1384)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.43ns)   --->   "%add_ln1396 = add i2 %select_ln1390, i2 1" [patchMaker.cpp:1396]   --->   Operation 98 'add' 'add_ln1396' <Predicate = (!icmp_ln1384)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln1390_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1390]   --->   Operation 99 'add' 'add_ln1390_1' <Predicate = (!icmp_ln1384)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.30ns)   --->   "%select_ln1390_2 = select i1 %icmp_ln1390, i7 1, i7 %add_ln1390_1" [patchMaker.cpp:1390]   --->   Operation 100 'select' 'select_ln1390_2' <Predicate = (!icmp_ln1384)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.60>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 102 'speclooptripcount' 'empty_92' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1384_1, i4 0" [patchMaker.cpp:1401]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1390 = zext i7 %tmp_s" [patchMaker.cpp:1390]   --->   Operation 104 'zext' 'zext_ln1390' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1401 = zext i5 %select_ln1390_1" [patchMaker.cpp:1401]   --->   Operation 107 'zext' 'zext_ln1401' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln1401 = add i8 %zext_ln1390, i8 %zext_ln1401" [patchMaker.cpp:1401]   --->   Operation 108 'add' 'add_ln1401' <Predicate = (!icmp_ln1384)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln1401_1)   --->   "%empty_93 = shl i8 %add_ln1401, i8 1" [patchMaker.cpp:1401]   --->   Operation 109 'shl' 'empty_93' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln1401_1)   --->   "%zext_ln1401_1 = zext i2 %select_ln1390" [patchMaker.cpp:1401]   --->   Operation 111 'zext' 'zext_ln1401_1' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1401_1 = add i8 %empty_93, i8 %zext_ln1401_1" [patchMaker.cpp:1401]   --->   Operation 112 'add' 'add_ln1401_1' <Predicate = (!icmp_ln1384)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1401_2 = zext i8 %add_ln1401_1" [patchMaker.cpp:1401]   --->   Operation 113 'zext' 'zext_ln1401_2' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1401_2" [patchMaker.cpp:1401]   --->   Operation 114 'getelementptr' 'NPpatches_superpoints_V_addr' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln1396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [patchMaker.cpp:1396]   --->   Operation 115 'specloopname' 'specloopname_ln1396' <Predicate = (!icmp_ln1384)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.19ns)   --->   "%store_ln1401 = store i32 0, i8 %NPpatches_superpoints_V_addr" [patchMaker.cpp:1401]   --->   Operation 116 'store' 'store_ln1401' <Predicate = (!icmp_ln1384)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln1384)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.38>
ST_9 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln1414 = br void %.preheader.preheader" [patchMaker.cpp:1414]   --->   Operation 118 'br' 'br_ln1414' <Predicate = true> <Delay = 0.38>

State 10 <SV = 6> <Delay = 3.17>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i7 %add_ln1414_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1414]   --->   Operation 119 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%b_2 = phi i3 %select_ln1414_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1414]   --->   Operation 120 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i6 %select_ln1420_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1420]   --->   Operation 121 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%c_2 = phi i3 %select_ln1420_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1420]   --->   Operation 122 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%d_1 = phi i3 %add_ln1426, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1426]   --->   Operation 123 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.70ns)   --->   "%add_ln1414_1 = add i7 %indvar_flatten57, i7 1" [patchMaker.cpp:1414]   --->   Operation 124 'add' 'add_ln1414_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 125 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.59ns)   --->   "%icmp_ln1414 = icmp_eq  i7 %indvar_flatten57, i7 120" [patchMaker.cpp:1414]   --->   Operation 126 'icmp' 'icmp_ln1414' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln1414 = br i1 %icmp_ln1414, void %.preheader, void" [patchMaker.cpp:1414]   --->   Operation 127 'br' 'br_ln1414' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.57ns)   --->   "%add_ln1414 = add i3 %b_2, i3 1" [patchMaker.cpp:1414]   --->   Operation 128 'add' 'add_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.61ns)   --->   "%icmp_ln1420 = icmp_eq  i6 %indvar_flatten43, i6 24" [patchMaker.cpp:1420]   --->   Operation 129 'icmp' 'icmp_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.27ns)   --->   "%select_ln1414 = select i1 %icmp_ln1420, i3 0, i3 %c_2" [patchMaker.cpp:1414]   --->   Operation 130 'select' 'select_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.27ns)   --->   "%select_ln1414_1 = select i1 %icmp_ln1420, i3 %add_ln1414, i3 %b_2" [patchMaker.cpp:1414]   --->   Operation 131 'select' 'select_ln1414_1' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1414_1, i2 0" [patchMaker.cpp:1431]   --->   Operation 132 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1420 = zext i5 %tmp_26" [patchMaker.cpp:1420]   --->   Operation 133 'zext' 'zext_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln1414)   --->   "%xor_ln1414 = xor i1 %icmp_ln1420, i1 1" [patchMaker.cpp:1414]   --->   Operation 134 'xor' 'xor_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.49ns)   --->   "%icmp_ln1426 = icmp_eq  i3 %d_1, i3 6" [patchMaker.cpp:1426]   --->   Operation 135 'icmp' 'icmp_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1414 = and i1 %icmp_ln1426, i1 %xor_ln1414" [patchMaker.cpp:1414]   --->   Operation 136 'and' 'and_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.57ns)   --->   "%add_ln1420 = add i3 %select_ln1414, i3 1" [patchMaker.cpp:1420]   --->   Operation 137 'add' 'add_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln1420)   --->   "%or_ln1420 = or i1 %and_ln1414, i1 %icmp_ln1420" [patchMaker.cpp:1420]   --->   Operation 138 'or' 'or_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1420 = select i1 %or_ln1420, i3 0, i3 %d_1" [patchMaker.cpp:1420]   --->   Operation 139 'select' 'select_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.27ns)   --->   "%select_ln1420_1 = select i1 %and_ln1414, i3 %add_ln1420, i3 %select_ln1414" [patchMaker.cpp:1420]   --->   Operation 140 'select' 'select_ln1420_1' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1431 = zext i3 %select_ln1420_1" [patchMaker.cpp:1431]   --->   Operation 141 'zext' 'zext_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln1431 = add i6 %zext_ln1420, i6 %zext_ln1431" [patchMaker.cpp:1431]   --->   Operation 142 'add' 'add_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1431 = trunc i6 %add_ln1431" [patchMaker.cpp:1431]   --->   Operation 143 'trunc' 'trunc_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1431, i3 0" [patchMaker.cpp:1431]   --->   Operation 144 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln1431, i1 0" [patchMaker.cpp:1431]   --->   Operation 145 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1431 = sub i7 %p_shl_cast, i7 %p_shl2_cast" [patchMaker.cpp:1431]   --->   Operation 146 'sub' 'sub_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1431_1 = zext i3 %select_ln1420" [patchMaker.cpp:1431]   --->   Operation 147 'zext' 'zext_ln1431_1' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1431_1 = add i7 %sub_ln1431, i7 %zext_ln1431_1" [patchMaker.cpp:1431]   --->   Operation 148 'add' 'add_ln1431_1' <Predicate = (!icmp_ln1414)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 149 [1/1] (0.57ns)   --->   "%add_ln1426 = add i3 %select_ln1420, i3 1" [patchMaker.cpp:1426]   --->   Operation 149 'add' 'add_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln1420_1 = add i6 %indvar_flatten43, i6 1" [patchMaker.cpp:1420]   --->   Operation 150 'add' 'add_ln1420_1' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.29ns)   --->   "%select_ln1420_2 = select i1 %icmp_ln1420, i6 1, i6 %add_ln1420_1" [patchMaker.cpp:1420]   --->   Operation 151 'select' 'select_ln1420_2' <Predicate = (!icmp_ln1414)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 7> <Delay = 0.60>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 152 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 153 'speclooptripcount' 'empty_94' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1431_2 = zext i7 %add_ln1431_1" [patchMaker.cpp:1431]   --->   Operation 157 'zext' 'zext_ln1431_2' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1431_2" [patchMaker.cpp:1431]   --->   Operation 158 'getelementptr' 'NPpatches_parameters_V_addr' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln1426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [patchMaker.cpp:1426]   --->   Operation 159 'specloopname' 'specloopname_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.60ns)   --->   "%store_ln1431 = store i32 0, i7 %NPpatches_parameters_V_addr" [patchMaker.cpp:1431]   --->   Operation 160 'store' 'store_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.60>
ST_12 : Operation 162 [2/2] (0.60ns)   --->   "%call_ln1438 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i32 %apexZ0_read, i35 %radiiDivisionList" [patchMaker.cpp:1438]   --->   Operation 162 'call' 'call_ln1438' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln1438 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i32 %apexZ0_read, i35 %radiiDivisionList" [patchMaker.cpp:1438]   --->   Operation 163 'call' 'call_ln1438' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1441]   --->   Operation 164 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.10>
ST_14 : Operation 165 [2/2] (3.10ns)   --->   "%call_ln1441 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %patches_parameters" [patchMaker.cpp:1441]   --->   Operation 165 'call' 'call_ln1441' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 0.70>
ST_15 : Operation 166 [1/2] (0.70ns)   --->   "%call_ln1441 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %patches_parameters" [patchMaker.cpp:1441]   --->   Operation 166 'call' 'call_ln1441' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln1442 = ret i32 %ppl_0" [patchMaker.cpp:1442]   --->   Operation 167 'ret' 'ret_ln1442' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ apexZ0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface    ) [ 0000000000000000]
specinterface_ln0            (specinterface    ) [ 0000000000000000]
leftRight_read               (read             ) [ 0011111000000000]
p_read62                     (read             ) [ 0011111000000000]
z_top_read                   (read             ) [ 0011111000000000]
apexZ0_read                  (read             ) [ 0011111111111100]
init_patch_V                 (alloca           ) [ 0011111111111100]
NPpatches_superpoints_V      (alloca           ) [ 0011111111111111]
NPpatches_parameters_V       (alloca           ) [ 0011111111111111]
br_ln1341                    (br               ) [ 0111000000000000]
indvar_flatten13             (phi              ) [ 0010000000000000]
a                            (phi              ) [ 0010000000000000]
indvar_flatten               (phi              ) [ 0010000000000000]
b                            (phi              ) [ 0010000000000000]
c                            (phi              ) [ 0010000000000000]
add_ln1341_1                 (add              ) [ 0111000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
icmp_ln1341                  (icmp             ) [ 0011000000000000]
br_ln1341                    (br               ) [ 0000000000000000]
add_ln1341                   (add              ) [ 0000000000000000]
icmp_ln1347                  (icmp             ) [ 0000000000000000]
select_ln1341                (select           ) [ 0000000000000000]
select_ln1341_1              (select           ) [ 0111000000000000]
xor_ln1341                   (xor              ) [ 0000000000000000]
icmp_ln1353                  (icmp             ) [ 0000000000000000]
and_ln1341                   (and              ) [ 0000000000000000]
add_ln1347                   (add              ) [ 0000000000000000]
or_ln1347                    (or               ) [ 0000000000000000]
select_ln1347                (select           ) [ 0011000000000000]
select_ln1347_1              (select           ) [ 0111000000000000]
add_ln1353                   (add              ) [ 0111000000000000]
add_ln1347_1                 (add              ) [ 0000000000000000]
select_ln1347_2              (select           ) [ 0111000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000000]
empty                        (speclooptripcount) [ 0000000000000000]
tmp                          (bitconcatenate   ) [ 0000000000000000]
zext_ln1347                  (zext             ) [ 0000000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000000]
zext_ln1358                  (zext             ) [ 0000000000000000]
add_ln1358                   (add              ) [ 0000000000000000]
empty_90                     (shl              ) [ 0000000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
zext_ln1358_1                (zext             ) [ 0000000000000000]
add_ln1358_1                 (add              ) [ 0000000000000000]
zext_ln1358_2                (zext             ) [ 0000000000000000]
init_patch_V_addr            (getelementptr    ) [ 0000000000000000]
specloopname_ln1353          (specloopname     ) [ 0000000000000000]
store_ln1358                 (store            ) [ 0000000000000000]
br_ln0                       (br               ) [ 0111000000000000]
br_ln1367                    (br               ) [ 0000111000000000]
ppl_0                        (phi              ) [ 0000010111111111]
i                            (phi              ) [ 0000011000000000]
add_ln1367                   (add              ) [ 0000111000000000]
icmp_ln1367                  (icmp             ) [ 0000011110000000]
empty_91                     (speclooptripcount) [ 0000000000000000]
br_ln1367                    (br               ) [ 0000000000000000]
br_ln1384                    (br               ) [ 0000011110000000]
specloopname_ln1367          (specloopname     ) [ 0000000000000000]
call_ret1                    (call             ) [ 0000111000000000]
br_ln0                       (br               ) [ 0000111000000000]
indvar_flatten35             (phi              ) [ 0000000100000000]
b_1                          (phi              ) [ 0000000100000000]
indvar_flatten21             (phi              ) [ 0000000100000000]
c_1                          (phi              ) [ 0000000100000000]
d                            (phi              ) [ 0000000100000000]
add_ln1384_1                 (add              ) [ 0000010110000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
icmp_ln1384                  (icmp             ) [ 0000000110000000]
br_ln1384                    (br               ) [ 0000000000000000]
add_ln1384                   (add              ) [ 0000000000000000]
icmp_ln1390                  (icmp             ) [ 0000000000000000]
select_ln1384                (select           ) [ 0000000000000000]
select_ln1384_1              (select           ) [ 0000010110000000]
xor_ln1384                   (xor              ) [ 0000000000000000]
icmp_ln1396                  (icmp             ) [ 0000000000000000]
and_ln1384                   (and              ) [ 0000000000000000]
add_ln1390                   (add              ) [ 0000000000000000]
or_ln1390                    (or               ) [ 0000000000000000]
select_ln1390                (select           ) [ 0000000110000000]
select_ln1390_1              (select           ) [ 0000010110000000]
add_ln1396                   (add              ) [ 0000010110000000]
add_ln1390_1                 (add              ) [ 0000000000000000]
select_ln1390_2              (select           ) [ 0000010110000000]
specloopname_ln0             (specloopname     ) [ 0000000000000000]
empty_92                     (speclooptripcount) [ 0000000000000000]
tmp_s                        (bitconcatenate   ) [ 0000000000000000]
zext_ln1390                  (zext             ) [ 0000000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000000]
zext_ln1401                  (zext             ) [ 0000000000000000]
add_ln1401                   (add              ) [ 0000000000000000]
empty_93                     (shl              ) [ 0000000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
zext_ln1401_1                (zext             ) [ 0000000000000000]
add_ln1401_1                 (add              ) [ 0000000000000000]
zext_ln1401_2                (zext             ) [ 0000000000000000]
NPpatches_superpoints_V_addr (getelementptr    ) [ 0000000000000000]
specloopname_ln1396          (specloopname     ) [ 0000000000000000]
store_ln1401                 (store            ) [ 0000000000000000]
br_ln0                       (br               ) [ 0000010110000000]
br_ln1414                    (br               ) [ 0000000001110000]
indvar_flatten57             (phi              ) [ 0000000000100000]
b_2                          (phi              ) [ 0000000000100000]
indvar_flatten43             (phi              ) [ 0000000000100000]
c_2                          (phi              ) [ 0000000000100000]
d_1                          (phi              ) [ 0000000000100000]
add_ln1414_1                 (add              ) [ 0000000001110000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
icmp_ln1414                  (icmp             ) [ 0000000000110000]
br_ln1414                    (br               ) [ 0000000000000000]
add_ln1414                   (add              ) [ 0000000000000000]
icmp_ln1420                  (icmp             ) [ 0000000000000000]
select_ln1414                (select           ) [ 0000000000000000]
select_ln1414_1              (select           ) [ 0000000001110000]
tmp_26                       (bitconcatenate   ) [ 0000000000000000]
zext_ln1420                  (zext             ) [ 0000000000000000]
xor_ln1414                   (xor              ) [ 0000000000000000]
icmp_ln1426                  (icmp             ) [ 0000000000000000]
and_ln1414                   (and              ) [ 0000000000000000]
add_ln1420                   (add              ) [ 0000000000000000]
or_ln1420                    (or               ) [ 0000000000000000]
select_ln1420                (select           ) [ 0000000000000000]
select_ln1420_1              (select           ) [ 0000000001110000]
zext_ln1431                  (zext             ) [ 0000000000000000]
add_ln1431                   (add              ) [ 0000000000000000]
trunc_ln1431                 (trunc            ) [ 0000000000000000]
p_shl_cast                   (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast                  (bitconcatenate   ) [ 0000000000000000]
sub_ln1431                   (sub              ) [ 0000000000000000]
zext_ln1431_1                (zext             ) [ 0000000000000000]
add_ln1431_1                 (add              ) [ 0000000000110000]
add_ln1426                   (add              ) [ 0000000001110000]
add_ln1420_1                 (add              ) [ 0000000000000000]
select_ln1420_2              (select           ) [ 0000000001110000]
specloopname_ln0             (specloopname     ) [ 0000000000000000]
empty_94                     (speclooptripcount) [ 0000000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000]
zext_ln1431_2                (zext             ) [ 0000000000000000]
NPpatches_parameters_V_addr  (getelementptr    ) [ 0000000000000000]
specloopname_ln1426          (specloopname     ) [ 0000000000000000]
store_ln1431                 (store            ) [ 0000000000000000]
br_ln0                       (br               ) [ 0000000001110000]
call_ln1438                  (call             ) [ 0000000000000000]
n_patches_read               (read             ) [ 0000000000000011]
call_ln1441                  (call             ) [ 0000000000000000]
ret_ln1442                   (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GDn_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patches_superpoints">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="apexZ0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apexZ0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="z_top">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="leftRight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRight"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patches_parameters">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="makeSuperPoint_alignedToLine11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_patch9"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="init_patch_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="NPpatches_superpoints_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="NPpatches_parameters_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="leftRight_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leftRight_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read62_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read62/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="z_top_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="apexZ0_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apexZ0_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="n_patches_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/13 "/>
</bind>
</comp>

<comp id="178" class="1004" name="init_patch_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln1358_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1358/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="NPpatches_superpoints_V_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_V_addr/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln1401_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1401/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="NPpatches_parameters_V_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_addr/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln1431_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1431/11 "/>
</bind>
</comp>

<comp id="217" class="1005" name="indvar_flatten13_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_flatten13_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="a_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="1"/>
<pin id="230" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="a_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="b_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="1"/>
<pin id="252" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="b_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="c_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="c_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="2" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="ppl_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="7"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ppl_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="ppl_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="3"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ppl_0/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten35_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten35_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/7 "/>
</bind>
</comp>

<comp id="305" class="1005" name="b_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="1"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="b_1_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_1/7 "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten21_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten21_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/7 "/>
</bind>
</comp>

<comp id="327" class="1005" name="c_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_1 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="c_1_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="338" class="1005" name="d_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="d_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/7 "/>
</bind>
</comp>

<comp id="349" class="1005" name="indvar_flatten57_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="1"/>
<pin id="351" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten57 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="indvar_flatten57_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten57/10 "/>
</bind>
</comp>

<comp id="360" class="1005" name="b_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_2 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="b_2_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_2/10 "/>
</bind>
</comp>

<comp id="371" class="1005" name="indvar_flatten43_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="indvar_flatten43_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/10 "/>
</bind>
</comp>

<comp id="382" class="1005" name="c_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="1"/>
<pin id="384" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_2 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="c_2_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_2/10 "/>
</bind>
</comp>

<comp id="393" class="1005" name="d_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_1 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="d_1_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_1/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_add_patch9_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="1"/>
<pin id="408" dir="0" index="3" bw="64" slack="0"/>
<pin id="409" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="6" bw="32" slack="0"/>
<pin id="412" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1441/14 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_wedgePatch_init_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="0" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="4" bw="32" slack="7"/>
<pin id="423" dir="0" index="5" bw="35" slack="0"/>
<pin id="424" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1438/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_makeSuperPoint_alignedToLine11_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="0" index="3" bw="32" slack="3"/>
<pin id="432" dir="0" index="4" bw="32" slack="3"/>
<pin id="433" dir="0" index="5" bw="32" slack="3"/>
<pin id="434" dir="0" index="6" bw="1" slack="3"/>
<pin id="435" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="8" bw="32" slack="0"/>
<pin id="437" dir="0" index="9" bw="35" slack="0"/>
<pin id="438" dir="0" index="10" bw="26" slack="0"/>
<pin id="439" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln1341_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1341_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln1341_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1341/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln1341_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1341/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln1347_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="0" index="1" bw="7" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1347/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln1341_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1341/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln1341_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1341_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="xor_ln1341_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1341/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln1353_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1353/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="and_ln1341_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1341/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln1347_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln1347_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1347/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln1347_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="0" index="2" bw="2" slack="0"/>
<pin id="520" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1347/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln1347_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1347_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln1353_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln1347_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_1/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln1347_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="0" index="2" bw="7" slack="0"/>
<pin id="548" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1347_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="1"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln1347_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln1358_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="1"/>
<pin id="565" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1358/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln1358_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1358/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="empty_90_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_90/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln1358_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="1"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1358_1/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln1358_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1358_1/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln1358_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1358_2/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln1367_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1367/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln1367_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1367/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln1384_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1384_1/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln1384_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1384/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln1384_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1384/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln1390_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="0"/>
<pin id="624" dir="0" index="1" bw="7" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1390/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln1384_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="5" slack="0"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1384/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln1384_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="3" slack="0"/>
<pin id="639" dir="0" index="2" bw="3" slack="0"/>
<pin id="640" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1384_1/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln1384_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1384/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln1396_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="0" index="1" bw="2" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1396/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln1384_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1384/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln1390_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1390/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln1390_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1390/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln1390_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="2" slack="0"/>
<pin id="677" dir="0" index="2" bw="2" slack="0"/>
<pin id="678" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1390/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln1390_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="5" slack="0"/>
<pin id="685" dir="0" index="2" bw="5" slack="0"/>
<pin id="686" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1390_1/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln1396_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1396/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln1390_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1390_1/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln1390_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="7" slack="0"/>
<pin id="705" dir="0" index="2" bw="7" slack="0"/>
<pin id="706" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1390_2/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_s_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="0"/>
<pin id="712" dir="0" index="1" bw="3" slack="1"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln1390_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1390/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln1401_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1401/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln1401_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="0"/>
<pin id="726" dir="0" index="1" bw="5" slack="0"/>
<pin id="727" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1401/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="empty_93_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_93/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln1401_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="1"/>
<pin id="738" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1401_1/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln1401_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="2" slack="0"/>
<pin id="742" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1401_1/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln1401_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1401_2/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln1414_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1414_1/10 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln1414_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1414/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln1414_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1414/10 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln1420_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="6" slack="0"/>
<pin id="770" dir="0" index="1" bw="6" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1420/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln1414_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="3" slack="0"/>
<pin id="777" dir="0" index="2" bw="3" slack="0"/>
<pin id="778" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1414/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln1414_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="3" slack="0"/>
<pin id="785" dir="0" index="2" bw="3" slack="0"/>
<pin id="786" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1414_1/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_26_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="0"/>
<pin id="792" dir="0" index="1" bw="3" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln1420_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="5" slack="0"/>
<pin id="800" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1420/10 "/>
</bind>
</comp>

<comp id="802" class="1004" name="xor_ln1414_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1414/10 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln1426_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="0"/>
<pin id="810" dir="0" index="1" bw="3" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1426/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln1414_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1414/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln1420_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1420/10 "/>
</bind>
</comp>

<comp id="826" class="1004" name="or_ln1420_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1420/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln1420_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="3" slack="0"/>
<pin id="835" dir="0" index="2" bw="3" slack="0"/>
<pin id="836" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1420/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="select_ln1420_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="3" slack="0"/>
<pin id="843" dir="0" index="2" bw="3" slack="0"/>
<pin id="844" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1420_1/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln1431_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="0"/>
<pin id="850" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1431/10 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln1431_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="0"/>
<pin id="854" dir="0" index="1" bw="3" slack="0"/>
<pin id="855" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1431/10 "/>
</bind>
</comp>

<comp id="858" class="1004" name="trunc_ln1431_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="6" slack="0"/>
<pin id="860" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1431/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_shl_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="7" slack="0"/>
<pin id="864" dir="0" index="1" bw="4" slack="0"/>
<pin id="865" dir="0" index="2" bw="1" slack="0"/>
<pin id="866" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="p_shl2_cast_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="0"/>
<pin id="872" dir="0" index="1" bw="6" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sub_ln1431_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="7" slack="0"/>
<pin id="880" dir="0" index="1" bw="7" slack="0"/>
<pin id="881" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1431/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln1431_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="0"/>
<pin id="886" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1431_1/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln1431_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="0"/>
<pin id="890" dir="0" index="1" bw="3" slack="0"/>
<pin id="891" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1431_1/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln1426_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1426/10 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln1420_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="6" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1420_1/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="select_ln1420_2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="6" slack="0"/>
<pin id="909" dir="0" index="2" bw="6" slack="0"/>
<pin id="910" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1420_2/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln1431_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="1"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1431_2/11 "/>
</bind>
</comp>

<comp id="918" class="1005" name="leftRight_read_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="3"/>
<pin id="920" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="leftRight_read "/>
</bind>
</comp>

<comp id="923" class="1005" name="p_read62_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="3"/>
<pin id="925" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read62 "/>
</bind>
</comp>

<comp id="929" class="1005" name="z_top_read_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="3"/>
<pin id="931" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_top_read "/>
</bind>
</comp>

<comp id="934" class="1005" name="apexZ0_read_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="3"/>
<pin id="936" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="apexZ0_read "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln1341_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1341_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="icmp_ln1341_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1341 "/>
</bind>
</comp>

<comp id="949" class="1005" name="select_ln1341_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="3" slack="0"/>
<pin id="951" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1341_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="select_ln1347_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="2" slack="1"/>
<pin id="957" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1347 "/>
</bind>
</comp>

<comp id="960" class="1005" name="select_ln1347_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="0"/>
<pin id="962" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1347_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="add_ln1353_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="2" slack="0"/>
<pin id="968" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1353 "/>
</bind>
</comp>

<comp id="971" class="1005" name="select_ln1347_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="0"/>
<pin id="973" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1347_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln1367_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="3" slack="0"/>
<pin id="978" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1367 "/>
</bind>
</comp>

<comp id="981" class="1005" name="icmp_ln1367_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1367 "/>
</bind>
</comp>

<comp id="985" class="1005" name="call_ret1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="call_ret1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="add_ln1384_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1384_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="icmp_ln1384_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1384 "/>
</bind>
</comp>

<comp id="999" class="1005" name="select_ln1384_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="3" slack="0"/>
<pin id="1001" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1384_1 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="select_ln1390_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="2" slack="1"/>
<pin id="1007" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1390 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="select_ln1390_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="0"/>
<pin id="1012" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1390_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="add_ln1396_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="2" slack="0"/>
<pin id="1018" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1396 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="select_ln1390_2_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="7" slack="0"/>
<pin id="1023" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1390_2 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="add_ln1414_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="7" slack="0"/>
<pin id="1028" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1414_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="icmp_ln1414_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1414 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="select_ln1414_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="3" slack="0"/>
<pin id="1037" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1414_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="select_ln1420_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="3" slack="0"/>
<pin id="1042" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1420_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="add_ln1431_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="7" slack="1"/>
<pin id="1047" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1431_1 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="add_ln1426_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="0"/>
<pin id="1052" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1426 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="select_ln1420_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="6" slack="0"/>
<pin id="1057" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1420_2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="n_patches_read_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read "/>
</bind>
</comp>

<comp id="1065" class="1004" name="grp_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1067" dir="0" index="1" bw="66" slack="2147483647"/>
<pin id="1068" dir="1" index="2" bw="129" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln380/4 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="grp_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1071" dir="0" index="1" bw="66" slack="2147483647"/>
<pin id="1072" dir="1" index="2" bw="129" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln381/65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="132" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="86" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="86" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="104" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="40" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="413"><net_src comp="134" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="0" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="4" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="416"><net_src comp="16" pin="0"/><net_sink comp="404" pin=6"/></net>

<net id="425"><net_src comp="130" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="18" pin="0"/><net_sink comp="417" pin=5"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="441"><net_src comp="2" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="442"><net_src comp="286" pin="4"/><net_sink comp="427" pin=2"/></net>

<net id="443"><net_src comp="14" pin="0"/><net_sink comp="427" pin=8"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="427" pin=9"/></net>

<net id="445"><net_src comp="20" pin="0"/><net_sink comp="427" pin=10"/></net>

<net id="450"><net_src comp="221" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="48" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="221" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="232" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="243" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="254" pin="4"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="464" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="458" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="232" pin="4"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="464" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="62" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="265" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="64" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="486" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="470" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="66" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="498" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="464" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="46" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="265" pin="4"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="498" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="504" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="470" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="516" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="68" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="243" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="464" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="70" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="538" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="80" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="82" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="562"><net_src comp="552" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="559" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="48" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="585"><net_src comp="572" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="596"><net_src comp="286" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="58" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="286" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="90" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="298" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="298" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="56" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="309" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="58" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="320" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="60" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="44" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="331" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="622" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="616" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="309" pin="4"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="622" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="62" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="342" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="64" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="628" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="656" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="622" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="46" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="342" pin="4"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="656" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="662" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="628" pin="3"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="674" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="68" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="320" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="70" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="622" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="70" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="696" pin="2"/><net_sink comp="702" pin=2"/></net>

<net id="715"><net_src comp="80" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="82" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="720"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="728"><net_src comp="717" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="48" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="743"><net_src comp="730" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="754"><net_src comp="353" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="70" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="353" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="106" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="364" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="58" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="375" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="108" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="40" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="386" pin="4"/><net_sink comp="774" pin=2"/></net>

<net id="787"><net_src comp="768" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="762" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="364" pin="4"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="110" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="782" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="46" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="790" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="768" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="62" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="397" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="112" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="802" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="774" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="58" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="814" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="768" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="40" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="397" pin="4"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="814" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="820" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="774" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="851"><net_src comp="840" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="798" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="848" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="114" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="858" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="40" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="875"><net_src comp="116" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="852" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="118" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="862" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="870" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="832" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="878" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="884" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="832" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="58" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="375" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="120" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="911"><net_src comp="768" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="120" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="900" pin="2"/><net_sink comp="906" pin=2"/></net>

<net id="917"><net_src comp="914" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="921"><net_src comp="148" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="427" pin=6"/></net>

<net id="926"><net_src comp="154" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="427" pin=5"/></net>

<net id="932"><net_src comp="160" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="427" pin=3"/></net>

<net id="937"><net_src comp="166" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="427" pin=4"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="417" pin=4"/></net>

<net id="943"><net_src comp="446" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="948"><net_src comp="452" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="478" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="958"><net_src comp="516" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="963"><net_src comp="524" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="969"><net_src comp="532" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="974"><net_src comp="544" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="979"><net_src comp="592" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="984"><net_src comp="598" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="427" pin="11"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="993"><net_src comp="604" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="998"><net_src comp="610" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="636" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1008"><net_src comp="674" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1013"><net_src comp="682" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1019"><net_src comp="690" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1024"><net_src comp="702" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1029"><net_src comp="750" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1034"><net_src comp="756" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="782" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1043"><net_src comp="840" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1048"><net_src comp="888" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1053"><net_src comp="894" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1058"><net_src comp="906" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1063"><net_src comp="172" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="404" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {14 15 }
	Port: GDn_points | {}
	Port: patches_superpoints | {14 15 }
	Port: GDarrayDecoded | {}
	Port: patches_parameters | {14 15 }
	Port: radiiDivisionList | {}
	Port: trapezoid_edges_V | {}
 - Input state : 
	Port: makePatch_alignedToLine : n_patches | {13 }
	Port: makePatch_alignedToLine : GDn_points | {5 6 }
	Port: makePatch_alignedToLine : patches_superpoints | {14 15 }
	Port: makePatch_alignedToLine : apexZ0 | {1 }
	Port: makePatch_alignedToLine : z_top | {1 }
	Port: makePatch_alignedToLine : p_read | {1 }
	Port: makePatch_alignedToLine : leftRight | {1 }
	Port: makePatch_alignedToLine : GDarrayDecoded | {5 6 }
	Port: makePatch_alignedToLine : patches_parameters | {14 15 }
	Port: makePatch_alignedToLine : radiiDivisionList | {5 6 12 13 }
	Port: makePatch_alignedToLine : trapezoid_edges_V | {5 6 }
  - Chain level:
	State 1
	State 2
		add_ln1341_1 : 1
		icmp_ln1341 : 1
		br_ln1341 : 2
		add_ln1341 : 1
		icmp_ln1347 : 1
		select_ln1341 : 2
		select_ln1341_1 : 2
		xor_ln1341 : 2
		icmp_ln1353 : 1
		and_ln1341 : 2
		add_ln1347 : 3
		or_ln1347 : 2
		select_ln1347 : 2
		select_ln1347_1 : 2
		add_ln1353 : 3
		add_ln1347_1 : 1
		select_ln1347_2 : 2
	State 3
		zext_ln1347 : 1
		add_ln1358 : 2
		empty_90 : 3
		add_ln1358_1 : 3
		zext_ln1358_2 : 4
		init_patch_V_addr : 5
		store_ln1358 : 6
	State 4
	State 5
		add_ln1367 : 1
		icmp_ln1367 : 1
		br_ln1367 : 2
		call_ret1 : 1
	State 6
	State 7
		add_ln1384_1 : 1
		icmp_ln1384 : 1
		br_ln1384 : 2
		add_ln1384 : 1
		icmp_ln1390 : 1
		select_ln1384 : 2
		select_ln1384_1 : 2
		xor_ln1384 : 2
		icmp_ln1396 : 1
		and_ln1384 : 2
		add_ln1390 : 3
		or_ln1390 : 2
		select_ln1390 : 2
		select_ln1390_1 : 2
		add_ln1396 : 3
		add_ln1390_1 : 1
		select_ln1390_2 : 2
	State 8
		zext_ln1390 : 1
		add_ln1401 : 2
		empty_93 : 3
		add_ln1401_1 : 3
		zext_ln1401_2 : 4
		NPpatches_superpoints_V_addr : 5
		store_ln1401 : 6
	State 9
	State 10
		add_ln1414_1 : 1
		icmp_ln1414 : 1
		br_ln1414 : 2
		add_ln1414 : 1
		icmp_ln1420 : 1
		select_ln1414 : 2
		select_ln1414_1 : 2
		tmp_26 : 3
		zext_ln1420 : 4
		xor_ln1414 : 2
		icmp_ln1426 : 1
		and_ln1414 : 2
		add_ln1420 : 3
		or_ln1420 : 2
		select_ln1420 : 2
		select_ln1420_1 : 2
		zext_ln1431 : 3
		add_ln1431 : 4
		trunc_ln1431 : 5
		p_shl_cast : 6
		p_shl2_cast : 5
		sub_ln1431 : 7
		zext_ln1431_1 : 3
		add_ln1431_1 : 8
		add_ln1426 : 3
		add_ln1420_1 : 1
		select_ln1420_2 : 2
	State 11
		NPpatches_parameters_V_addr : 1
		store_ln1431 : 2
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |           grp_add_patch9_fu_404           |    0    |    16   | 4.74986 |   8692  |   6769  |
|   call   |         grp_wedgePatch_init_fu_417        |    0    |    0    |  10.147 |   1798  |   2525  |
|          | grp_makeSuperPoint_alignedToLine11_fu_427 |    1    |    0    | 6.64471 |   1621  |   2139  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|    mul   |                grp_fu_1065                |    0    |    8    |    0    |   361   |   178   |
|          |                grp_fu_1069                |    0    |    8    |    0    |   361   |   178   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln1341_1_fu_446            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1341_fu_458             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1347_fu_504             |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1353_fu_532             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1347_1_fu_538            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1358_fu_566             |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1358_1_fu_581            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1367_fu_592             |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1384_1_fu_604            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1384_fu_616             |    0    |    0    |    0    |    0    |    10   |
|    add   |             add_ln1390_fu_662             |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1396_fu_690             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1390_1_fu_696            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1401_fu_724             |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1401_1_fu_739            |    0    |    0    |    0    |    0    |    15   |
|          |            add_ln1414_1_fu_750            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1414_fu_762             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1420_fu_820             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1431_fu_852             |    0    |    0    |    0    |    0    |    12   |
|          |            add_ln1431_1_fu_888            |    0    |    0    |    0    |    0    |    16   |
|          |             add_ln1426_fu_894             |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1420_1_fu_900            |    0    |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             icmp_ln1341_fu_452            |    0    |    0    |    0    |    0    |    11   |
|          |             icmp_ln1347_fu_464            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1353_fu_492            |    0    |    0    |    0    |    0    |    8    |
|          |             icmp_ln1367_fu_598            |    0    |    0    |    0    |    0    |    8    |
|   icmp   |             icmp_ln1384_fu_610            |    0    |    0    |    0    |    0    |    11   |
|          |             icmp_ln1390_fu_622            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1396_fu_650            |    0    |    0    |    0    |    0    |    8    |
|          |             icmp_ln1414_fu_756            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1420_fu_768            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1426_fu_808            |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            select_ln1341_fu_470           |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1341_1_fu_478          |    0    |    0    |    0    |    0    |    3    |
|          |            select_ln1347_fu_516           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1347_1_fu_524          |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1347_2_fu_544          |    0    |    0    |    0    |    0    |    7    |
|          |            select_ln1384_fu_628           |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1384_1_fu_636          |    0    |    0    |    0    |    0    |    3    |
|  select  |            select_ln1390_fu_674           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1390_1_fu_682          |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1390_2_fu_702          |    0    |    0    |    0    |    0    |    7    |
|          |            select_ln1414_fu_774           |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1414_1_fu_782          |    0    |    0    |    0    |    0    |    3    |
|          |            select_ln1420_fu_832           |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1420_1_fu_840          |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1420_2_fu_906          |    0    |    0    |    0    |    0    |    6    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |             sub_ln1431_fu_878             |    0    |    0    |    0    |    0    |    16   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             xor_ln1341_fu_486             |    0    |    0    |    0    |    0    |    2    |
|    xor   |             xor_ln1384_fu_644             |    0    |    0    |    0    |    0    |    2    |
|          |             xor_ln1414_fu_802             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             and_ln1341_fu_498             |    0    |    0    |    0    |    0    |    2    |
|    and   |             and_ln1384_fu_656             |    0    |    0    |    0    |    0    |    2    |
|          |             and_ln1414_fu_814             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |              or_ln1347_fu_510             |    0    |    0    |    0    |    0    |    2    |
|    or    |              or_ln1390_fu_668             |    0    |    0    |    0    |    0    |    2    |
|          |              or_ln1420_fu_826             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |         leftRight_read_read_fu_148        |    0    |    0    |    0    |    0    |    0    |
|          |            p_read62_read_fu_154           |    0    |    0    |    0    |    0    |    0    |
|   read   |           z_top_read_read_fu_160          |    0    |    0    |    0    |    0    |    0    |
|          |          apexZ0_read_read_fu_166          |    0    |    0    |    0    |    0    |    0    |
|          |         n_patches_read_read_fu_172        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |                 tmp_fu_552                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_710               |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|               tmp_26_fu_790               |    0    |    0    |    0    |    0    |    0    |
|          |             p_shl_cast_fu_862             |    0    |    0    |    0    |    0    |    0    |
|          |             p_shl2_cast_fu_870            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             zext_ln1347_fu_559            |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1358_fu_563            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1358_1_fu_578           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1358_2_fu_587           |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1390_fu_717            |    0    |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln1401_fu_721            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1401_1_fu_736           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1401_2_fu_745           |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1420_fu_798            |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1431_fu_848            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1431_1_fu_884           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1431_2_fu_914           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |              empty_90_fu_572              |    0    |    0    |    0    |    0    |    0    |
|          |              empty_93_fu_730              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |            trunc_ln1431_fu_858            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                           |    1    |    32   | 21.5416 |  12833  |  12252  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
| NPpatches_parameters_V|    0   |   32   |   65   |
|NPpatches_superpoints_V|    1   |    0   |    0   |
|      init_patch_V     |    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |    2   |   32   |   65   |
+-----------------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        a_reg_228       |    3   |
|  add_ln1341_1_reg_940  |    8   |
|   add_ln1353_reg_966   |    2   |
|   add_ln1367_reg_976   |    3   |
|  add_ln1384_1_reg_990  |    8   |
|   add_ln1396_reg_1016  |    2   |
|  add_ln1414_1_reg_1026 |    7   |
|   add_ln1426_reg_1050  |    3   |
|  add_ln1431_1_reg_1045 |    7   |
|   apexZ0_read_reg_934  |   32   |
|       b_1_reg_305      |    3   |
|       b_2_reg_360      |    3   |
|        b_reg_250       |    5   |
|       c_1_reg_327      |    5   |
|       c_2_reg_382      |    3   |
|        c_reg_261       |    2   |
|    call_ret1_reg_985   |   32   |
|       d_1_reg_393      |    3   |
|        d_reg_338       |    2   |
|        i_reg_282       |    3   |
|   icmp_ln1341_reg_945  |    1   |
|   icmp_ln1367_reg_981  |    1   |
|   icmp_ln1384_reg_995  |    1   |
|  icmp_ln1414_reg_1031  |    1   |
|indvar_flatten13_reg_217|    8   |
|indvar_flatten21_reg_316|    7   |
|indvar_flatten35_reg_294|    8   |
|indvar_flatten43_reg_371|    6   |
|indvar_flatten57_reg_349|    7   |
| indvar_flatten_reg_239 |    7   |
| leftRight_read_reg_918 |    1   |
| n_patches_read_reg_1060|    8   |
|    p_read62_reg_923    |   32   |
|      ppl_0_reg_272     |   32   |
| select_ln1341_1_reg_949|    3   |
| select_ln1347_1_reg_960|    5   |
| select_ln1347_2_reg_971|    7   |
|  select_ln1347_reg_955 |    2   |
| select_ln1384_1_reg_999|    3   |
|select_ln1390_1_reg_1010|    5   |
|select_ln1390_2_reg_1021|    7   |
| select_ln1390_reg_1005 |    2   |
|select_ln1414_1_reg_1035|    3   |
|select_ln1420_1_reg_1040|    3   |
|select_ln1420_2_reg_1055|    6   |
|   z_top_read_reg_929   |   32   |
+------------------------+--------+
|          Total         |   334  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_282 |  p0  |   2  |   3  |    6   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    6   ||  0.387  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   32   |   21   |  12833 |  12252 |
|   Memory  |    2   |    -   |    -   |   32   |   65   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   334  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   32   |   21   |  13199 |  12326 |
+-----------+--------+--------+--------+--------+--------+
