# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ProgettoRetiLogiche.srcs/sim_2/imports/Coding/tb_2.vhd" \

# Do not sort compile order
nosort
