
Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__res_generic_nd__hv and Circuit 2 cell sky130_fd_pr__res_generic_nd__hv are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_nd__hv is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_nd__hv is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_generic_nd__h |Circuit 2: sky130_fd_pr__res_generic_nd__h 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_generic_nd__hv and sky130_fd_pr__res_generic_nd__hv are equivalent.
Flattening unmatched subcell x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch_n_3v3_v2 in circuit 2_bit_dac (0)(1 instance)
Flattening unmatched subcell x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3 in circuit 2_bit_dac (0)(1 instance)
Flattening unmatched subcell switch2n_3v3 in circuit 2_bit_dac (1)(1 instance)
Flattening unmatched subcell switch_n_3v3 in circuit 2_bit_dac (1)(1 instance)

Subcircuit summary:
Circuit 1: 2_bit_dac                       |Circuit 2: 2_bit_dac                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (10)          |sky130_fd_pr__nfet_g5v0d10v5 (10)          
sky130_fd_pr__pfet_g5v0d10v5 (10)          |sky130_fd_pr__pfet_g5v0d10v5 (10)          
sky130_fd_pr__res_generic_nd__hv (4)       |sky130_fd_pr__res_generic_nd__hv (4)       
Number of devices: 24                      |Number of devices: 24                      
Number of nets: 16                         |Number of nets: 16                         
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__res_generic_nd__hv:10 vs. switch2n_3v3:1/sky130_fd_pr__res_generic_nd__hv:R2:
 l circuit1: 2.1   circuit2: 1   (delta=71%, cutoff=1%)
 w circuit1: 0.42   circuit2: 1   (delta=81.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__res_generic_nd__hv:2 vs. switch2n_3v3:1/sky130_fd_pr__res_generic_nd__hv:R1:
 l circuit1: 2.1   circuit2: 1   (delta=71%, cutoff=1%)
 w circuit1: 0.42   circuit2: 1   (delta=81.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__res_generic_nd__hv:11 vs. switch2n_3v3:1/sky130_fd_pr__res_generic_nd__hv:R3:
 l circuit1: 2.1   circuit2: 1   (delta=71%, cutoff=1%)
 w circuit1: 0.42   circuit2: 1   (delta=81.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__res_generic_nd__hv:5 vs. switch2n_3v3:1/sky130_fd_pr__res_generic_nd__hv:R4:
 l circuit1: 2.1   circuit2: 1   (delta=71%, cutoff=1%)
 w circuit1: 0.42   circuit2: 1   (delta=81.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. switch2n_3v3:1/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:3 vs. switch2n_3v3:1/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:7 vs. switch2n_3v3:1/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:8 vs. switch2n_3v3:1/sky130_fd_pr__nfet_g5v0d10v5:M9:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch_n_3v3_v2:switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch_n_3v3_v2:switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:12 vs. switch2n_3v3:1/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch2n_3v3:switch2n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:1 vs. switch2n_3v3:1/sky130_fd_pr__nfet_g5v0d10v5:M12:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch_n_3v3_v2:switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x/foss/designs/8_bit_dac/All_layouts/Layout_v2/lvs/All_layout/switch_n_3v3_v2:switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)

Subcircuit pins:
Circuit 1: 2_bit_dac                       |Circuit 2: 2_bit_dac                       
-------------------------------------------|-------------------------------------------
VREFH                                      |VREFH                                      
VREFL                                      |VREFL                                      
VSS                                        |VSS                                        
VCC                                        |VCC                                        
D0                                         |D0                                         
D1                                         |D1                                         
D1_BUF                                     |D1_BUF                                     
VOUT                                       |VOUT                                       
D0_BUF                                     |D0_BUF                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes 2_bit_dac and 2_bit_dac are equivalent.

Final result: Circuits match uniquely.
Property errors were found.

The following cells had property errors:
 2_bit_dac
