<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: SPD_LPDDR_BASE_SECTION Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structSPD__LPDDR__BASE__SECTION-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">SPD_LPDDR_BASE_SECTION Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SdramSpdLpDdr_8h_source.html">SdramSpdLpDdr.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for SPD_LPDDR_BASE_SECTION:</div>
<div class="dyncontent">
<div class="center"><img src="structSPD__LPDDR__BASE__SECTION__coll__graph.png" border="0" usemap="#aSPD__LPDDR__BASE__SECTION_coll__map" alt="Collaboration graph"/></div>
<map name="aSPD__LPDDR__BASE__SECTION_coll__map" id="aSPD__LPDDR__BASE__SECTION_coll__map">
<area shape="rect" title=" " alt="" coords="532,1118,736,1143"/>
<area shape="rect" href="unionSPD__LPDDR__DEVICE__DESCRIPTION__STRUCT.html" title=" " alt="" coords="28,23,277,63"/>
<area shape="poly" title=" " alt="" coords="273,19,334,17,398,24,429,32,458,43,485,59,510,80,525,103,538,143,562,259,583,412,600,585,624,918,635,1118,629,1118,619,918,595,585,577,413,557,260,533,144,520,106,506,83,482,64,456,48,427,37,397,29,334,22,273,24"/>
<area shape="rect" href="unionSPD__LPDDR__REVISION__STRUCT.html" title=" " alt="" coords="69,87,237,127"/>
<area shape="poly" title=" " alt="" coords="251,99,325,98,401,102,466,113,492,122,510,134,524,156,537,193,561,303,581,448,599,612,623,927,635,1118,629,1118,618,927,593,612,576,449,555,304,532,195,519,159,506,138,489,127,465,118,400,108,325,104,251,104"/>
<area shape="rect" href="unionSPD__LPDDR__DRAM__DEVICE__TYPE__STRUCT.html" title=" " alt="" coords="52,151,253,191"/>
<area shape="poly" title=" " alt="" coords="267,150,329,149,394,157,426,165,456,177,485,193,510,214,534,246,555,288,572,339,587,398,610,533,624,679,632,823,636,953,636,1118,630,1118,631,953,627,823,619,679,605,534,582,400,567,341,550,290,529,248,506,218,482,198,454,182,424,170,393,162,329,154,267,155"/>
<area shape="rect" href="unionSPD__LPDDR__MODULE__TYPE__STRUCT.html" title=" " alt="" coords="51,215,254,255"/>
<area shape="poly" title=" " alt="" coords="268,230,339,233,410,239,470,252,493,261,510,273,533,302,552,341,569,389,584,444,606,569,621,705,630,840,634,961,636,1117,630,1117,629,961,625,840,616,705,601,570,579,445,564,390,547,343,528,305,506,277,491,266,468,257,409,245,339,238,268,236"/>
<area shape="rect" href="unionSPD__LPDDR__SDRAM__DENSITY__BANKS__STRUCT.html" title=" " alt="" coords="44,279,261,319"/>
<area shape="poly" title=" " alt="" coords="275,291,345,291,413,296,471,307,493,315,510,326,532,353,551,389,567,434,581,485,603,602,619,729,628,856,633,970,635,1118,630,1118,628,970,623,856,613,730,598,603,576,486,562,436,546,392,527,356,506,330,491,320,470,312,412,301,344,297,275,296"/>
<area shape="rect" href="unionSPD__LPDDR__SDRAM__ADDRESSING__STRUCT.html" title=" " alt="" coords="29,343,276,383"/>
<area shape="poly" title=" " alt="" coords="290,341,347,343,406,352,461,372,487,387,510,406,529,431,547,463,575,549,597,654,613,768,630,984,635,1118,630,1118,625,984,607,769,592,655,570,551,542,465,525,433,506,410,484,392,459,377,405,357,347,348,290,347"/>
<area shape="rect" href="unionSPD__LPDDR__SDRAM__PACKAGE__TYPE__STRUCT.html" title=" " alt="" coords="41,407,264,447"/>
<area shape="poly" title=" " alt="" coords="278,423,347,426,414,433,471,445,494,454,510,465,528,487,544,517,572,595,593,691,609,795,628,993,635,1118,630,1118,623,994,604,796,588,692,567,597,540,519,524,490,506,469,491,459,470,450,413,438,346,431,278,428"/>
<area shape="rect" href="unionSPD__LPDDR__SDRAM__OPTIONAL__FEATURES__STRUCT.html" title=" " alt="" coords="39,471,266,511"/>
<area shape="poly" title=" " alt="" coords="280,483,348,484,415,489,471,500,493,508,510,518,527,538,543,565,569,636,590,724,606,820,627,1002,635,1118,629,1118,622,1002,601,820,585,725,564,638,538,567,523,541,506,522,491,512,470,505,414,494,348,489,280,488"/>
<area shape="rect" href="unionSPD__LPDDR__SDRAM__THERMAL__REFRESH__STRUCT.html" title=" " alt="" coords="41,535,265,575"/>
<area shape="poly" title=" " alt="" coords="278,533,337,533,399,540,458,559,485,574,510,593,525,610,539,634,564,696,584,772,601,856,624,1015,634,1118,629,1118,619,1016,596,856,579,773,559,698,534,636,521,613,506,597,482,578,456,564,398,546,337,538,278,538"/>
<area shape="rect" href="unionSPD__LPDDR__OTHER__SDRAM__OPTIONAL__FEATURES__STRUCT.html" title=" " alt="" coords="39,599,267,639"/>
<area shape="poly" title=" " alt="" coords="281,611,348,613,415,618,471,628,493,636,510,646,524,661,537,682,561,738,581,806,598,880,622,1023,634,1117,629,1118,617,1024,593,881,576,807,556,739,532,685,520,665,506,650,491,641,470,633,414,623,348,618,281,617"/>
<area shape="rect" href="unionSPD__LPDDR__MODULE__NOMINAL__VOLTAGE__STRUCT.html" title=" " alt="" coords="37,663,269,703"/>
<area shape="poly" title=" " alt="" coords="283,663,340,664,400,673,458,692,485,706,510,723,552,769,583,822,606,880,621,939,630,996,635,1047,636,1118,631,1118,630,1048,625,997,616,940,601,882,579,824,548,772,506,727,482,710,456,696,399,678,340,670,282,669"/>
<area shape="rect" href="unionSPD__LPDDR__MODULE__ORGANIZATION__STRUCT.html" title=" " alt="" coords="17,727,288,767"/>
<area shape="poly" title=" " alt="" coords="302,742,424,750,475,761,510,776,548,815,577,860,599,910,615,961,631,1055,635,1117,630,1118,626,1055,610,962,594,912,573,863,544,818,506,781,473,766,423,756,302,747"/>
<area shape="rect" href="unionSPD__LPDDR__MODULE__MEMORY__BUS__WIDTH__STRUCT.html" title=" " alt="" coords="39,791,267,831"/>
<area shape="poly" title=" " alt="" coords="280,794,338,796,398,804,456,822,510,851,541,880,567,915,588,953,604,993,625,1066,634,1117,629,1118,620,1067,599,995,583,956,563,918,537,884,506,855,454,827,397,809,337,801,280,800"/>
<area shape="rect" href="unionSPD__LPDDR__MODULE__THERMAL__SENSOR__STRUCT.html" title=" " alt="" coords="36,855,269,895"/>
<area shape="poly" title=" " alt="" coords="283,867,340,872,398,882,456,901,509,928,535,949,557,973,593,1027,618,1079,631,1117,626,1119,613,1081,588,1030,553,976,531,953,507,933,454,906,397,888,339,877,283,872"/>
<area shape="rect" href="unionSPD__LPDDR__EXTENDED__MODULE__TYPE__STRUCT.html" title=" " alt="" coords="61,919,245,959"/>
<area shape="poly" title=" " alt="" coords="258,939,318,945,382,957,448,975,509,1002,548,1028,581,1060,626,1116,622,1119,577,1063,544,1032,507,1006,446,980,381,962,317,951,258,944"/>
<area shape="rect" href="unionSPD__LPDDR__SIGNAL__LOADING__STRUCT.html" title=" " alt="" coords="42,983,263,1023"/>
<area shape="poly" title=" " alt="" coords="277,1013,391,1033,509,1064,567,1089,614,1115,611,1120,564,1094,507,1069,390,1038,276,1018"/>
<area shape="rect" href="unionSPD__LPDDR__TIMEBASE__STRUCT.html" title=" " alt="" coords="67,1047,239,1087"/>
<area shape="poly" title=" " alt="" coords="253,1075,508,1108,557,1115,556,1121,508,1113,252,1081"/>
<area shape="rect" href="unionSPD__LPDDR__TCK__MIN__MTB__STRUCT.html" title=" " alt="" coords="53,1111,253,1151"/>
<area shape="poly" title=" " alt="" coords="267,1128,532,1128,532,1133,267,1133"/>
<area shape="rect" href="unionSPD__LPDDR__TCK__MAX__MTB__STRUCT.html" title=" " alt="" coords="51,1175,255,1215"/>
<area shape="poly" title=" " alt="" coords="268,1179,508,1148,556,1141,557,1146,508,1153,269,1184"/>
<area shape="rect" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html" title=" " alt="" coords="47,1239,258,1279"/>
<area shape="poly" title=" " alt="" coords="271,1244,387,1225,448,1211,507,1193,565,1168,611,1141,614,1146,567,1173,509,1199,449,1216,388,1231,272,1250"/>
<area shape="rect" href="unionSPD__LPDDR__TAA__MIN__MTB__STRUCT.html" title=" " alt="" coords="53,1303,253,1343"/>
<area shape="poly" title=" " alt="" coords="266,1318,324,1312,386,1300,448,1283,507,1258,545,1231,578,1199,622,1142,627,1145,582,1203,548,1235,509,1262,450,1288,387,1306,324,1317,266,1323"/>
<area shape="rect" href="unionSPD__LPDDR__RW__LATENCY__OPTION__STRUCT.html" title=" " alt="" coords="55,1367,250,1407"/>
<area shape="poly" title=" " alt="" coords="264,1391,323,1388,386,1378,449,1360,507,1331,532,1311,554,1287,589,1233,613,1181,626,1143,631,1145,618,1183,594,1236,558,1290,535,1315,509,1336,451,1365,387,1383,324,1393,264,1396"/>
<area shape="rect" href="unionSPD__LPDDR__TRCD__MIN__MTB__STRUCT.html" title=" " alt="" coords="65,1431,240,1471"/>
<area shape="poly" title=" " alt="" coords="254,1462,315,1463,382,1457,447,1440,478,1426,506,1409,538,1380,564,1345,584,1307,600,1268,620,1194,629,1143,634,1144,626,1195,605,1269,589,1309,568,1348,542,1383,510,1413,481,1431,449,1445,383,1462,316,1468,254,1467"/>
<area shape="rect" href="unionSPD__LPDDR__TRP__AB__MTB__STRUCT.html" title=" " alt="" coords="57,1495,249,1535"/>
<area shape="poly" title=" " alt="" coords="263,1532,323,1535,388,1530,450,1514,480,1501,506,1483,544,1446,573,1401,595,1351,610,1300,626,1206,630,1143,635,1144,632,1207,616,1302,600,1353,578,1403,548,1449,510,1487,482,1505,452,1519,388,1535,323,1540,262,1537"/>
<area shape="rect" href="unionSPD__LPDDR__TRP__PB__MTB__STRUCT.html" title=" " alt="" coords="57,1559,248,1599"/>
<area shape="poly" title=" " alt="" coords="250,1598,313,1605,381,1603,414,1598,447,1589,478,1575,506,1557,530,1526,553,1479,572,1420,589,1354,615,1228,628,1143,634,1144,620,1228,594,1355,577,1421,557,1481,535,1529,510,1561,481,1580,449,1594,416,1603,381,1609,312,1610,249,1604"/>
<area shape="rect" href="unionSPD__LPDDR__TRFC__AB__MTB__STRUCT.html" title=" " alt="" coords="52,1623,253,1663"/>
<area shape="poly" title=" " alt="" coords="267,1650,338,1653,408,1651,467,1643,490,1636,506,1627,520,1612,533,1592,557,1535,578,1466,594,1389,618,1240,629,1143,634,1144,623,1241,600,1390,583,1467,562,1537,538,1594,525,1616,510,1631,492,1641,468,1649,408,1657,338,1658,267,1655"/>
<area shape="rect" href="unionSPD__LPDDR__TRFC__PB__MTB__STRUCT.html" title=" " alt="" coords="53,1687,253,1727"/>
<area shape="poly" title=" " alt="" coords="265,1726,326,1729,391,1724,452,1707,481,1693,506,1674,521,1657,535,1634,560,1572,580,1495,597,1410,619,1248,629,1143,634,1144,624,1249,602,1411,585,1496,565,1573,540,1636,525,1660,510,1678,483,1697,454,1712,391,1729,326,1734,265,1731"/>
<area shape="rect" href="unionSPD__LPDDR__CONNECTOR__BIT__MAPPING__BYTE__STRUCT.html" title=" " alt="" coords="45,1751,261,1791"/>
<area shape="poly" title=" " alt="" coords="242,1791,307,1799,377,1799,412,1794,446,1784,478,1770,506,1750,523,1731,538,1704,565,1633,586,1544,602,1447,622,1262,629,1144,635,1144,627,1262,608,1448,591,1545,570,1634,543,1706,527,1734,510,1754,480,1775,448,1789,414,1799,378,1804,307,1805,242,1796"/>
<area shape="rect" href="unionSPD__LPDDR__TRP__PB__FTB__STRUCT.html" title=" " alt="" coords="59,1815,246,1855"/>
<area shape="poly" title=" " alt="" coords="260,1843,332,1847,404,1846,466,1839,490,1832,506,1822,525,1800,542,1770,570,1690,592,1590,607,1481,625,1273,630,1144,635,1144,630,1274,613,1482,597,1591,575,1691,547,1773,529,1803,510,1826,492,1837,467,1844,405,1852,332,1852,260,1848"/>
<area shape="rect" href="unionSPD__LPDDR__TRP__AB__FTB__STRUCT.html" title=" " alt="" coords="59,1879,246,1919"/>
<area shape="poly" title=" " alt="" coords="253,1918,317,1924,385,1920,418,1914,450,1904,480,1889,506,1869,526,1845,543,1812,559,1772,572,1726,594,1619,609,1502,626,1281,630,1144,635,1144,631,1281,615,1503,599,1620,577,1727,564,1774,548,1815,530,1848,510,1873,482,1893,452,1909,419,1919,385,1926,317,1929,253,1923"/>
<area shape="rect" href="unionSPD__LPDDR__TRCD__MIN__FTB__STRUCT.html" title=" " alt="" coords="65,1943,240,1983"/>
<area shape="poly" title=" " alt="" coords="254,1969,327,1972,402,1971,465,1963,489,1955,506,1945,528,1919,547,1883,564,1838,578,1786,600,1667,615,1538,624,1409,629,1293,630,1143,635,1143,634,1293,629,1410,620,1538,605,1668,583,1787,569,1840,552,1885,532,1922,510,1949,492,1960,467,1968,402,1976,327,1978,254,1974"/>
<area shape="rect" href="unionSPD__LPDDR__TAA__MIN__FTB__STRUCT.html" title=" " alt="" coords="55,2007,250,2047"/>
<area shape="poly" title=" " alt="" coords="257,2046,320,2051,387,2047,420,2040,451,2029,480,2014,506,1994,529,1966,548,1927,565,1879,580,1824,602,1698,617,1560,626,1424,630,1301,630,1143,636,1143,635,1301,631,1424,622,1561,608,1698,585,1825,571,1881,553,1929,533,1969,510,1998,483,2019,453,2034,421,2045,388,2052,320,2056,256,2051"/>
<area shape="rect" href="unionSPD__LPDDR__TCK__MAX__FTB__STRUCT.html" title=" " alt="" coords="53,2071,252,2111"/>
<area shape="poly" title=" " alt="" coords="266,2098,337,2101,408,2099,468,2090,490,2083,506,2073,519,2053,531,2019,554,1916,575,1779,592,1624,618,1325,629,1143,635,1144,623,1325,597,1625,580,1780,560,1917,536,2021,524,2056,510,2077,493,2087,469,2095,408,2104,337,2106,266,2103"/>
<area shape="rect" href="unionSPD__LPDDR__TCK__MIN__FTB__STRUCT.html" title=" " alt="" coords="55,2135,250,2175"/>
<area shape="poly" title=" " alt="" coords="255,2174,319,2179,386,2176,419,2169,451,2158,480,2143,506,2122,519,2101,532,2065,555,1956,576,1811,593,1649,618,1334,629,1143,635,1144,623,1334,598,1649,581,1812,561,1957,537,2067,524,2104,510,2126,483,2147,453,2163,421,2174,387,2181,319,2185,255,2179"/>
<area shape="rect" href="unionSPD__LPDDR__CYCLIC__REDUNDANCY__CODE.html" title=" " alt="" coords="5,2199,300,2225"/>
<area shape="poly" title=" " alt="" coords="205,2226,273,2242,354,2249,395,2246,436,2238,473,2223,506,2199,521,2177,534,2138,559,2020,580,1864,597,1688,620,1347,630,1143,635,1144,625,1347,602,1688,585,1864,564,2021,539,2140,525,2179,510,2203,476,2228,437,2243,396,2252,354,2254,272,2247,204,2231"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5dc7d31add4138d18775245af41a2b53" id="r_a5dc7d31add4138d18775245af41a2b53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__DEVICE__DESCRIPTION__STRUCT.html">SPD_LPDDR_DEVICE_DESCRIPTION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a5dc7d31add4138d18775245af41a2b53">Description</a></td></tr>
<tr class="memdesc:a5dc7d31add4138d18775245af41a2b53"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2  <br /></td></tr>
<tr class="separator:a5dc7d31add4138d18775245af41a2b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275733e54e98240e27cf30fa7426b31f" id="r_a275733e54e98240e27cf30fa7426b31f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__REVISION__STRUCT.html">SPD_LPDDR_REVISION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a275733e54e98240e27cf30fa7426b31f">Revision</a></td></tr>
<tr class="memdesc:a275733e54e98240e27cf30fa7426b31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 SPD Revision  <br /></td></tr>
<tr class="separator:a275733e54e98240e27cf30fa7426b31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57568325896d952cd0c22d7c814d634a" id="r_a57568325896d952cd0c22d7c814d634a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__DRAM__DEVICE__TYPE__STRUCT.html">SPD_LPDDR_DRAM_DEVICE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a57568325896d952cd0c22d7c814d634a">DramDeviceType</a></td></tr>
<tr class="memdesc:a57568325896d952cd0c22d7c814d634a"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 DRAM Device Type  <br /></td></tr>
<tr class="separator:a57568325896d952cd0c22d7c814d634a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0b5aafca62db7f2578ca119eeacf6a" id="r_a5c0b5aafca62db7f2578ca119eeacf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__MODULE__TYPE__STRUCT.html">SPD_LPDDR_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a5c0b5aafca62db7f2578ca119eeacf6a">ModuleType</a></td></tr>
<tr class="memdesc:a5c0b5aafca62db7f2578ca119eeacf6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 Module Type  <br /></td></tr>
<tr class="separator:a5c0b5aafca62db7f2578ca119eeacf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac47fbc530764b091c4a4a6108f9712d" id="r_aac47fbc530764b091c4a4a6108f9712d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__SDRAM__DENSITY__BANKS__STRUCT.html">SPD_LPDDR_SDRAM_DENSITY_BANKS_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#aac47fbc530764b091c4a4a6108f9712d">SdramDensityAndBanks</a></td></tr>
<tr class="memdesc:aac47fbc530764b091c4a4a6108f9712d"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SDRAM Density and Banks  <br /></td></tr>
<tr class="separator:aac47fbc530764b091c4a4a6108f9712d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86a31c11a8abcb1f0398d0d5119d6f8" id="r_ae86a31c11a8abcb1f0398d0d5119d6f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__SDRAM__ADDRESSING__STRUCT.html">SPD_LPDDR_SDRAM_ADDRESSING_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#ae86a31c11a8abcb1f0398d0d5119d6f8">SdramAddressing</a></td></tr>
<tr class="memdesc:ae86a31c11a8abcb1f0398d0d5119d6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 SDRAM Addressing  <br /></td></tr>
<tr class="separator:ae86a31c11a8abcb1f0398d0d5119d6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c039d357bda8c89fbc8c5ccd5e3b17" id="r_a78c039d357bda8c89fbc8c5ccd5e3b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__SDRAM__PACKAGE__TYPE__STRUCT.html">SPD_LPDDR_SDRAM_PACKAGE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a78c039d357bda8c89fbc8c5ccd5e3b17">SdramPackageType</a></td></tr>
<tr class="memdesc:a78c039d357bda8c89fbc8c5ccd5e3b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 SDRAM Package Type  <br /></td></tr>
<tr class="separator:a78c039d357bda8c89fbc8c5ccd5e3b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e9f032f5df5cbdf165e0d0ead41594" id="r_a67e9f032f5df5cbdf165e0d0ead41594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD_LPDDR_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a67e9f032f5df5cbdf165e0d0ead41594">SdramOptionalFeatures</a></td></tr>
<tr class="memdesc:a67e9f032f5df5cbdf165e0d0ead41594"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 SDRAM Optional Features  <br /></td></tr>
<tr class="separator:a67e9f032f5df5cbdf165e0d0ead41594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fb550c97a2126494d9da2bf37801da" id="r_aa1fb550c97a2126494d9da2bf37801da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__SDRAM__THERMAL__REFRESH__STRUCT.html">SPD_LPDDR_SDRAM_THERMAL_REFRESH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#aa1fb550c97a2126494d9da2bf37801da">ThermalAndRefreshOptions</a></td></tr>
<tr class="memdesc:aa1fb550c97a2126494d9da2bf37801da"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 SDRAM Thermal and Refresh Options  <br /></td></tr>
<tr class="separator:aa1fb550c97a2126494d9da2bf37801da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113c24ae916d4756dcfb4bc93fe83589" id="r_a113c24ae916d4756dcfb4bc93fe83589"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__OTHER__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD_LPDDR_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a113c24ae916d4756dcfb4bc93fe83589">OtherOptionalFeatures</a></td></tr>
<tr class="memdesc:a113c24ae916d4756dcfb4bc93fe83589"><td class="mdescLeft">&#160;</td><td class="mdescRight">9 Other SDRAM Optional Features  <br /></td></tr>
<tr class="separator:a113c24ae916d4756dcfb4bc93fe83589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4239b1e3c174611e3dbb4fa5ca43b575" id="r_a4239b1e3c174611e3dbb4fa5ca43b575"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a4239b1e3c174611e3dbb4fa5ca43b575">Reserved0</a></td></tr>
<tr class="memdesc:a4239b1e3c174611e3dbb4fa5ca43b575"><td class="mdescLeft">&#160;</td><td class="mdescRight">10 Reserved  <br /></td></tr>
<tr class="separator:a4239b1e3c174611e3dbb4fa5ca43b575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b790c8e4d47a24c530675a031640c5" id="r_ad4b790c8e4d47a24c530675a031640c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__MODULE__NOMINAL__VOLTAGE__STRUCT.html">SPD_LPDDR_MODULE_NOMINAL_VOLTAGE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#ad4b790c8e4d47a24c530675a031640c5">ModuleNominalVoltage</a></td></tr>
<tr class="memdesc:ad4b790c8e4d47a24c530675a031640c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">11 Module Nominal Voltage, VDD  <br /></td></tr>
<tr class="separator:ad4b790c8e4d47a24c530675a031640c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd8eaf766e0e4e08028b20059ae8284" id="r_a7bd8eaf766e0e4e08028b20059ae8284"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__MODULE__ORGANIZATION__STRUCT.html">SPD_LPDDR_MODULE_ORGANIZATION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a7bd8eaf766e0e4e08028b20059ae8284">ModuleOrganization</a></td></tr>
<tr class="memdesc:a7bd8eaf766e0e4e08028b20059ae8284"><td class="mdescLeft">&#160;</td><td class="mdescRight">12 Module Organization  <br /></td></tr>
<tr class="separator:a7bd8eaf766e0e4e08028b20059ae8284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87227486c3cea28746e2d7f9eb77383f" id="r_a87227486c3cea28746e2d7f9eb77383f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__MODULE__MEMORY__BUS__WIDTH__STRUCT.html">SPD_LPDDR_MODULE_MEMORY_BUS_WIDTH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a87227486c3cea28746e2d7f9eb77383f">ModuleMemoryBusWidth</a></td></tr>
<tr class="memdesc:a87227486c3cea28746e2d7f9eb77383f"><td class="mdescLeft">&#160;</td><td class="mdescRight">13 Module Memory Bus Width  <br /></td></tr>
<tr class="separator:a87227486c3cea28746e2d7f9eb77383f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b88115c5450bad838ee8e6b072c6b9" id="r_af5b88115c5450bad838ee8e6b072c6b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__MODULE__THERMAL__SENSOR__STRUCT.html">SPD_LPDDR_MODULE_THERMAL_SENSOR_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#af5b88115c5450bad838ee8e6b072c6b9">ModuleThermalSensor</a></td></tr>
<tr class="memdesc:af5b88115c5450bad838ee8e6b072c6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">14 Module Thermal Sensor  <br /></td></tr>
<tr class="separator:af5b88115c5450bad838ee8e6b072c6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d10d4d4411fcd717b2fa778cc1371d" id="r_aa4d10d4d4411fcd717b2fa778cc1371d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__EXTENDED__MODULE__TYPE__STRUCT.html">SPD_LPDDR_EXTENDED_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#aa4d10d4d4411fcd717b2fa778cc1371d">ExtendedModuleType</a></td></tr>
<tr class="memdesc:aa4d10d4d4411fcd717b2fa778cc1371d"><td class="mdescLeft">&#160;</td><td class="mdescRight">15 Extended Module Type  <br /></td></tr>
<tr class="separator:aa4d10d4d4411fcd717b2fa778cc1371d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156af554467206126cfcf0a1737a4b18" id="r_a156af554467206126cfcf0a1737a4b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__SIGNAL__LOADING__STRUCT.html">SPD_LPDDR_SIGNAL_LOADING_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a156af554467206126cfcf0a1737a4b18">SignalLoading</a></td></tr>
<tr class="memdesc:a156af554467206126cfcf0a1737a4b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 Signal Loading  <br /></td></tr>
<tr class="separator:a156af554467206126cfcf0a1737a4b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a2cb6dda29e41c2f88610631d4d40c" id="r_a72a2cb6dda29e41c2f88610631d4d40c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TIMEBASE__STRUCT.html">SPD_LPDDR_TIMEBASE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a72a2cb6dda29e41c2f88610631d4d40c">Timebase</a></td></tr>
<tr class="memdesc:a72a2cb6dda29e41c2f88610631d4d40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">17 Timebases  <br /></td></tr>
<tr class="separator:a72a2cb6dda29e41c2f88610631d4d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0a9b16fbe74b4994be8ba1c432bc36" id="r_a3f0a9b16fbe74b4994be8ba1c432bc36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TCK__MIN__MTB__STRUCT.html">SPD_LPDDR_TCK_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a3f0a9b16fbe74b4994be8ba1c432bc36">tCKmin</a></td></tr>
<tr class="memdesc:a3f0a9b16fbe74b4994be8ba1c432bc36"><td class="mdescLeft">&#160;</td><td class="mdescRight">18 SDRAM Minimum Cycle Time (tCKmin)  <br /></td></tr>
<tr class="separator:a3f0a9b16fbe74b4994be8ba1c432bc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370e2e50facb3541c6e2cf9d71404c28" id="r_a370e2e50facb3541c6e2cf9d71404c28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TCK__MAX__MTB__STRUCT.html">SPD_LPDDR_TCK_MAX_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a370e2e50facb3541c6e2cf9d71404c28">tCKmax</a></td></tr>
<tr class="memdesc:a370e2e50facb3541c6e2cf9d71404c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">19 SDRAM Maximum Cycle Time (tCKmax)  <br /></td></tr>
<tr class="separator:a370e2e50facb3541c6e2cf9d71404c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ecb48bacc2b7ed1bf7b895a86bd529" id="r_a76ecb48bacc2b7ed1bf7b895a86bd529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html">SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a76ecb48bacc2b7ed1bf7b895a86bd529">CasLatencies</a></td></tr>
<tr class="memdesc:a76ecb48bacc2b7ed1bf7b895a86bd529"><td class="mdescLeft">&#160;</td><td class="mdescRight">20-23 CAS Latencies Supported  <br /></td></tr>
<tr class="separator:a76ecb48bacc2b7ed1bf7b895a86bd529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a426a16132059d66237880d5c56de0" id="r_a53a426a16132059d66237880d5c56de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TAA__MIN__MTB__STRUCT.html">SPD_LPDDR_TAA_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a53a426a16132059d66237880d5c56de0">tAAmin</a></td></tr>
<tr class="memdesc:a53a426a16132059d66237880d5c56de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">24 Minimum CAS Latency Time (tAAmin)  <br /></td></tr>
<tr class="separator:a53a426a16132059d66237880d5c56de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c791e1c4d9aa22465e76a2c0eedfab8" id="r_a3c791e1c4d9aa22465e76a2c0eedfab8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__RW__LATENCY__OPTION__STRUCT.html">SPD_LPDDR_RW_LATENCY_OPTION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a3c791e1c4d9aa22465e76a2c0eedfab8">LatencySetOptions</a></td></tr>
<tr class="memdesc:a3c791e1c4d9aa22465e76a2c0eedfab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">25 Read and Write Latency Set Options  <br /></td></tr>
<tr class="separator:a3c791e1c4d9aa22465e76a2c0eedfab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7fa6860a94648877fdc4598288f98e" id="r_a1c7fa6860a94648877fdc4598288f98e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TRCD__MIN__MTB__STRUCT.html">SPD_LPDDR_TRCD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a1c7fa6860a94648877fdc4598288f98e">tRCDmin</a></td></tr>
<tr class="memdesc:a1c7fa6860a94648877fdc4598288f98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">26 Minimum RAS# to CAS# Delay Time (tRCDmin)  <br /></td></tr>
<tr class="separator:a1c7fa6860a94648877fdc4598288f98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d070f74c5004e899ef5c1df71ee999" id="r_ae4d070f74c5004e899ef5c1df71ee999"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TRP__AB__MTB__STRUCT.html">SPD_LPDDR_TRP_AB_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#ae4d070f74c5004e899ef5c1df71ee999">tRPab</a></td></tr>
<tr class="memdesc:ae4d070f74c5004e899ef5c1df71ee999"><td class="mdescLeft">&#160;</td><td class="mdescRight">27 Minimum Row Precharge Delay Time (tRPab), all banks  <br /></td></tr>
<tr class="separator:ae4d070f74c5004e899ef5c1df71ee999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e239ef1ab4b6b48077f28faa4b9577" id="r_a58e239ef1ab4b6b48077f28faa4b9577"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TRP__PB__MTB__STRUCT.html">SPD_LPDDR_TRP_PB_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a58e239ef1ab4b6b48077f28faa4b9577">tRPpb</a></td></tr>
<tr class="memdesc:a58e239ef1ab4b6b48077f28faa4b9577"><td class="mdescLeft">&#160;</td><td class="mdescRight">28 Minimum Row Precharge Delay Time (tRPpb), per bank  <br /></td></tr>
<tr class="separator:a58e239ef1ab4b6b48077f28faa4b9577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae026bb6f21e37b3aa0ca6398ebb75f" id="r_aeae026bb6f21e37b3aa0ca6398ebb75f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TRFC__AB__MTB__STRUCT.html">SPD_LPDDR_TRFC_AB_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#aeae026bb6f21e37b3aa0ca6398ebb75f">tRFCab</a></td></tr>
<tr class="memdesc:aeae026bb6f21e37b3aa0ca6398ebb75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">29-30 Minimum Refresh Recovery Delay Time (tRFCab), all banks  <br /></td></tr>
<tr class="separator:aeae026bb6f21e37b3aa0ca6398ebb75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad513147be296c55b5a9f9ef16cb2ff" id="r_abad513147be296c55b5a9f9ef16cb2ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TRFC__PB__MTB__STRUCT.html">SPD_LPDDR_TRFC_PB_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#abad513147be296c55b5a9f9ef16cb2ff">tRFCpb</a></td></tr>
<tr class="memdesc:abad513147be296c55b5a9f9ef16cb2ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">31-32 Minimum Refresh Recovery Delay Time (tRFCpb), per bank  <br /></td></tr>
<tr class="separator:abad513147be296c55b5a9f9ef16cb2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12654d1897212000b618ce0c498ef58c" id="r_a12654d1897212000b618ce0c498ef58c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a12654d1897212000b618ce0c498ef58c">Reserved1</a> [59 - 33+1]</td></tr>
<tr class="memdesc:a12654d1897212000b618ce0c498ef58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">33-59 Reserved  <br /></td></tr>
<tr class="separator:a12654d1897212000b618ce0c498ef58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424e84854d2674905688af9ef638bdaa" id="r_a424e84854d2674905688af9ef638bdaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__CONNECTOR__BIT__MAPPING__BYTE__STRUCT.html">SPD_LPDDR_CONNECTOR_BIT_MAPPING_BYTE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a424e84854d2674905688af9ef638bdaa">BitMapping</a> [77 - 60+1]</td></tr>
<tr class="memdesc:a424e84854d2674905688af9ef638bdaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">60-77 Connector to SDRAM Bit Mapping  <br /></td></tr>
<tr class="separator:a424e84854d2674905688af9ef638bdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e24ed9b6421a914173ad99102eed31" id="r_a22e24ed9b6421a914173ad99102eed31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a22e24ed9b6421a914173ad99102eed31">Reserved2</a> [119 - 78+1]</td></tr>
<tr class="memdesc:a22e24ed9b6421a914173ad99102eed31"><td class="mdescLeft">&#160;</td><td class="mdescRight">78-119 Reserved  <br /></td></tr>
<tr class="separator:a22e24ed9b6421a914173ad99102eed31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963eb49feca71ab407995d1917711e52" id="r_a963eb49feca71ab407995d1917711e52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TRP__PB__FTB__STRUCT.html">SPD_LPDDR_TRP_PB_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a963eb49feca71ab407995d1917711e52">tRPpbFine</a></td></tr>
<tr class="memdesc:a963eb49feca71ab407995d1917711e52"><td class="mdescLeft">&#160;</td><td class="mdescRight">120 Fine Offset for Minimum Row Precharge Delay Time (tRPpbFine), per bank  <br /></td></tr>
<tr class="separator:a963eb49feca71ab407995d1917711e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0b684358e17b3c60a9413487a4e7cd" id="r_a9a0b684358e17b3c60a9413487a4e7cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TRP__AB__FTB__STRUCT.html">SPD_LPDDR_TRP_AB_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a9a0b684358e17b3c60a9413487a4e7cd">tRPabFine</a></td></tr>
<tr class="memdesc:a9a0b684358e17b3c60a9413487a4e7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">121 Fine Offset for Minimum Row Precharge Delay Time (tRPabFine), all ranks  <br /></td></tr>
<tr class="separator:a9a0b684358e17b3c60a9413487a4e7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7364fc92e4c55c6ec7674600d1be572a" id="r_a7364fc92e4c55c6ec7674600d1be572a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TRCD__MIN__FTB__STRUCT.html">SPD_LPDDR_TRCD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a7364fc92e4c55c6ec7674600d1be572a">tRCDminFine</a></td></tr>
<tr class="memdesc:a7364fc92e4c55c6ec7674600d1be572a"><td class="mdescLeft">&#160;</td><td class="mdescRight">122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin)  <br /></td></tr>
<tr class="separator:a7364fc92e4c55c6ec7674600d1be572a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b689327b473d694fa6d000339e2010b" id="r_a8b689327b473d694fa6d000339e2010b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TAA__MIN__FTB__STRUCT.html">SPD_LPDDR_TAA_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#a8b689327b473d694fa6d000339e2010b">tAAminFine</a></td></tr>
<tr class="memdesc:a8b689327b473d694fa6d000339e2010b"><td class="mdescLeft">&#160;</td><td class="mdescRight">123 Fine Offset for Minimum CAS Latency Time (tAAmin)  <br /></td></tr>
<tr class="separator:a8b689327b473d694fa6d000339e2010b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5a1d9a59d14b002ee684c85947df21" id="r_acf5a1d9a59d14b002ee684c85947df21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TCK__MAX__FTB__STRUCT.html">SPD_LPDDR_TCK_MAX_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#acf5a1d9a59d14b002ee684c85947df21">tCKmaxFine</a></td></tr>
<tr class="memdesc:acf5a1d9a59d14b002ee684c85947df21"><td class="mdescLeft">&#160;</td><td class="mdescRight">124 Fine Offset for SDRAM Maximum Cycle Time (tCKmax)  <br /></td></tr>
<tr class="separator:acf5a1d9a59d14b002ee684c85947df21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa003ba79a3f397fba4fd581b11066f1" id="r_aaa003ba79a3f397fba4fd581b11066f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__TCK__MIN__FTB__STRUCT.html">SPD_LPDDR_TCK_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#aaa003ba79a3f397fba4fd581b11066f1">tCKminFine</a></td></tr>
<tr class="memdesc:aaa003ba79a3f397fba4fd581b11066f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">125 Fine Offset for SDRAM Minimum Cycle Time (tCKmin)  <br /></td></tr>
<tr class="separator:aaa003ba79a3f397fba4fd581b11066f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23d2943e9f417864201d1567a0c2162" id="r_ab23d2943e9f417864201d1567a0c2162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD__LPDDR__CYCLIC__REDUNDANCY__CODE.html">SPD_LPDDR_CYCLIC_REDUNDANCY_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD__LPDDR__BASE__SECTION.html#ab23d2943e9f417864201d1567a0c2162">Crc</a></td></tr>
<tr class="memdesc:ab23d2943e9f417864201d1567a0c2162"><td class="mdescLeft">&#160;</td><td class="mdescRight">126-127 Cyclical Redundancy Code (CRC)  <br /></td></tr>
<tr class="separator:ab23d2943e9f417864201d1567a0c2162"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a424e84854d2674905688af9ef638bdaa" name="a424e84854d2674905688af9ef638bdaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424e84854d2674905688af9ef638bdaa">&#9670;&#160;</a></span>BitMapping</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__CONNECTOR__BIT__MAPPING__BYTE__STRUCT.html">SPD_LPDDR_CONNECTOR_BIT_MAPPING_BYTE_STRUCT</a> SPD_LPDDR_BASE_SECTION::BitMapping[77 - 60+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>60-77 Connector to SDRAM Bit Mapping </p>

</div>
</div>
<a id="a76ecb48bacc2b7ed1bf7b895a86bd529" name="a76ecb48bacc2b7ed1bf7b895a86bd529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ecb48bacc2b7ed1bf7b895a86bd529">&#9670;&#160;</a></span>CasLatencies</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html">SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT</a> SPD_LPDDR_BASE_SECTION::CasLatencies</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>20-23 CAS Latencies Supported </p>

</div>
</div>
<a id="ab23d2943e9f417864201d1567a0c2162" name="ab23d2943e9f417864201d1567a0c2162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23d2943e9f417864201d1567a0c2162">&#9670;&#160;</a></span>Crc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__CYCLIC__REDUNDANCY__CODE.html">SPD_LPDDR_CYCLIC_REDUNDANCY_CODE</a> SPD_LPDDR_BASE_SECTION::Crc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>126-127 Cyclical Redundancy Code (CRC) </p>

</div>
</div>
<a id="a5dc7d31add4138d18775245af41a2b53" name="a5dc7d31add4138d18775245af41a2b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc7d31add4138d18775245af41a2b53">&#9670;&#160;</a></span>Description</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__DEVICE__DESCRIPTION__STRUCT.html">SPD_LPDDR_DEVICE_DESCRIPTION_STRUCT</a> SPD_LPDDR_BASE_SECTION::Description</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2 </p>

</div>
</div>
<a id="a57568325896d952cd0c22d7c814d634a" name="a57568325896d952cd0c22d7c814d634a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57568325896d952cd0c22d7c814d634a">&#9670;&#160;</a></span>DramDeviceType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__DRAM__DEVICE__TYPE__STRUCT.html">SPD_LPDDR_DRAM_DEVICE_TYPE_STRUCT</a> SPD_LPDDR_BASE_SECTION::DramDeviceType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 DRAM Device Type </p>

</div>
</div>
<a id="aa4d10d4d4411fcd717b2fa778cc1371d" name="aa4d10d4d4411fcd717b2fa778cc1371d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d10d4d4411fcd717b2fa778cc1371d">&#9670;&#160;</a></span>ExtendedModuleType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__EXTENDED__MODULE__TYPE__STRUCT.html">SPD_LPDDR_EXTENDED_MODULE_TYPE_STRUCT</a> SPD_LPDDR_BASE_SECTION::ExtendedModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>15 Extended Module Type </p>

</div>
</div>
<a id="a3c791e1c4d9aa22465e76a2c0eedfab8" name="a3c791e1c4d9aa22465e76a2c0eedfab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c791e1c4d9aa22465e76a2c0eedfab8">&#9670;&#160;</a></span>LatencySetOptions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__RW__LATENCY__OPTION__STRUCT.html">SPD_LPDDR_RW_LATENCY_OPTION_STRUCT</a> SPD_LPDDR_BASE_SECTION::LatencySetOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>25 Read and Write Latency Set Options </p>

</div>
</div>
<a id="a87227486c3cea28746e2d7f9eb77383f" name="a87227486c3cea28746e2d7f9eb77383f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87227486c3cea28746e2d7f9eb77383f">&#9670;&#160;</a></span>ModuleMemoryBusWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__MODULE__MEMORY__BUS__WIDTH__STRUCT.html">SPD_LPDDR_MODULE_MEMORY_BUS_WIDTH_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleMemoryBusWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>13 Module Memory Bus Width </p>

</div>
</div>
<a id="ad4b790c8e4d47a24c530675a031640c5" name="ad4b790c8e4d47a24c530675a031640c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b790c8e4d47a24c530675a031640c5">&#9670;&#160;</a></span>ModuleNominalVoltage</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__MODULE__NOMINAL__VOLTAGE__STRUCT.html">SPD_LPDDR_MODULE_NOMINAL_VOLTAGE_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleNominalVoltage</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>11 Module Nominal Voltage, VDD </p>

</div>
</div>
<a id="a7bd8eaf766e0e4e08028b20059ae8284" name="a7bd8eaf766e0e4e08028b20059ae8284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd8eaf766e0e4e08028b20059ae8284">&#9670;&#160;</a></span>ModuleOrganization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__MODULE__ORGANIZATION__STRUCT.html">SPD_LPDDR_MODULE_ORGANIZATION_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleOrganization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12 Module Organization </p>

</div>
</div>
<a id="af5b88115c5450bad838ee8e6b072c6b9" name="af5b88115c5450bad838ee8e6b072c6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b88115c5450bad838ee8e6b072c6b9">&#9670;&#160;</a></span>ModuleThermalSensor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__MODULE__THERMAL__SENSOR__STRUCT.html">SPD_LPDDR_MODULE_THERMAL_SENSOR_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleThermalSensor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>14 Module Thermal Sensor </p>

</div>
</div>
<a id="a5c0b5aafca62db7f2578ca119eeacf6a" name="a5c0b5aafca62db7f2578ca119eeacf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0b5aafca62db7f2578ca119eeacf6a">&#9670;&#160;</a></span>ModuleType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__MODULE__TYPE__STRUCT.html">SPD_LPDDR_MODULE_TYPE_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 Module Type </p>

</div>
</div>
<a id="a113c24ae916d4756dcfb4bc93fe83589" name="a113c24ae916d4756dcfb4bc93fe83589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113c24ae916d4756dcfb4bc93fe83589">&#9670;&#160;</a></span>OtherOptionalFeatures</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__OTHER__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD_LPDDR_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD_LPDDR_BASE_SECTION::OtherOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>9 Other SDRAM Optional Features </p>

</div>
</div>
<a id="a4239b1e3c174611e3dbb4fa5ca43b575" name="a4239b1e3c174611e3dbb4fa5ca43b575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4239b1e3c174611e3dbb4fa5ca43b575">&#9670;&#160;</a></span>Reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD_LPDDR_BASE_SECTION::Reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10 Reserved </p>

</div>
</div>
<a id="a12654d1897212000b618ce0c498ef58c" name="a12654d1897212000b618ce0c498ef58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12654d1897212000b618ce0c498ef58c">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD_LPDDR_BASE_SECTION::Reserved1[59 - 33+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>33-59 Reserved </p>

</div>
</div>
<a id="a22e24ed9b6421a914173ad99102eed31" name="a22e24ed9b6421a914173ad99102eed31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e24ed9b6421a914173ad99102eed31">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD_LPDDR_BASE_SECTION::Reserved2[119 - 78+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>78-119 Reserved </p>

</div>
</div>
<a id="a275733e54e98240e27cf30fa7426b31f" name="a275733e54e98240e27cf30fa7426b31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275733e54e98240e27cf30fa7426b31f">&#9670;&#160;</a></span>Revision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__REVISION__STRUCT.html">SPD_LPDDR_REVISION_STRUCT</a> SPD_LPDDR_BASE_SECTION::Revision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 SPD Revision </p>

</div>
</div>
<a id="ae86a31c11a8abcb1f0398d0d5119d6f8" name="ae86a31c11a8abcb1f0398d0d5119d6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86a31c11a8abcb1f0398d0d5119d6f8">&#9670;&#160;</a></span>SdramAddressing</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__SDRAM__ADDRESSING__STRUCT.html">SPD_LPDDR_SDRAM_ADDRESSING_STRUCT</a> SPD_LPDDR_BASE_SECTION::SdramAddressing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 SDRAM Addressing </p>

</div>
</div>
<a id="aac47fbc530764b091c4a4a6108f9712d" name="aac47fbc530764b091c4a4a6108f9712d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac47fbc530764b091c4a4a6108f9712d">&#9670;&#160;</a></span>SdramDensityAndBanks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__SDRAM__DENSITY__BANKS__STRUCT.html">SPD_LPDDR_SDRAM_DENSITY_BANKS_STRUCT</a> SPD_LPDDR_BASE_SECTION::SdramDensityAndBanks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 SDRAM Density and Banks </p>

</div>
</div>
<a id="a67e9f032f5df5cbdf165e0d0ead41594" name="a67e9f032f5df5cbdf165e0d0ead41594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e9f032f5df5cbdf165e0d0ead41594">&#9670;&#160;</a></span>SdramOptionalFeatures</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD_LPDDR_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD_LPDDR_BASE_SECTION::SdramOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 SDRAM Optional Features </p>

</div>
</div>
<a id="a78c039d357bda8c89fbc8c5ccd5e3b17" name="a78c039d357bda8c89fbc8c5ccd5e3b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c039d357bda8c89fbc8c5ccd5e3b17">&#9670;&#160;</a></span>SdramPackageType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__SDRAM__PACKAGE__TYPE__STRUCT.html">SPD_LPDDR_SDRAM_PACKAGE_TYPE_STRUCT</a> SPD_LPDDR_BASE_SECTION::SdramPackageType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 SDRAM Package Type </p>

</div>
</div>
<a id="a156af554467206126cfcf0a1737a4b18" name="a156af554467206126cfcf0a1737a4b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a156af554467206126cfcf0a1737a4b18">&#9670;&#160;</a></span>SignalLoading</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__SIGNAL__LOADING__STRUCT.html">SPD_LPDDR_SIGNAL_LOADING_STRUCT</a> SPD_LPDDR_BASE_SECTION::SignalLoading</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 Signal Loading </p>

</div>
</div>
<a id="a53a426a16132059d66237880d5c56de0" name="a53a426a16132059d66237880d5c56de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a426a16132059d66237880d5c56de0">&#9670;&#160;</a></span>tAAmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TAA__MIN__MTB__STRUCT.html">SPD_LPDDR_TAA_MIN_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tAAmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>24 Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a id="a8b689327b473d694fa6d000339e2010b" name="a8b689327b473d694fa6d000339e2010b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b689327b473d694fa6d000339e2010b">&#9670;&#160;</a></span>tAAminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TAA__MIN__FTB__STRUCT.html">SPD_LPDDR_TAA_MIN_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tAAminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>123 Fine Offset for Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a id="a370e2e50facb3541c6e2cf9d71404c28" name="a370e2e50facb3541c6e2cf9d71404c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a370e2e50facb3541c6e2cf9d71404c28">&#9670;&#160;</a></span>tCKmax</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TCK__MAX__MTB__STRUCT.html">SPD_LPDDR_TCK_MAX_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tCKmax</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>19 SDRAM Maximum Cycle Time (tCKmax) </p>

</div>
</div>
<a id="acf5a1d9a59d14b002ee684c85947df21" name="acf5a1d9a59d14b002ee684c85947df21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5a1d9a59d14b002ee684c85947df21">&#9670;&#160;</a></span>tCKmaxFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TCK__MAX__FTB__STRUCT.html">SPD_LPDDR_TCK_MAX_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tCKmaxFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>124 Fine Offset for SDRAM Maximum Cycle Time (tCKmax) </p>

</div>
</div>
<a id="a3f0a9b16fbe74b4994be8ba1c432bc36" name="a3f0a9b16fbe74b4994be8ba1c432bc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0a9b16fbe74b4994be8ba1c432bc36">&#9670;&#160;</a></span>tCKmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TCK__MIN__MTB__STRUCT.html">SPD_LPDDR_TCK_MIN_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tCKmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>18 SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a id="aaa003ba79a3f397fba4fd581b11066f1" name="aaa003ba79a3f397fba4fd581b11066f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa003ba79a3f397fba4fd581b11066f1">&#9670;&#160;</a></span>tCKminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TCK__MIN__FTB__STRUCT.html">SPD_LPDDR_TCK_MIN_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tCKminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>125 Fine Offset for SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a id="aa1fb550c97a2126494d9da2bf37801da" name="aa1fb550c97a2126494d9da2bf37801da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fb550c97a2126494d9da2bf37801da">&#9670;&#160;</a></span>ThermalAndRefreshOptions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__SDRAM__THERMAL__REFRESH__STRUCT.html">SPD_LPDDR_SDRAM_THERMAL_REFRESH_STRUCT</a> SPD_LPDDR_BASE_SECTION::ThermalAndRefreshOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 SDRAM Thermal and Refresh Options </p>

</div>
</div>
<a id="a72a2cb6dda29e41c2f88610631d4d40c" name="a72a2cb6dda29e41c2f88610631d4d40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a2cb6dda29e41c2f88610631d4d40c">&#9670;&#160;</a></span>Timebase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TIMEBASE__STRUCT.html">SPD_LPDDR_TIMEBASE_STRUCT</a> SPD_LPDDR_BASE_SECTION::Timebase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>17 Timebases </p>

</div>
</div>
<a id="a1c7fa6860a94648877fdc4598288f98e" name="a1c7fa6860a94648877fdc4598288f98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7fa6860a94648877fdc4598288f98e">&#9670;&#160;</a></span>tRCDmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TRCD__MIN__MTB__STRUCT.html">SPD_LPDDR_TRCD_MIN_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRCDmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>26 Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a id="a7364fc92e4c55c6ec7674600d1be572a" name="a7364fc92e4c55c6ec7674600d1be572a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7364fc92e4c55c6ec7674600d1be572a">&#9670;&#160;</a></span>tRCDminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TRCD__MIN__FTB__STRUCT.html">SPD_LPDDR_TRCD_MIN_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRCDminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a id="aeae026bb6f21e37b3aa0ca6398ebb75f" name="aeae026bb6f21e37b3aa0ca6398ebb75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae026bb6f21e37b3aa0ca6398ebb75f">&#9670;&#160;</a></span>tRFCab</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TRFC__AB__MTB__STRUCT.html">SPD_LPDDR_TRFC_AB_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRFCab</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>29-30 Minimum Refresh Recovery Delay Time (tRFCab), all banks </p>

</div>
</div>
<a id="abad513147be296c55b5a9f9ef16cb2ff" name="abad513147be296c55b5a9f9ef16cb2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad513147be296c55b5a9f9ef16cb2ff">&#9670;&#160;</a></span>tRFCpb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TRFC__PB__MTB__STRUCT.html">SPD_LPDDR_TRFC_PB_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRFCpb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>31-32 Minimum Refresh Recovery Delay Time (tRFCpb), per bank </p>

</div>
</div>
<a id="ae4d070f74c5004e899ef5c1df71ee999" name="ae4d070f74c5004e899ef5c1df71ee999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d070f74c5004e899ef5c1df71ee999">&#9670;&#160;</a></span>tRPab</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TRP__AB__MTB__STRUCT.html">SPD_LPDDR_TRP_AB_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRPab</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>27 Minimum Row Precharge Delay Time (tRPab), all banks </p>

</div>
</div>
<a id="a9a0b684358e17b3c60a9413487a4e7cd" name="a9a0b684358e17b3c60a9413487a4e7cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0b684358e17b3c60a9413487a4e7cd">&#9670;&#160;</a></span>tRPabFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TRP__AB__FTB__STRUCT.html">SPD_LPDDR_TRP_AB_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRPabFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>121 Fine Offset for Minimum Row Precharge Delay Time (tRPabFine), all ranks </p>

</div>
</div>
<a id="a58e239ef1ab4b6b48077f28faa4b9577" name="a58e239ef1ab4b6b48077f28faa4b9577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e239ef1ab4b6b48077f28faa4b9577">&#9670;&#160;</a></span>tRPpb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TRP__PB__MTB__STRUCT.html">SPD_LPDDR_TRP_PB_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRPpb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>28 Minimum Row Precharge Delay Time (tRPpb), per bank </p>

</div>
</div>
<a id="a963eb49feca71ab407995d1917711e52" name="a963eb49feca71ab407995d1917711e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963eb49feca71ab407995d1917711e52">&#9670;&#160;</a></span>tRPpbFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD__LPDDR__TRP__PB__FTB__STRUCT.html">SPD_LPDDR_TRP_PB_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRPpbFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>120 Fine Offset for Minimum Row Precharge Delay Time (tRPpbFine), per bank </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>XenevaOS/Boot/include/IndustryStandard/<a class="el" href="SdramSpdLpDdr_8h_source.html">SdramSpdLpDdr.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
