$date
	Thu Nov 28 21:51:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seg7_parity_checker $end
$var wire 7 ! segments [6:0] $end
$var reg 6 " code [5:0] $end
$scope module uut $end
$var wire 6 # code [5:0] $end
$var wire 1 $ parity_valid $end
$var wire 1 % parity_calculated $end
$var reg 7 & segments [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111100 &
0%
0$
b1 #
b1 "
b111100 !
$end
#10
b1001110 !
b1001110 &
1$
1%
b101 "
b101 #
#20
b11111 !
b11111 &
b11 "
b11 #
#30
b1110111 !
b1110111 &
0%
b0 "
b0 #
#40
0$
b111100 !
b111100 &
1%
b101010 "
b101010 #
#50
