#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 26 22:03:04 2024
# Process ID: 12948
# Current directory: D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.runs/synth_1
# Command line: vivado.exe -log SRT_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SRT_top.tcl
# Log file: D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.runs/synth_1/SRT_top.vds
# Journal file: D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.runs/synth_1\vivado.jou
# Running On: LAPTOP-54TG6O0D, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
source SRT_top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 474.281 ; gain = 178.254
Command: synth_design -top SRT_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1334.426 ; gain = 437.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SRT_top' [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_TOP_OL.v:23]
INFO: [Synth 8-6157] synthesizing module 'SRT' [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_OL.v:22]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Projects/2024CODH/labs/lab1/src/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/Projects/2024CODH/labs/lab1/src/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.runs/synth_1/.Xil/Vivado-12948-LAPTOP-54TG6O0D/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (0#1) [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.runs/synth_1/.Xil/Vivado-12948-LAPTOP-54TG6O0D/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_OL.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_OL.v:125]
INFO: [Synth 8-6155] done synthesizing module 'SRT' (0#1) [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_OL.v:22]
INFO: [Synth 8-6157] synthesizing module 'Segment' [D:/Projects/2024CODH/labs/lab1/src/segment.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Segment' (0#1) [D:/Projects/2024CODH/labs/lab1/src/segment.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SRT_top' (0#1) [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_TOP_OL.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.004 ; gain = 546.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.004 ; gain = 546.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.004 ; gain = 546.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1443.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'my_srt/ram'
Finished Parsing XDC File [d:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'my_srt/ram'
Parsing XDC File [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/constrs_1/new/FPGAOL.xdc]
Finished Parsing XDC File [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/constrs_1/new/FPGAOL.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/constrs_1/new/FPGAOL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SRT_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SRT_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1530.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1530.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for my_srt/ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SRT'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_OL.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_OL.v:127]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                           000001 |                              000
                     BEG |                           000010 |                              001
                   CHECK |                           000100 |                              111
                   GETD0 |                           001000 |                              010
                   GETD1 |                           010000 |                              011
                    CHAN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'SRT'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.srcs/sources_1/new/SRT_OL.v:127]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   6 Input    4 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |dist_mem_gen |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |     9|
|4     |LUT1         |     5|
|5     |LUT2         |    11|
|6     |LUT3         |    12|
|7     |LUT4         |    71|
|8     |LUT5         |    13|
|9     |LUT6         |    41|
|10    |FDRE         |   143|
|11    |FDSE         |     1|
|12    |LD           |     6|
|13    |IBUF         |     8|
|14    |OBUF         |     7|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1530.512 ; gain = 633.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1530.512 ; gain = 546.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1530.512 ; gain = 633.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1530.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1530.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

Synth Design complete | Checksum: e2adaeef
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.512 ; gain = 1043.301
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1530.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projects/2024CODH/labs/lab1/SRT_FPGAOL/SRT_FPGAOL.runs/synth_1/SRT_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SRT_top_utilization_synth.rpt -pb SRT_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 22:03:49 2024...
