<stg><name>covariance_Pipeline_VITIS_LOOP_50_1</name>


<trans_list>

<trans id="470" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %mean_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mean

]]></Node>
<StgValue><ssdm name="mean_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %VITIS_LOOP_53_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_53_2:0 %j_2 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_53_2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_53_2:3 %icmp_ln50 = icmp_eq  i5 %j_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_53_2:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_53_2:5 %add_ln50 = add i5 %j_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_2:6 %br_ln50 = br i1 %icmp_ln50, void %VITIS_LOOP_53_2.split, void %VITIS_LOOP_62_4.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_53_2.split:1 %empty_23 = trunc i5 %j_2

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:2 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_53_2.split:3 %p_cast = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:4 %empty_24 = add i64 %p_cast, i64 %mean_read

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:5 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:6 %sext_ln55 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:7 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln55

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:11 %add_ln55 = add i64 %p_cast, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:12 %trunc_ln55_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:13 %sext_ln55_1 = sext i62 %trunc_ln55_2

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:14 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln55_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:174 %store_ln50 = store i5 %add_ln50, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="78" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="79" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:15 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:19 %zext_ln55_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln55_1_cast"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_53_2.split:20 %zext_ln55 = zext i7 %zext_ln55_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:21 %add_ln55_1 = add i64 %zext_ln55, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:22 %trunc_ln55_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:23 %sext_ln55_2 = sext i62 %trunc_ln55_3

]]></Node>
<StgValue><ssdm name="sext_ln55_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:24 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln55_2

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="87" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:15 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:25 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:29 %zext_ln55_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln55_2_cast"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_53_2.split:30 %zext_ln55_1 = zext i8 %zext_ln55_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:31 %add_ln55_2 = add i64 %zext_ln55_1, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:32 %trunc_ln55_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:33 %sext_ln55_3 = sext i62 %trunc_ln55_4

]]></Node>
<StgValue><ssdm name="sext_ln55_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:34 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln55_3

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:15 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:25 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_53_2.split:39 %sext_ln55_17 = sext i7 %zext_ln55_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_17"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_53_2.split:40 %zext_ln55_2 = zext i8 %sext_ln55_17

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:41 %add_ln55_3 = add i64 %zext_ln55_2, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:42 %trunc_ln55_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_5"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:43 %sext_ln55_4 = sext i62 %trunc_ln55_5

]]></Node>
<StgValue><ssdm name="sext_ln55_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:44 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln55_4

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="106" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:15 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:25 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:45 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:49 %zext_ln55_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln55_4_cast"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_53_2.split:50 %zext_ln55_3 = zext i9 %zext_ln55_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:51 %add_ln55_4 = add i64 %zext_ln55_3, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:52 %trunc_ln55_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_6"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:53 %sext_ln55_5 = sext i62 %trunc_ln55_6

]]></Node>
<StgValue><ssdm name="sext_ln55_5"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:54 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln55_5

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="117" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:15 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:25 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:45 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:55 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:59 %zext_ln55_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln55_5_cast"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_53_2.split:60 %zext_ln55_4 = zext i9 %zext_ln55_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:61 %add_ln55_5 = add i64 %zext_ln55_4, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:62 %trunc_ln55_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_7"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:63 %sext_ln55_6 = sext i62 %trunc_ln55_7

]]></Node>
<StgValue><ssdm name="sext_ln55_6"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:64 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln55_6

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="129" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:15 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:25 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:45 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:55 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:65 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_53_2.split:69 %sext_ln55_18 = sext i8 %zext_ln55_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_18"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_53_2.split:70 %zext_ln55_5 = zext i9 %sext_ln55_18

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:71 %add_ln55_6 = add i64 %zext_ln55_5, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:72 %trunc_ln55_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_8"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:73 %sext_ln55_7 = sext i62 %trunc_ln55_8

]]></Node>
<StgValue><ssdm name="sext_ln55_7"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:74 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln55_7

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="142" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:9 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:15 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:25 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:45 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:55 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:65 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:75 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_53_2.split:79 %sext_ln55_19 = sext i7 %zext_ln55_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_19"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_53_2.split:80 %zext_ln55_6 = zext i9 %sext_ln55_19

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:81 %add_ln55_7 = add i64 %zext_ln55_6, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_7"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:82 %trunc_ln55_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_9"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:83 %sext_ln55_8 = sext i62 %trunc_ln55_9

]]></Node>
<StgValue><ssdm name="sext_ln55_8"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:84 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln55_8

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="156" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:16 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:25 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:45 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:55 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:65 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:75 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:85 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:89 %zext_ln55_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln55_8_cast"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_53_2.split:90 %zext_ln55_7 = zext i10 %zext_ln55_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:91 %add_ln55_8 = add i64 %zext_ln55_7, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_8"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:92 %trunc_ln55_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_s"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:93 %sext_ln55_9 = sext i62 %trunc_ln55_s

]]></Node>
<StgValue><ssdm name="sext_ln55_9"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:94 %gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln55_9

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:10 %bitcast_ln55 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:17 %bitcast_ln55_1 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:18 %add6 = fadd i32 %bitcast_ln55, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:26 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:45 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:55 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:65 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:75 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:85 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:95 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:99 %zext_ln55_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln55_9_cast"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_53_2.split:100 %zext_ln55_8 = zext i10 %zext_ln55_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_8"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:101 %add_ln55_9 = add i64 %zext_ln55_8, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_9"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:102 %trunc_ln55_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:103 %sext_ln55_10 = sext i62 %trunc_ln55_1

]]></Node>
<StgValue><ssdm name="sext_ln55_10"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:104 %gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln55_10

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="187" st_id="12" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:18 %add6 = fadd i32 %bitcast_ln55, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:36 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:45 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:55 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:65 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:75 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:85 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:95 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:105 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:109 %zext_ln55_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln55_10_cast"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_53_2.split:110 %zext_ln55_9 = zext i10 %zext_ln55_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_9"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:111 %add_ln55_10 = add i64 %zext_ln55_9, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_10"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:112 %trunc_ln55_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_10"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:113 %sext_ln55_11 = sext i62 %trunc_ln55_10

]]></Node>
<StgValue><ssdm name="sext_ln55_11"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:114 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln55_11

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:27 %bitcast_ln55_2 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_2"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:28 %add6_1 = fadd i32 %add6, i32 %bitcast_ln55_2

]]></Node>
<StgValue><ssdm name="add6_1"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:46 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:55 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:65 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:75 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:85 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:95 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:105 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:115 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_53_2.split:119 %zext_ln55_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %empty_23, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln55_11_cast"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_53_2.split:120 %zext_ln55_10 = zext i10 %zext_ln55_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_10"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:121 %add_ln55_11 = add i64 %zext_ln55_10, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_11"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:122 %trunc_ln55_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_11"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:123 %sext_ln55_12 = sext i62 %trunc_ln55_11

]]></Node>
<StgValue><ssdm name="sext_ln55_12"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:124 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln55_12

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="218" st_id="14" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:28 %add6_1 = fadd i32 %add6, i32 %bitcast_ln55_2

]]></Node>
<StgValue><ssdm name="add6_1"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:56 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:65 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:75 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:85 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:95 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:105 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:115 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:125 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_53_2.split:129 %sext_ln55_20 = sext i9 %zext_ln55_4_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_20"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_53_2.split:130 %zext_ln55_11 = zext i10 %sext_ln55_20

]]></Node>
<StgValue><ssdm name="zext_ln55_11"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:131 %add_ln55_12 = add i64 %zext_ln55_11, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_12"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:132 %trunc_ln55_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_12"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:133 %sext_ln55_13 = sext i62 %trunc_ln55_12

]]></Node>
<StgValue><ssdm name="sext_ln55_13"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:134 %gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln55_13

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:37 %bitcast_ln55_3 = bitcast i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_3"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:38 %add6_2 = fadd i32 %add6_1, i32 %bitcast_ln55_3

]]></Node>
<StgValue><ssdm name="add6_2"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:66 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:75 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:85 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:95 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:105 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:115 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:125 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:135 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_53_2.split:139 %sext_ln55_21 = sext i9 %zext_ln55_5_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_21"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_53_2.split:140 %zext_ln55_12 = zext i10 %sext_ln55_21

]]></Node>
<StgValue><ssdm name="zext_ln55_12"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:141 %add_ln55_13 = add i64 %zext_ln55_12, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_13"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:142 %trunc_ln55_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_13"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:143 %sext_ln55_14 = sext i62 %trunc_ln55_13

]]></Node>
<StgValue><ssdm name="sext_ln55_14"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:144 %gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln55_14

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="249" st_id="16" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:38 %add6_2 = fadd i32 %add6_1, i32 %bitcast_ln55_3

]]></Node>
<StgValue><ssdm name="add6_2"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:76 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:85 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:95 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:105 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:115 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:125 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:135 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:145 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_53_2.split:149 %sext_ln55_22 = sext i8 %zext_ln55_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_22"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_53_2.split:150 %zext_ln55_13 = zext i10 %sext_ln55_22

]]></Node>
<StgValue><ssdm name="zext_ln55_13"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:151 %add_ln55_14 = add i64 %zext_ln55_13, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_14"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:152 %trunc_ln55_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_14"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:153 %sext_ln55_15 = sext i62 %trunc_ln55_14

]]></Node>
<StgValue><ssdm name="sext_ln55_15"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:154 %gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln55_15

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:47 %bitcast_ln55_4 = bitcast i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_4"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:48 %add6_3 = fadd i32 %add6_2, i32 %bitcast_ln55_4

]]></Node>
<StgValue><ssdm name="add6_3"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:86 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:95 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:105 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:115 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:125 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:135 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:145 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:155 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_53_2.split:159 %sext_ln55_23 = sext i7 %zext_ln55_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_23"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_53_2.split:160 %zext_ln55_14 = zext i10 %sext_ln55_23

]]></Node>
<StgValue><ssdm name="zext_ln55_14"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:161 %add_ln55_15 = add i64 %zext_ln55_14, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln55_15"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:162 %trunc_ln55_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_15"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_53_2.split:163 %sext_ln55_16 = sext i62 %trunc_ln55_15

]]></Node>
<StgValue><ssdm name="sext_ln55_16"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_53_2.split:164 %gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln55_16

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="280" st_id="18" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:48 %add6_3 = fadd i32 %add6_2, i32 %bitcast_ln55_4

]]></Node>
<StgValue><ssdm name="add6_3"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:96 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:105 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:115 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:125 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:135 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:145 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:155 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:165 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:57 %bitcast_ln55_5 = bitcast i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_5"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:58 %add6_4 = fadd i32 %add6_3, i32 %bitcast_ln55_5

]]></Node>
<StgValue><ssdm name="add6_4"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:106 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:115 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:125 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:135 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:145 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:155 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:165 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="298" st_id="20" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:58 %add6_4 = fadd i32 %add6_3, i32 %bitcast_ln55_5

]]></Node>
<StgValue><ssdm name="add6_4"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:116 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:125 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:135 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:145 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:155 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:165 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:67 %bitcast_ln55_6 = bitcast i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_6"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:68 %add6_5 = fadd i32 %add6_4, i32 %bitcast_ln55_6

]]></Node>
<StgValue><ssdm name="add6_5"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:126 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:135 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:145 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:155 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:165 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="312" st_id="22" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:68 %add6_5 = fadd i32 %add6_4, i32 %bitcast_ln55_6

]]></Node>
<StgValue><ssdm name="add6_5"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:136 %gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:145 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:155 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:165 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:77 %bitcast_ln55_7 = bitcast i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_7"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:78 %add6_6 = fadd i32 %add6_5, i32 %bitcast_ln55_7

]]></Node>
<StgValue><ssdm name="add6_6"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:146 %gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:155 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:165 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="322" st_id="24" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:78 %add6_6 = fadd i32 %add6_5, i32 %bitcast_ln55_7

]]></Node>
<StgValue><ssdm name="add6_6"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:156 %gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:165 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:87 %bitcast_ln55_8 = bitcast i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_8"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:88 %add6_7 = fadd i32 %add6_6, i32 %bitcast_ln55_8

]]></Node>
<StgValue><ssdm name="add6_7"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:166 %gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="328" st_id="26" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:88 %add6_7 = fadd i32 %add6_6, i32 %bitcast_ln55_8

]]></Node>
<StgValue><ssdm name="add6_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="329" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:97 %bitcast_ln55_9 = bitcast i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_9"/></StgValue>
</operation>

<operation id="330" st_id="27" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:98 %add6_8 = fadd i32 %add6_7, i32 %bitcast_ln55_9

]]></Node>
<StgValue><ssdm name="add6_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="331" st_id="28" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:98 %add6_8 = fadd i32 %add6_7, i32 %bitcast_ln55_9

]]></Node>
<StgValue><ssdm name="add6_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:107 %bitcast_ln55_10 = bitcast i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_10"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:108 %add6_9 = fadd i32 %add6_8, i32 %bitcast_ln55_10

]]></Node>
<StgValue><ssdm name="add6_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="334" st_id="30" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:108 %add6_9 = fadd i32 %add6_8, i32 %bitcast_ln55_10

]]></Node>
<StgValue><ssdm name="add6_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:117 %bitcast_ln55_11 = bitcast i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_11"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:118 %add6_s = fadd i32 %add6_9, i32 %bitcast_ln55_11

]]></Node>
<StgValue><ssdm name="add6_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="337" st_id="32" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:118 %add6_s = fadd i32 %add6_9, i32 %bitcast_ln55_11

]]></Node>
<StgValue><ssdm name="add6_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="338" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:127 %bitcast_ln55_12 = bitcast i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_12"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:128 %add6_10 = fadd i32 %add6_s, i32 %bitcast_ln55_12

]]></Node>
<StgValue><ssdm name="add6_10"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0">
<![CDATA[
VITIS_LOOP_62_4.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="340" st_id="34" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:128 %add6_10 = fadd i32 %add6_s, i32 %bitcast_ln55_12

]]></Node>
<StgValue><ssdm name="add6_10"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="341" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:137 %bitcast_ln55_13 = bitcast i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_13"/></StgValue>
</operation>

<operation id="342" st_id="35" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:138 %add6_11 = fadd i32 %add6_10, i32 %bitcast_ln55_13

]]></Node>
<StgValue><ssdm name="add6_11"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="343" st_id="36" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:138 %add6_11 = fadd i32 %add6_10, i32 %bitcast_ln55_13

]]></Node>
<StgValue><ssdm name="add6_11"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="344" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:147 %bitcast_ln55_14 = bitcast i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_14"/></StgValue>
</operation>

<operation id="345" st_id="37" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:148 %add6_12 = fadd i32 %add6_11, i32 %bitcast_ln55_14

]]></Node>
<StgValue><ssdm name="add6_12"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="346" st_id="38" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:148 %add6_12 = fadd i32 %add6_11, i32 %bitcast_ln55_14

]]></Node>
<StgValue><ssdm name="add6_12"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="347" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:157 %bitcast_ln55_15 = bitcast i32 %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_15"/></StgValue>
</operation>

<operation id="348" st_id="39" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:158 %add6_13 = fadd i32 %add6_12, i32 %bitcast_ln55_15

]]></Node>
<StgValue><ssdm name="add6_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="349" st_id="40" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:158 %add6_13 = fadd i32 %add6_12, i32 %bitcast_ln55_15

]]></Node>
<StgValue><ssdm name="add6_13"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="350" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:167 %bitcast_ln55_16 = bitcast i32 %gmem_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln55_16"/></StgValue>
</operation>

<operation id="351" st_id="41" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:168 %add6_14 = fadd i32 %add6_13, i32 %bitcast_ln55_16

]]></Node>
<StgValue><ssdm name="add6_14"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="352" st_id="42" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:168 %add6_14 = fadd i32 %add6_13, i32 %bitcast_ln55_16

]]></Node>
<StgValue><ssdm name="add6_14"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="353" st_id="43" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:169 %div = fmul i32 %add6_14, i32 0.0625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="354" st_id="44" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:169 %div = fmul i32 %add6_14, i32 0.0625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="355" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:171 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="356" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_53_2.split:170 %bitcast_ln57 = bitcast i32 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln57"/></StgValue>
</operation>

<operation id="357" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:172 %write_ln57 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln57, i4 15

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="358" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:173 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="359" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:173 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="360" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:173 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="361" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:173 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="362" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:0 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="363" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:173 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="364" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_53_2.split:175 %br_ln50 = br void %VITIS_LOOP_53_2

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="471" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="472" name="mean" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mean"/></StgValue>
</port>
<port id="473" name="data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="475" from="StgValue_474" to="j" fromId="474" toId="53">
</dataflow>
<dataflow id="477" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="476" toId="54">
</dataflow>
<dataflow id="478" from="gmem" to="specinterface_ln0" fromId="471" toId="54">
</dataflow>
<dataflow id="480" from="empty_1" to="specinterface_ln0" fromId="479" toId="54">
</dataflow>
<dataflow id="482" from="StgValue_481" to="specinterface_ln0" fromId="481" toId="54">
</dataflow>
<dataflow id="483" from="StgValue_481" to="specinterface_ln0" fromId="481" toId="54">
</dataflow>
<dataflow id="485" from="empty_2" to="specinterface_ln0" fromId="484" toId="54">
</dataflow>
<dataflow id="486" from="StgValue_481" to="specinterface_ln0" fromId="481" toId="54">
</dataflow>
<dataflow id="488" from="StgValue_487" to="specinterface_ln0" fromId="487" toId="54">
</dataflow>
<dataflow id="490" from="empty_3" to="specinterface_ln0" fromId="489" toId="54">
</dataflow>
<dataflow id="492" from="empty_4" to="specinterface_ln0" fromId="491" toId="54">
</dataflow>
<dataflow id="493" from="empty_2" to="specinterface_ln0" fromId="484" toId="54">
</dataflow>
<dataflow id="495" from="StgValue_494" to="specinterface_ln0" fromId="494" toId="54">
</dataflow>
<dataflow id="496" from="StgValue_494" to="specinterface_ln0" fromId="494" toId="54">
</dataflow>
<dataflow id="497" from="StgValue_494" to="specinterface_ln0" fromId="494" toId="54">
</dataflow>
<dataflow id="498" from="StgValue_494" to="specinterface_ln0" fromId="494" toId="54">
</dataflow>
<dataflow id="499" from="empty_2" to="specinterface_ln0" fromId="484" toId="54">
</dataflow>
<dataflow id="500" from="empty_2" to="specinterface_ln0" fromId="484" toId="54">
</dataflow>
<dataflow id="502" from="StgValue_501" to="specinterface_ln0" fromId="501" toId="54">
</dataflow>
<dataflow id="503" from="StgValue_481" to="specinterface_ln0" fromId="481" toId="54">
</dataflow>
<dataflow id="505" from="_ssdm_op_Read.ap_auto.i64" to="data_read" fromId="504" toId="55">
</dataflow>
<dataflow id="506" from="data" to="data_read" fromId="473" toId="55">
</dataflow>
<dataflow id="507" from="_ssdm_op_Read.ap_auto.i64" to="mean_read" fromId="504" toId="56">
</dataflow>
<dataflow id="508" from="mean" to="mean_read" fromId="472" toId="56">
</dataflow>
<dataflow id="510" from="StgValue_509" to="store_ln0" fromId="509" toId="57">
</dataflow>
<dataflow id="511" from="j" to="store_ln0" fromId="53" toId="57">
</dataflow>
<dataflow id="512" from="j" to="j_2" fromId="53" toId="59">
</dataflow>
<dataflow id="514" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="513" toId="60">
</dataflow>
<dataflow id="515" from="gmem" to="specbitsmap_ln0" fromId="471" toId="60">
</dataflow>
<dataflow id="517" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="516" toId="61">
</dataflow>
<dataflow id="518" from="StgValue_501" to="specpipeline_ln0" fromId="501" toId="61">
</dataflow>
<dataflow id="519" from="StgValue_481" to="specpipeline_ln0" fromId="481" toId="61">
</dataflow>
<dataflow id="520" from="StgValue_474" to="specpipeline_ln0" fromId="474" toId="61">
</dataflow>
<dataflow id="521" from="StgValue_481" to="specpipeline_ln0" fromId="481" toId="61">
</dataflow>
<dataflow id="523" from="p_str" to="specpipeline_ln0" fromId="522" toId="61">
</dataflow>
<dataflow id="524" from="j_2" to="icmp_ln50" fromId="59" toId="62">
</dataflow>
<dataflow id="526" from="StgValue_525" to="icmp_ln50" fromId="525" toId="62">
</dataflow>
<dataflow id="528" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="527" toId="63">
</dataflow>
<dataflow id="530" from="StgValue_529" to="empty" fromId="529" toId="63">
</dataflow>
<dataflow id="531" from="StgValue_529" to="empty" fromId="529" toId="63">
</dataflow>
<dataflow id="532" from="StgValue_529" to="empty" fromId="529" toId="63">
</dataflow>
<dataflow id="533" from="j_2" to="add_ln50" fromId="59" toId="64">
</dataflow>
<dataflow id="535" from="StgValue_534" to="add_ln50" fromId="534" toId="64">
</dataflow>
<dataflow id="536" from="icmp_ln50" to="br_ln50" fromId="62" toId="65">
</dataflow>
<dataflow id="537" from="j_2" to="empty_23" fromId="59" toId="66">
</dataflow>
<dataflow id="539" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="tmp_2" fromId="538" toId="67">
</dataflow>
<dataflow id="540" from="empty_23" to="tmp_2" fromId="66" toId="67">
</dataflow>
<dataflow id="542" from="StgValue_541" to="tmp_2" fromId="541" toId="67">
</dataflow>
<dataflow id="543" from="tmp_2" to="p_cast" fromId="67" toId="68">
</dataflow>
<dataflow id="544" from="p_cast" to="empty_24" fromId="68" toId="69">
</dataflow>
<dataflow id="545" from="mean_read" to="empty_24" fromId="56" toId="69">
</dataflow>
<dataflow id="547" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="546" toId="70">
</dataflow>
<dataflow id="548" from="empty_24" to="trunc_ln1" fromId="69" toId="70">
</dataflow>
<dataflow id="550" from="StgValue_549" to="trunc_ln1" fromId="549" toId="70">
</dataflow>
<dataflow id="552" from="StgValue_551" to="trunc_ln1" fromId="551" toId="70">
</dataflow>
<dataflow id="553" from="trunc_ln1" to="sext_ln55" fromId="70" toId="71">
</dataflow>
<dataflow id="554" from="gmem" to="gmem_addr" fromId="471" toId="72">
</dataflow>
<dataflow id="555" from="sext_ln55" to="gmem_addr" fromId="71" toId="72">
</dataflow>
<dataflow id="556" from="p_cast" to="add_ln55" fromId="68" toId="73">
</dataflow>
<dataflow id="557" from="data_read" to="add_ln55" fromId="55" toId="73">
</dataflow>
<dataflow id="558" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_2" fromId="546" toId="74">
</dataflow>
<dataflow id="559" from="add_ln55" to="trunc_ln55_2" fromId="73" toId="74">
</dataflow>
<dataflow id="560" from="StgValue_549" to="trunc_ln55_2" fromId="549" toId="74">
</dataflow>
<dataflow id="561" from="StgValue_551" to="trunc_ln55_2" fromId="551" toId="74">
</dataflow>
<dataflow id="562" from="trunc_ln55_2" to="sext_ln55_1" fromId="74" toId="75">
</dataflow>
<dataflow id="563" from="gmem" to="gmem_addr_1" fromId="471" toId="76">
</dataflow>
<dataflow id="564" from="sext_ln55_1" to="gmem_addr_1" fromId="75" toId="76">
</dataflow>
<dataflow id="565" from="add_ln50" to="store_ln50" fromId="64" toId="77">
</dataflow>
<dataflow id="566" from="j" to="store_ln50" fromId="53" toId="77">
</dataflow>
<dataflow id="568" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="567" toId="78">
</dataflow>
<dataflow id="569" from="gmem_addr" to="gmem_load_req" fromId="72" toId="78">
</dataflow>
<dataflow id="570" from="StgValue_474" to="gmem_load_req" fromId="474" toId="78">
</dataflow>
<dataflow id="571" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="567" toId="79">
</dataflow>
<dataflow id="572" from="gmem_addr" to="gmem_load_req" fromId="72" toId="79">
</dataflow>
<dataflow id="573" from="StgValue_474" to="gmem_load_req" fromId="474" toId="79">
</dataflow>
<dataflow id="574" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="567" toId="80">
</dataflow>
<dataflow id="575" from="gmem_addr_1" to="gmem_load_1_req" fromId="76" toId="80">
</dataflow>
<dataflow id="576" from="StgValue_474" to="gmem_load_1_req" fromId="474" toId="80">
</dataflow>
<dataflow id="578" from="_ssdm_op_BitConcatenate.i7.i1.i4.i2" to="zext_ln55_1_cast" fromId="577" toId="81">
</dataflow>
<dataflow id="580" from="StgValue_579" to="zext_ln55_1_cast" fromId="579" toId="81">
</dataflow>
<dataflow id="581" from="empty_23" to="zext_ln55_1_cast" fromId="66" toId="81">
</dataflow>
<dataflow id="582" from="StgValue_541" to="zext_ln55_1_cast" fromId="541" toId="81">
</dataflow>
<dataflow id="583" from="zext_ln55_1_cast" to="zext_ln55" fromId="81" toId="82">
</dataflow>
<dataflow id="584" from="zext_ln55" to="add_ln55_1" fromId="82" toId="83">
</dataflow>
<dataflow id="585" from="data_read" to="add_ln55_1" fromId="55" toId="83">
</dataflow>
<dataflow id="586" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_3" fromId="546" toId="84">
</dataflow>
<dataflow id="587" from="add_ln55_1" to="trunc_ln55_3" fromId="83" toId="84">
</dataflow>
<dataflow id="588" from="StgValue_549" to="trunc_ln55_3" fromId="549" toId="84">
</dataflow>
<dataflow id="589" from="StgValue_551" to="trunc_ln55_3" fromId="551" toId="84">
</dataflow>
<dataflow id="590" from="trunc_ln55_3" to="sext_ln55_2" fromId="84" toId="85">
</dataflow>
<dataflow id="591" from="gmem" to="gmem_addr_6" fromId="471" toId="86">
</dataflow>
<dataflow id="592" from="sext_ln55_2" to="gmem_addr_6" fromId="85" toId="86">
</dataflow>
<dataflow id="593" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="567" toId="87">
</dataflow>
<dataflow id="594" from="gmem_addr" to="gmem_load_req" fromId="72" toId="87">
</dataflow>
<dataflow id="595" from="StgValue_474" to="gmem_load_req" fromId="474" toId="87">
</dataflow>
<dataflow id="596" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="567" toId="88">
</dataflow>
<dataflow id="597" from="gmem_addr_1" to="gmem_load_1_req" fromId="76" toId="88">
</dataflow>
<dataflow id="598" from="StgValue_474" to="gmem_load_1_req" fromId="474" toId="88">
</dataflow>
<dataflow id="599" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="567" toId="89">
</dataflow>
<dataflow id="600" from="gmem_addr_6" to="gmem_load_5_req" fromId="86" toId="89">
</dataflow>
<dataflow id="601" from="StgValue_474" to="gmem_load_5_req" fromId="474" toId="89">
</dataflow>
<dataflow id="603" from="_ssdm_op_BitConcatenate.i8.i2.i4.i2" to="zext_ln55_2_cast" fromId="602" toId="90">
</dataflow>
<dataflow id="605" from="StgValue_604" to="zext_ln55_2_cast" fromId="604" toId="90">
</dataflow>
<dataflow id="606" from="empty_23" to="zext_ln55_2_cast" fromId="66" toId="90">
</dataflow>
<dataflow id="607" from="StgValue_541" to="zext_ln55_2_cast" fromId="541" toId="90">
</dataflow>
<dataflow id="608" from="zext_ln55_2_cast" to="zext_ln55_1" fromId="90" toId="91">
</dataflow>
<dataflow id="609" from="zext_ln55_1" to="add_ln55_2" fromId="91" toId="92">
</dataflow>
<dataflow id="610" from="data_read" to="add_ln55_2" fromId="55" toId="92">
</dataflow>
<dataflow id="611" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_4" fromId="546" toId="93">
</dataflow>
<dataflow id="612" from="add_ln55_2" to="trunc_ln55_4" fromId="92" toId="93">
</dataflow>
<dataflow id="613" from="StgValue_549" to="trunc_ln55_4" fromId="549" toId="93">
</dataflow>
<dataflow id="614" from="StgValue_551" to="trunc_ln55_4" fromId="551" toId="93">
</dataflow>
<dataflow id="615" from="trunc_ln55_4" to="sext_ln55_3" fromId="93" toId="94">
</dataflow>
<dataflow id="616" from="gmem" to="gmem_addr_7" fromId="471" toId="95">
</dataflow>
<dataflow id="617" from="sext_ln55_3" to="gmem_addr_7" fromId="94" toId="95">
</dataflow>
<dataflow id="618" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="567" toId="96">
</dataflow>
<dataflow id="619" from="gmem_addr" to="gmem_load_req" fromId="72" toId="96">
</dataflow>
<dataflow id="620" from="StgValue_474" to="gmem_load_req" fromId="474" toId="96">
</dataflow>
<dataflow id="621" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="567" toId="97">
</dataflow>
<dataflow id="622" from="gmem_addr_1" to="gmem_load_1_req" fromId="76" toId="97">
</dataflow>
<dataflow id="623" from="StgValue_474" to="gmem_load_1_req" fromId="474" toId="97">
</dataflow>
<dataflow id="624" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="567" toId="98">
</dataflow>
<dataflow id="625" from="gmem_addr_6" to="gmem_load_5_req" fromId="86" toId="98">
</dataflow>
<dataflow id="626" from="StgValue_474" to="gmem_load_5_req" fromId="474" toId="98">
</dataflow>
<dataflow id="627" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="567" toId="99">
</dataflow>
<dataflow id="628" from="gmem_addr_7" to="gmem_load_6_req" fromId="95" toId="99">
</dataflow>
<dataflow id="629" from="StgValue_474" to="gmem_load_6_req" fromId="474" toId="99">
</dataflow>
<dataflow id="630" from="zext_ln55_1_cast" to="sext_ln55_17" fromId="81" toId="100">
</dataflow>
<dataflow id="631" from="sext_ln55_17" to="zext_ln55_2" fromId="100" toId="101">
</dataflow>
<dataflow id="632" from="zext_ln55_2" to="add_ln55_3" fromId="101" toId="102">
</dataflow>
<dataflow id="633" from="data_read" to="add_ln55_3" fromId="55" toId="102">
</dataflow>
<dataflow id="634" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_5" fromId="546" toId="103">
</dataflow>
<dataflow id="635" from="add_ln55_3" to="trunc_ln55_5" fromId="102" toId="103">
</dataflow>
<dataflow id="636" from="StgValue_549" to="trunc_ln55_5" fromId="549" toId="103">
</dataflow>
<dataflow id="637" from="StgValue_551" to="trunc_ln55_5" fromId="551" toId="103">
</dataflow>
<dataflow id="638" from="trunc_ln55_5" to="sext_ln55_4" fromId="103" toId="104">
</dataflow>
<dataflow id="639" from="gmem" to="gmem_addr_8" fromId="471" toId="105">
</dataflow>
<dataflow id="640" from="sext_ln55_4" to="gmem_addr_8" fromId="104" toId="105">
</dataflow>
<dataflow id="641" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="567" toId="106">
</dataflow>
<dataflow id="642" from="gmem_addr" to="gmem_load_req" fromId="72" toId="106">
</dataflow>
<dataflow id="643" from="StgValue_474" to="gmem_load_req" fromId="474" toId="106">
</dataflow>
<dataflow id="644" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="567" toId="107">
</dataflow>
<dataflow id="645" from="gmem_addr_1" to="gmem_load_1_req" fromId="76" toId="107">
</dataflow>
<dataflow id="646" from="StgValue_474" to="gmem_load_1_req" fromId="474" toId="107">
</dataflow>
<dataflow id="647" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="567" toId="108">
</dataflow>
<dataflow id="648" from="gmem_addr_6" to="gmem_load_5_req" fromId="86" toId="108">
</dataflow>
<dataflow id="649" from="StgValue_474" to="gmem_load_5_req" fromId="474" toId="108">
</dataflow>
<dataflow id="650" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="567" toId="109">
</dataflow>
<dataflow id="651" from="gmem_addr_7" to="gmem_load_6_req" fromId="95" toId="109">
</dataflow>
<dataflow id="652" from="StgValue_474" to="gmem_load_6_req" fromId="474" toId="109">
</dataflow>
<dataflow id="653" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_7_req" fromId="567" toId="110">
</dataflow>
<dataflow id="654" from="gmem_addr_8" to="gmem_load_7_req" fromId="105" toId="110">
</dataflow>
<dataflow id="655" from="StgValue_474" to="gmem_load_7_req" fromId="474" toId="110">
</dataflow>
<dataflow id="657" from="_ssdm_op_BitConcatenate.i9.i3.i4.i2" to="zext_ln55_4_cast" fromId="656" toId="111">
</dataflow>
<dataflow id="659" from="StgValue_658" to="zext_ln55_4_cast" fromId="658" toId="111">
</dataflow>
<dataflow id="660" from="empty_23" to="zext_ln55_4_cast" fromId="66" toId="111">
</dataflow>
<dataflow id="661" from="StgValue_541" to="zext_ln55_4_cast" fromId="541" toId="111">
</dataflow>
<dataflow id="662" from="zext_ln55_4_cast" to="zext_ln55_3" fromId="111" toId="112">
</dataflow>
<dataflow id="663" from="zext_ln55_3" to="add_ln55_4" fromId="112" toId="113">
</dataflow>
<dataflow id="664" from="data_read" to="add_ln55_4" fromId="55" toId="113">
</dataflow>
<dataflow id="665" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_6" fromId="546" toId="114">
</dataflow>
<dataflow id="666" from="add_ln55_4" to="trunc_ln55_6" fromId="113" toId="114">
</dataflow>
<dataflow id="667" from="StgValue_549" to="trunc_ln55_6" fromId="549" toId="114">
</dataflow>
<dataflow id="668" from="StgValue_551" to="trunc_ln55_6" fromId="551" toId="114">
</dataflow>
<dataflow id="669" from="trunc_ln55_6" to="sext_ln55_5" fromId="114" toId="115">
</dataflow>
<dataflow id="670" from="gmem" to="gmem_addr_9" fromId="471" toId="116">
</dataflow>
<dataflow id="671" from="sext_ln55_5" to="gmem_addr_9" fromId="115" toId="116">
</dataflow>
<dataflow id="672" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="567" toId="117">
</dataflow>
<dataflow id="673" from="gmem_addr" to="gmem_load_req" fromId="72" toId="117">
</dataflow>
<dataflow id="674" from="StgValue_474" to="gmem_load_req" fromId="474" toId="117">
</dataflow>
<dataflow id="675" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="567" toId="118">
</dataflow>
<dataflow id="676" from="gmem_addr_1" to="gmem_load_1_req" fromId="76" toId="118">
</dataflow>
<dataflow id="677" from="StgValue_474" to="gmem_load_1_req" fromId="474" toId="118">
</dataflow>
<dataflow id="678" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="567" toId="119">
</dataflow>
<dataflow id="679" from="gmem_addr_6" to="gmem_load_5_req" fromId="86" toId="119">
</dataflow>
<dataflow id="680" from="StgValue_474" to="gmem_load_5_req" fromId="474" toId="119">
</dataflow>
<dataflow id="681" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="567" toId="120">
</dataflow>
<dataflow id="682" from="gmem_addr_7" to="gmem_load_6_req" fromId="95" toId="120">
</dataflow>
<dataflow id="683" from="StgValue_474" to="gmem_load_6_req" fromId="474" toId="120">
</dataflow>
<dataflow id="684" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_7_req" fromId="567" toId="121">
</dataflow>
<dataflow id="685" from="gmem_addr_8" to="gmem_load_7_req" fromId="105" toId="121">
</dataflow>
<dataflow id="686" from="StgValue_474" to="gmem_load_7_req" fromId="474" toId="121">
</dataflow>
<dataflow id="687" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_8_req" fromId="567" toId="122">
</dataflow>
<dataflow id="688" from="gmem_addr_9" to="gmem_load_8_req" fromId="116" toId="122">
</dataflow>
<dataflow id="689" from="StgValue_474" to="gmem_load_8_req" fromId="474" toId="122">
</dataflow>
<dataflow id="690" from="_ssdm_op_BitConcatenate.i9.i3.i4.i2" to="zext_ln55_5_cast" fromId="656" toId="123">
</dataflow>
<dataflow id="692" from="StgValue_691" to="zext_ln55_5_cast" fromId="691" toId="123">
</dataflow>
<dataflow id="693" from="empty_23" to="zext_ln55_5_cast" fromId="66" toId="123">
</dataflow>
<dataflow id="694" from="StgValue_541" to="zext_ln55_5_cast" fromId="541" toId="123">
</dataflow>
<dataflow id="695" from="zext_ln55_5_cast" to="zext_ln55_4" fromId="123" toId="124">
</dataflow>
<dataflow id="696" from="zext_ln55_4" to="add_ln55_5" fromId="124" toId="125">
</dataflow>
<dataflow id="697" from="data_read" to="add_ln55_5" fromId="55" toId="125">
</dataflow>
<dataflow id="698" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_7" fromId="546" toId="126">
</dataflow>
<dataflow id="699" from="add_ln55_5" to="trunc_ln55_7" fromId="125" toId="126">
</dataflow>
<dataflow id="700" from="StgValue_549" to="trunc_ln55_7" fromId="549" toId="126">
</dataflow>
<dataflow id="701" from="StgValue_551" to="trunc_ln55_7" fromId="551" toId="126">
</dataflow>
<dataflow id="702" from="trunc_ln55_7" to="sext_ln55_6" fromId="126" toId="127">
</dataflow>
<dataflow id="703" from="gmem" to="gmem_addr_10" fromId="471" toId="128">
</dataflow>
<dataflow id="704" from="sext_ln55_6" to="gmem_addr_10" fromId="127" toId="128">
</dataflow>
<dataflow id="705" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="567" toId="129">
</dataflow>
<dataflow id="706" from="gmem_addr" to="gmem_load_req" fromId="72" toId="129">
</dataflow>
<dataflow id="707" from="StgValue_474" to="gmem_load_req" fromId="474" toId="129">
</dataflow>
<dataflow id="708" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="567" toId="130">
</dataflow>
<dataflow id="709" from="gmem_addr_1" to="gmem_load_1_req" fromId="76" toId="130">
</dataflow>
<dataflow id="710" from="StgValue_474" to="gmem_load_1_req" fromId="474" toId="130">
</dataflow>
<dataflow id="711" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="567" toId="131">
</dataflow>
<dataflow id="712" from="gmem_addr_6" to="gmem_load_5_req" fromId="86" toId="131">
</dataflow>
<dataflow id="713" from="StgValue_474" to="gmem_load_5_req" fromId="474" toId="131">
</dataflow>
<dataflow id="714" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="567" toId="132">
</dataflow>
<dataflow id="715" from="gmem_addr_7" to="gmem_load_6_req" fromId="95" toId="132">
</dataflow>
<dataflow id="716" from="StgValue_474" to="gmem_load_6_req" fromId="474" toId="132">
</dataflow>
<dataflow id="717" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_7_req" fromId="567" toId="133">
</dataflow>
<dataflow id="718" from="gmem_addr_8" to="gmem_load_7_req" fromId="105" toId="133">
</dataflow>
<dataflow id="719" from="StgValue_474" to="gmem_load_7_req" fromId="474" toId="133">
</dataflow>
<dataflow id="720" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_8_req" fromId="567" toId="134">
</dataflow>
<dataflow id="721" from="gmem_addr_9" to="gmem_load_8_req" fromId="116" toId="134">
</dataflow>
<dataflow id="722" from="StgValue_474" to="gmem_load_8_req" fromId="474" toId="134">
</dataflow>
<dataflow id="723" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_9_req" fromId="567" toId="135">
</dataflow>
<dataflow id="724" from="gmem_addr_10" to="gmem_load_9_req" fromId="128" toId="135">
</dataflow>
<dataflow id="725" from="StgValue_474" to="gmem_load_9_req" fromId="474" toId="135">
</dataflow>
<dataflow id="726" from="zext_ln55_2_cast" to="sext_ln55_18" fromId="90" toId="136">
</dataflow>
<dataflow id="727" from="sext_ln55_18" to="zext_ln55_5" fromId="136" toId="137">
</dataflow>
<dataflow id="728" from="zext_ln55_5" to="add_ln55_6" fromId="137" toId="138">
</dataflow>
<dataflow id="729" from="data_read" to="add_ln55_6" fromId="55" toId="138">
</dataflow>
<dataflow id="730" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_8" fromId="546" toId="139">
</dataflow>
<dataflow id="731" from="add_ln55_6" to="trunc_ln55_8" fromId="138" toId="139">
</dataflow>
<dataflow id="732" from="StgValue_549" to="trunc_ln55_8" fromId="549" toId="139">
</dataflow>
<dataflow id="733" from="StgValue_551" to="trunc_ln55_8" fromId="551" toId="139">
</dataflow>
<dataflow id="734" from="trunc_ln55_8" to="sext_ln55_7" fromId="139" toId="140">
</dataflow>
<dataflow id="735" from="gmem" to="gmem_addr_11" fromId="471" toId="141">
</dataflow>
<dataflow id="736" from="sext_ln55_7" to="gmem_addr_11" fromId="140" toId="141">
</dataflow>
<dataflow id="738" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="737" toId="142">
</dataflow>
<dataflow id="739" from="gmem_addr" to="gmem_addr_read" fromId="72" toId="142">
</dataflow>
<dataflow id="740" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="567" toId="143">
</dataflow>
<dataflow id="741" from="gmem_addr_1" to="gmem_load_1_req" fromId="76" toId="143">
</dataflow>
<dataflow id="742" from="StgValue_474" to="gmem_load_1_req" fromId="474" toId="143">
</dataflow>
<dataflow id="743" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="567" toId="144">
</dataflow>
<dataflow id="744" from="gmem_addr_6" to="gmem_load_5_req" fromId="86" toId="144">
</dataflow>
<dataflow id="745" from="StgValue_474" to="gmem_load_5_req" fromId="474" toId="144">
</dataflow>
<dataflow id="746" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="567" toId="145">
</dataflow>
<dataflow id="747" from="gmem_addr_7" to="gmem_load_6_req" fromId="95" toId="145">
</dataflow>
<dataflow id="748" from="StgValue_474" to="gmem_load_6_req" fromId="474" toId="145">
</dataflow>
<dataflow id="749" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_7_req" fromId="567" toId="146">
</dataflow>
<dataflow id="750" from="gmem_addr_8" to="gmem_load_7_req" fromId="105" toId="146">
</dataflow>
<dataflow id="751" from="StgValue_474" to="gmem_load_7_req" fromId="474" toId="146">
</dataflow>
<dataflow id="752" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_8_req" fromId="567" toId="147">
</dataflow>
<dataflow id="753" from="gmem_addr_9" to="gmem_load_8_req" fromId="116" toId="147">
</dataflow>
<dataflow id="754" from="StgValue_474" to="gmem_load_8_req" fromId="474" toId="147">
</dataflow>
<dataflow id="755" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_9_req" fromId="567" toId="148">
</dataflow>
<dataflow id="756" from="gmem_addr_10" to="gmem_load_9_req" fromId="128" toId="148">
</dataflow>
<dataflow id="757" from="StgValue_474" to="gmem_load_9_req" fromId="474" toId="148">
</dataflow>
<dataflow id="758" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_10_req" fromId="567" toId="149">
</dataflow>
<dataflow id="759" from="gmem_addr_11" to="gmem_load_10_req" fromId="141" toId="149">
</dataflow>
<dataflow id="760" from="StgValue_474" to="gmem_load_10_req" fromId="474" toId="149">
</dataflow>
<dataflow id="761" from="zext_ln55_1_cast" to="sext_ln55_19" fromId="81" toId="150">
</dataflow>
<dataflow id="762" from="sext_ln55_19" to="zext_ln55_6" fromId="150" toId="151">
</dataflow>
<dataflow id="763" from="zext_ln55_6" to="add_ln55_7" fromId="151" toId="152">
</dataflow>
<dataflow id="764" from="data_read" to="add_ln55_7" fromId="55" toId="152">
</dataflow>
<dataflow id="765" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_9" fromId="546" toId="153">
</dataflow>
<dataflow id="766" from="add_ln55_7" to="trunc_ln55_9" fromId="152" toId="153">
</dataflow>
<dataflow id="767" from="StgValue_549" to="trunc_ln55_9" fromId="549" toId="153">
</dataflow>
<dataflow id="768" from="StgValue_551" to="trunc_ln55_9" fromId="551" toId="153">
</dataflow>
<dataflow id="769" from="trunc_ln55_9" to="sext_ln55_8" fromId="153" toId="154">
</dataflow>
<dataflow id="770" from="gmem" to="gmem_addr_12" fromId="471" toId="155">
</dataflow>
<dataflow id="771" from="sext_ln55_8" to="gmem_addr_12" fromId="154" toId="155">
</dataflow>
<dataflow id="772" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_1_read" fromId="737" toId="156">
</dataflow>
<dataflow id="773" from="gmem_addr_1" to="gmem_addr_1_read" fromId="76" toId="156">
</dataflow>
<dataflow id="774" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="567" toId="157">
</dataflow>
<dataflow id="775" from="gmem_addr_6" to="gmem_load_5_req" fromId="86" toId="157">
</dataflow>
<dataflow id="776" from="StgValue_474" to="gmem_load_5_req" fromId="474" toId="157">
</dataflow>
<dataflow id="777" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="567" toId="158">
</dataflow>
<dataflow id="778" from="gmem_addr_7" to="gmem_load_6_req" fromId="95" toId="158">
</dataflow>
<dataflow id="779" from="StgValue_474" to="gmem_load_6_req" fromId="474" toId="158">
</dataflow>
<dataflow id="780" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_7_req" fromId="567" toId="159">
</dataflow>
<dataflow id="781" from="gmem_addr_8" to="gmem_load_7_req" fromId="105" toId="159">
</dataflow>
<dataflow id="782" from="StgValue_474" to="gmem_load_7_req" fromId="474" toId="159">
</dataflow>
<dataflow id="783" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_8_req" fromId="567" toId="160">
</dataflow>
<dataflow id="784" from="gmem_addr_9" to="gmem_load_8_req" fromId="116" toId="160">
</dataflow>
<dataflow id="785" from="StgValue_474" to="gmem_load_8_req" fromId="474" toId="160">
</dataflow>
<dataflow id="786" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_9_req" fromId="567" toId="161">
</dataflow>
<dataflow id="787" from="gmem_addr_10" to="gmem_load_9_req" fromId="128" toId="161">
</dataflow>
<dataflow id="788" from="StgValue_474" to="gmem_load_9_req" fromId="474" toId="161">
</dataflow>
<dataflow id="789" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_10_req" fromId="567" toId="162">
</dataflow>
<dataflow id="790" from="gmem_addr_11" to="gmem_load_10_req" fromId="141" toId="162">
</dataflow>
<dataflow id="791" from="StgValue_474" to="gmem_load_10_req" fromId="474" toId="162">
</dataflow>
<dataflow id="792" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_11_req" fromId="567" toId="163">
</dataflow>
<dataflow id="793" from="gmem_addr_12" to="gmem_load_11_req" fromId="155" toId="163">
</dataflow>
<dataflow id="794" from="StgValue_474" to="gmem_load_11_req" fromId="474" toId="163">
</dataflow>
<dataflow id="796" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="zext_ln55_8_cast" fromId="795" toId="164">
</dataflow>
<dataflow id="798" from="StgValue_797" to="zext_ln55_8_cast" fromId="797" toId="164">
</dataflow>
<dataflow id="799" from="empty_23" to="zext_ln55_8_cast" fromId="66" toId="164">
</dataflow>
<dataflow id="800" from="StgValue_541" to="zext_ln55_8_cast" fromId="541" toId="164">
</dataflow>
<dataflow id="801" from="zext_ln55_8_cast" to="zext_ln55_7" fromId="164" toId="165">
</dataflow>
<dataflow id="802" from="zext_ln55_7" to="add_ln55_8" fromId="165" toId="166">
</dataflow>
<dataflow id="803" from="data_read" to="add_ln55_8" fromId="55" toId="166">
</dataflow>
<dataflow id="804" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_s" fromId="546" toId="167">
</dataflow>
<dataflow id="805" from="add_ln55_8" to="trunc_ln55_s" fromId="166" toId="167">
</dataflow>
<dataflow id="806" from="StgValue_549" to="trunc_ln55_s" fromId="549" toId="167">
</dataflow>
<dataflow id="807" from="StgValue_551" to="trunc_ln55_s" fromId="551" toId="167">
</dataflow>
<dataflow id="808" from="trunc_ln55_s" to="sext_ln55_9" fromId="167" toId="168">
</dataflow>
<dataflow id="809" from="gmem" to="gmem_addr_13" fromId="471" toId="169">
</dataflow>
<dataflow id="810" from="sext_ln55_9" to="gmem_addr_13" fromId="168" toId="169">
</dataflow>
<dataflow id="811" from="gmem_addr_read" to="bitcast_ln55" fromId="142" toId="170">
</dataflow>
<dataflow id="812" from="gmem_addr_1_read" to="bitcast_ln55_1" fromId="156" toId="171">
</dataflow>
<dataflow id="813" from="bitcast_ln55" to="add6" fromId="170" toId="172">
</dataflow>
<dataflow id="814" from="bitcast_ln55_1" to="add6" fromId="171" toId="172">
</dataflow>
<dataflow id="815" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_6_read" fromId="737" toId="173">
</dataflow>
<dataflow id="816" from="gmem_addr_6" to="gmem_addr_6_read" fromId="86" toId="173">
</dataflow>
<dataflow id="817" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="567" toId="174">
</dataflow>
<dataflow id="818" from="gmem_addr_7" to="gmem_load_6_req" fromId="95" toId="174">
</dataflow>
<dataflow id="819" from="StgValue_474" to="gmem_load_6_req" fromId="474" toId="174">
</dataflow>
<dataflow id="820" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_7_req" fromId="567" toId="175">
</dataflow>
<dataflow id="821" from="gmem_addr_8" to="gmem_load_7_req" fromId="105" toId="175">
</dataflow>
<dataflow id="822" from="StgValue_474" to="gmem_load_7_req" fromId="474" toId="175">
</dataflow>
<dataflow id="823" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_8_req" fromId="567" toId="176">
</dataflow>
<dataflow id="824" from="gmem_addr_9" to="gmem_load_8_req" fromId="116" toId="176">
</dataflow>
<dataflow id="825" from="StgValue_474" to="gmem_load_8_req" fromId="474" toId="176">
</dataflow>
<dataflow id="826" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_9_req" fromId="567" toId="177">
</dataflow>
<dataflow id="827" from="gmem_addr_10" to="gmem_load_9_req" fromId="128" toId="177">
</dataflow>
<dataflow id="828" from="StgValue_474" to="gmem_load_9_req" fromId="474" toId="177">
</dataflow>
<dataflow id="829" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_10_req" fromId="567" toId="178">
</dataflow>
<dataflow id="830" from="gmem_addr_11" to="gmem_load_10_req" fromId="141" toId="178">
</dataflow>
<dataflow id="831" from="StgValue_474" to="gmem_load_10_req" fromId="474" toId="178">
</dataflow>
<dataflow id="832" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_11_req" fromId="567" toId="179">
</dataflow>
<dataflow id="833" from="gmem_addr_12" to="gmem_load_11_req" fromId="155" toId="179">
</dataflow>
<dataflow id="834" from="StgValue_474" to="gmem_load_11_req" fromId="474" toId="179">
</dataflow>
<dataflow id="835" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_12_req" fromId="567" toId="180">
</dataflow>
<dataflow id="836" from="gmem_addr_13" to="gmem_load_12_req" fromId="169" toId="180">
</dataflow>
<dataflow id="837" from="StgValue_474" to="gmem_load_12_req" fromId="474" toId="180">
</dataflow>
<dataflow id="838" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="zext_ln55_9_cast" fromId="795" toId="181">
</dataflow>
<dataflow id="840" from="StgValue_839" to="zext_ln55_9_cast" fromId="839" toId="181">
</dataflow>
<dataflow id="841" from="empty_23" to="zext_ln55_9_cast" fromId="66" toId="181">
</dataflow>
<dataflow id="842" from="StgValue_541" to="zext_ln55_9_cast" fromId="541" toId="181">
</dataflow>
<dataflow id="843" from="zext_ln55_9_cast" to="zext_ln55_8" fromId="181" toId="182">
</dataflow>
<dataflow id="844" from="zext_ln55_8" to="add_ln55_9" fromId="182" toId="183">
</dataflow>
<dataflow id="845" from="data_read" to="add_ln55_9" fromId="55" toId="183">
</dataflow>
<dataflow id="846" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_1" fromId="546" toId="184">
</dataflow>
<dataflow id="847" from="add_ln55_9" to="trunc_ln55_1" fromId="183" toId="184">
</dataflow>
<dataflow id="848" from="StgValue_549" to="trunc_ln55_1" fromId="549" toId="184">
</dataflow>
<dataflow id="849" from="StgValue_551" to="trunc_ln55_1" fromId="551" toId="184">
</dataflow>
<dataflow id="850" from="trunc_ln55_1" to="sext_ln55_10" fromId="184" toId="185">
</dataflow>
<dataflow id="851" from="gmem" to="gmem_addr_14" fromId="471" toId="186">
</dataflow>
<dataflow id="852" from="sext_ln55_10" to="gmem_addr_14" fromId="185" toId="186">
</dataflow>
<dataflow id="853" from="bitcast_ln55" to="add6" fromId="170" toId="187">
</dataflow>
<dataflow id="854" from="bitcast_ln55_1" to="add6" fromId="171" toId="187">
</dataflow>
<dataflow id="855" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_7_read" fromId="737" toId="188">
</dataflow>
<dataflow id="856" from="gmem_addr_7" to="gmem_addr_7_read" fromId="95" toId="188">
</dataflow>
<dataflow id="857" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_7_req" fromId="567" toId="189">
</dataflow>
<dataflow id="858" from="gmem_addr_8" to="gmem_load_7_req" fromId="105" toId="189">
</dataflow>
<dataflow id="859" from="StgValue_474" to="gmem_load_7_req" fromId="474" toId="189">
</dataflow>
<dataflow id="860" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_8_req" fromId="567" toId="190">
</dataflow>
<dataflow id="861" from="gmem_addr_9" to="gmem_load_8_req" fromId="116" toId="190">
</dataflow>
<dataflow id="862" from="StgValue_474" to="gmem_load_8_req" fromId="474" toId="190">
</dataflow>
<dataflow id="863" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_9_req" fromId="567" toId="191">
</dataflow>
<dataflow id="864" from="gmem_addr_10" to="gmem_load_9_req" fromId="128" toId="191">
</dataflow>
<dataflow id="865" from="StgValue_474" to="gmem_load_9_req" fromId="474" toId="191">
</dataflow>
<dataflow id="866" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_10_req" fromId="567" toId="192">
</dataflow>
<dataflow id="867" from="gmem_addr_11" to="gmem_load_10_req" fromId="141" toId="192">
</dataflow>
<dataflow id="868" from="StgValue_474" to="gmem_load_10_req" fromId="474" toId="192">
</dataflow>
<dataflow id="869" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_11_req" fromId="567" toId="193">
</dataflow>
<dataflow id="870" from="gmem_addr_12" to="gmem_load_11_req" fromId="155" toId="193">
</dataflow>
<dataflow id="871" from="StgValue_474" to="gmem_load_11_req" fromId="474" toId="193">
</dataflow>
<dataflow id="872" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_12_req" fromId="567" toId="194">
</dataflow>
<dataflow id="873" from="gmem_addr_13" to="gmem_load_12_req" fromId="169" toId="194">
</dataflow>
<dataflow id="874" from="StgValue_474" to="gmem_load_12_req" fromId="474" toId="194">
</dataflow>
<dataflow id="875" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_13_req" fromId="567" toId="195">
</dataflow>
<dataflow id="876" from="gmem_addr_14" to="gmem_load_13_req" fromId="186" toId="195">
</dataflow>
<dataflow id="877" from="StgValue_474" to="gmem_load_13_req" fromId="474" toId="195">
</dataflow>
<dataflow id="878" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="zext_ln55_10_cast" fromId="795" toId="196">
</dataflow>
<dataflow id="880" from="StgValue_879" to="zext_ln55_10_cast" fromId="879" toId="196">
</dataflow>
<dataflow id="881" from="empty_23" to="zext_ln55_10_cast" fromId="66" toId="196">
</dataflow>
<dataflow id="882" from="StgValue_541" to="zext_ln55_10_cast" fromId="541" toId="196">
</dataflow>
<dataflow id="883" from="zext_ln55_10_cast" to="zext_ln55_9" fromId="196" toId="197">
</dataflow>
<dataflow id="884" from="zext_ln55_9" to="add_ln55_10" fromId="197" toId="198">
</dataflow>
<dataflow id="885" from="data_read" to="add_ln55_10" fromId="55" toId="198">
</dataflow>
<dataflow id="886" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_10" fromId="546" toId="199">
</dataflow>
<dataflow id="887" from="add_ln55_10" to="trunc_ln55_10" fromId="198" toId="199">
</dataflow>
<dataflow id="888" from="StgValue_549" to="trunc_ln55_10" fromId="549" toId="199">
</dataflow>
<dataflow id="889" from="StgValue_551" to="trunc_ln55_10" fromId="551" toId="199">
</dataflow>
<dataflow id="890" from="trunc_ln55_10" to="sext_ln55_11" fromId="199" toId="200">
</dataflow>
<dataflow id="891" from="gmem" to="gmem_addr_15" fromId="471" toId="201">
</dataflow>
<dataflow id="892" from="sext_ln55_11" to="gmem_addr_15" fromId="200" toId="201">
</dataflow>
<dataflow id="893" from="gmem_addr_6_read" to="bitcast_ln55_2" fromId="173" toId="202">
</dataflow>
<dataflow id="894" from="add6" to="add6_1" fromId="187" toId="203">
</dataflow>
<dataflow id="895" from="bitcast_ln55_2" to="add6_1" fromId="202" toId="203">
</dataflow>
<dataflow id="896" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_8_read" fromId="737" toId="204">
</dataflow>
<dataflow id="897" from="gmem_addr_8" to="gmem_addr_8_read" fromId="105" toId="204">
</dataflow>
<dataflow id="898" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_8_req" fromId="567" toId="205">
</dataflow>
<dataflow id="899" from="gmem_addr_9" to="gmem_load_8_req" fromId="116" toId="205">
</dataflow>
<dataflow id="900" from="StgValue_474" to="gmem_load_8_req" fromId="474" toId="205">
</dataflow>
<dataflow id="901" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_9_req" fromId="567" toId="206">
</dataflow>
<dataflow id="902" from="gmem_addr_10" to="gmem_load_9_req" fromId="128" toId="206">
</dataflow>
<dataflow id="903" from="StgValue_474" to="gmem_load_9_req" fromId="474" toId="206">
</dataflow>
<dataflow id="904" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_10_req" fromId="567" toId="207">
</dataflow>
<dataflow id="905" from="gmem_addr_11" to="gmem_load_10_req" fromId="141" toId="207">
</dataflow>
<dataflow id="906" from="StgValue_474" to="gmem_load_10_req" fromId="474" toId="207">
</dataflow>
<dataflow id="907" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_11_req" fromId="567" toId="208">
</dataflow>
<dataflow id="908" from="gmem_addr_12" to="gmem_load_11_req" fromId="155" toId="208">
</dataflow>
<dataflow id="909" from="StgValue_474" to="gmem_load_11_req" fromId="474" toId="208">
</dataflow>
<dataflow id="910" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_12_req" fromId="567" toId="209">
</dataflow>
<dataflow id="911" from="gmem_addr_13" to="gmem_load_12_req" fromId="169" toId="209">
</dataflow>
<dataflow id="912" from="StgValue_474" to="gmem_load_12_req" fromId="474" toId="209">
</dataflow>
<dataflow id="913" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_13_req" fromId="567" toId="210">
</dataflow>
<dataflow id="914" from="gmem_addr_14" to="gmem_load_13_req" fromId="186" toId="210">
</dataflow>
<dataflow id="915" from="StgValue_474" to="gmem_load_13_req" fromId="474" toId="210">
</dataflow>
<dataflow id="916" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_14_req" fromId="567" toId="211">
</dataflow>
<dataflow id="917" from="gmem_addr_15" to="gmem_load_14_req" fromId="201" toId="211">
</dataflow>
<dataflow id="918" from="StgValue_474" to="gmem_load_14_req" fromId="474" toId="211">
</dataflow>
<dataflow id="919" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="zext_ln55_11_cast" fromId="795" toId="212">
</dataflow>
<dataflow id="921" from="StgValue_920" to="zext_ln55_11_cast" fromId="920" toId="212">
</dataflow>
<dataflow id="922" from="empty_23" to="zext_ln55_11_cast" fromId="66" toId="212">
</dataflow>
<dataflow id="923" from="StgValue_541" to="zext_ln55_11_cast" fromId="541" toId="212">
</dataflow>
<dataflow id="924" from="zext_ln55_11_cast" to="zext_ln55_10" fromId="212" toId="213">
</dataflow>
<dataflow id="925" from="zext_ln55_10" to="add_ln55_11" fromId="213" toId="214">
</dataflow>
<dataflow id="926" from="data_read" to="add_ln55_11" fromId="55" toId="214">
</dataflow>
<dataflow id="927" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_11" fromId="546" toId="215">
</dataflow>
<dataflow id="928" from="add_ln55_11" to="trunc_ln55_11" fromId="214" toId="215">
</dataflow>
<dataflow id="929" from="StgValue_549" to="trunc_ln55_11" fromId="549" toId="215">
</dataflow>
<dataflow id="930" from="StgValue_551" to="trunc_ln55_11" fromId="551" toId="215">
</dataflow>
<dataflow id="931" from="trunc_ln55_11" to="sext_ln55_12" fromId="215" toId="216">
</dataflow>
<dataflow id="932" from="gmem" to="gmem_addr_16" fromId="471" toId="217">
</dataflow>
<dataflow id="933" from="sext_ln55_12" to="gmem_addr_16" fromId="216" toId="217">
</dataflow>
<dataflow id="934" from="add6" to="add6_1" fromId="187" toId="218">
</dataflow>
<dataflow id="935" from="bitcast_ln55_2" to="add6_1" fromId="202" toId="218">
</dataflow>
<dataflow id="936" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_9_read" fromId="737" toId="219">
</dataflow>
<dataflow id="937" from="gmem_addr_9" to="gmem_addr_9_read" fromId="116" toId="219">
</dataflow>
<dataflow id="938" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_9_req" fromId="567" toId="220">
</dataflow>
<dataflow id="939" from="gmem_addr_10" to="gmem_load_9_req" fromId="128" toId="220">
</dataflow>
<dataflow id="940" from="StgValue_474" to="gmem_load_9_req" fromId="474" toId="220">
</dataflow>
<dataflow id="941" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_10_req" fromId="567" toId="221">
</dataflow>
<dataflow id="942" from="gmem_addr_11" to="gmem_load_10_req" fromId="141" toId="221">
</dataflow>
<dataflow id="943" from="StgValue_474" to="gmem_load_10_req" fromId="474" toId="221">
</dataflow>
<dataflow id="944" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_11_req" fromId="567" toId="222">
</dataflow>
<dataflow id="945" from="gmem_addr_12" to="gmem_load_11_req" fromId="155" toId="222">
</dataflow>
<dataflow id="946" from="StgValue_474" to="gmem_load_11_req" fromId="474" toId="222">
</dataflow>
<dataflow id="947" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_12_req" fromId="567" toId="223">
</dataflow>
<dataflow id="948" from="gmem_addr_13" to="gmem_load_12_req" fromId="169" toId="223">
</dataflow>
<dataflow id="949" from="StgValue_474" to="gmem_load_12_req" fromId="474" toId="223">
</dataflow>
<dataflow id="950" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_13_req" fromId="567" toId="224">
</dataflow>
<dataflow id="951" from="gmem_addr_14" to="gmem_load_13_req" fromId="186" toId="224">
</dataflow>
<dataflow id="952" from="StgValue_474" to="gmem_load_13_req" fromId="474" toId="224">
</dataflow>
<dataflow id="953" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_14_req" fromId="567" toId="225">
</dataflow>
<dataflow id="954" from="gmem_addr_15" to="gmem_load_14_req" fromId="201" toId="225">
</dataflow>
<dataflow id="955" from="StgValue_474" to="gmem_load_14_req" fromId="474" toId="225">
</dataflow>
<dataflow id="956" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="567" toId="226">
</dataflow>
<dataflow id="957" from="gmem_addr_16" to="gmem_load_15_req" fromId="217" toId="226">
</dataflow>
<dataflow id="958" from="StgValue_474" to="gmem_load_15_req" fromId="474" toId="226">
</dataflow>
<dataflow id="959" from="zext_ln55_4_cast" to="sext_ln55_20" fromId="111" toId="227">
</dataflow>
<dataflow id="960" from="sext_ln55_20" to="zext_ln55_11" fromId="227" toId="228">
</dataflow>
<dataflow id="961" from="zext_ln55_11" to="add_ln55_12" fromId="228" toId="229">
</dataflow>
<dataflow id="962" from="data_read" to="add_ln55_12" fromId="55" toId="229">
</dataflow>
<dataflow id="963" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_12" fromId="546" toId="230">
</dataflow>
<dataflow id="964" from="add_ln55_12" to="trunc_ln55_12" fromId="229" toId="230">
</dataflow>
<dataflow id="965" from="StgValue_549" to="trunc_ln55_12" fromId="549" toId="230">
</dataflow>
<dataflow id="966" from="StgValue_551" to="trunc_ln55_12" fromId="551" toId="230">
</dataflow>
<dataflow id="967" from="trunc_ln55_12" to="sext_ln55_13" fromId="230" toId="231">
</dataflow>
<dataflow id="968" from="gmem" to="gmem_addr_17" fromId="471" toId="232">
</dataflow>
<dataflow id="969" from="sext_ln55_13" to="gmem_addr_17" fromId="231" toId="232">
</dataflow>
<dataflow id="970" from="gmem_addr_7_read" to="bitcast_ln55_3" fromId="188" toId="233">
</dataflow>
<dataflow id="971" from="add6_1" to="add6_2" fromId="218" toId="234">
</dataflow>
<dataflow id="972" from="bitcast_ln55_3" to="add6_2" fromId="233" toId="234">
</dataflow>
<dataflow id="973" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_10_read" fromId="737" toId="235">
</dataflow>
<dataflow id="974" from="gmem_addr_10" to="gmem_addr_10_read" fromId="128" toId="235">
</dataflow>
<dataflow id="975" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_10_req" fromId="567" toId="236">
</dataflow>
<dataflow id="976" from="gmem_addr_11" to="gmem_load_10_req" fromId="141" toId="236">
</dataflow>
<dataflow id="977" from="StgValue_474" to="gmem_load_10_req" fromId="474" toId="236">
</dataflow>
<dataflow id="978" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_11_req" fromId="567" toId="237">
</dataflow>
<dataflow id="979" from="gmem_addr_12" to="gmem_load_11_req" fromId="155" toId="237">
</dataflow>
<dataflow id="980" from="StgValue_474" to="gmem_load_11_req" fromId="474" toId="237">
</dataflow>
<dataflow id="981" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_12_req" fromId="567" toId="238">
</dataflow>
<dataflow id="982" from="gmem_addr_13" to="gmem_load_12_req" fromId="169" toId="238">
</dataflow>
<dataflow id="983" from="StgValue_474" to="gmem_load_12_req" fromId="474" toId="238">
</dataflow>
<dataflow id="984" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_13_req" fromId="567" toId="239">
</dataflow>
<dataflow id="985" from="gmem_addr_14" to="gmem_load_13_req" fromId="186" toId="239">
</dataflow>
<dataflow id="986" from="StgValue_474" to="gmem_load_13_req" fromId="474" toId="239">
</dataflow>
<dataflow id="987" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_14_req" fromId="567" toId="240">
</dataflow>
<dataflow id="988" from="gmem_addr_15" to="gmem_load_14_req" fromId="201" toId="240">
</dataflow>
<dataflow id="989" from="StgValue_474" to="gmem_load_14_req" fromId="474" toId="240">
</dataflow>
<dataflow id="990" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="567" toId="241">
</dataflow>
<dataflow id="991" from="gmem_addr_16" to="gmem_load_15_req" fromId="217" toId="241">
</dataflow>
<dataflow id="992" from="StgValue_474" to="gmem_load_15_req" fromId="474" toId="241">
</dataflow>
<dataflow id="993" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_16_req" fromId="567" toId="242">
</dataflow>
<dataflow id="994" from="gmem_addr_17" to="gmem_load_16_req" fromId="232" toId="242">
</dataflow>
<dataflow id="995" from="StgValue_474" to="gmem_load_16_req" fromId="474" toId="242">
</dataflow>
<dataflow id="996" from="zext_ln55_5_cast" to="sext_ln55_21" fromId="123" toId="243">
</dataflow>
<dataflow id="997" from="sext_ln55_21" to="zext_ln55_12" fromId="243" toId="244">
</dataflow>
<dataflow id="998" from="zext_ln55_12" to="add_ln55_13" fromId="244" toId="245">
</dataflow>
<dataflow id="999" from="data_read" to="add_ln55_13" fromId="55" toId="245">
</dataflow>
<dataflow id="1000" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_13" fromId="546" toId="246">
</dataflow>
<dataflow id="1001" from="add_ln55_13" to="trunc_ln55_13" fromId="245" toId="246">
</dataflow>
<dataflow id="1002" from="StgValue_549" to="trunc_ln55_13" fromId="549" toId="246">
</dataflow>
<dataflow id="1003" from="StgValue_551" to="trunc_ln55_13" fromId="551" toId="246">
</dataflow>
<dataflow id="1004" from="trunc_ln55_13" to="sext_ln55_14" fromId="246" toId="247">
</dataflow>
<dataflow id="1005" from="gmem" to="gmem_addr_18" fromId="471" toId="248">
</dataflow>
<dataflow id="1006" from="sext_ln55_14" to="gmem_addr_18" fromId="247" toId="248">
</dataflow>
<dataflow id="1007" from="add6_1" to="add6_2" fromId="218" toId="249">
</dataflow>
<dataflow id="1008" from="bitcast_ln55_3" to="add6_2" fromId="233" toId="249">
</dataflow>
<dataflow id="1009" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_11_read" fromId="737" toId="250">
</dataflow>
<dataflow id="1010" from="gmem_addr_11" to="gmem_addr_11_read" fromId="141" toId="250">
</dataflow>
<dataflow id="1011" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_11_req" fromId="567" toId="251">
</dataflow>
<dataflow id="1012" from="gmem_addr_12" to="gmem_load_11_req" fromId="155" toId="251">
</dataflow>
<dataflow id="1013" from="StgValue_474" to="gmem_load_11_req" fromId="474" toId="251">
</dataflow>
<dataflow id="1014" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_12_req" fromId="567" toId="252">
</dataflow>
<dataflow id="1015" from="gmem_addr_13" to="gmem_load_12_req" fromId="169" toId="252">
</dataflow>
<dataflow id="1016" from="StgValue_474" to="gmem_load_12_req" fromId="474" toId="252">
</dataflow>
<dataflow id="1017" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_13_req" fromId="567" toId="253">
</dataflow>
<dataflow id="1018" from="gmem_addr_14" to="gmem_load_13_req" fromId="186" toId="253">
</dataflow>
<dataflow id="1019" from="StgValue_474" to="gmem_load_13_req" fromId="474" toId="253">
</dataflow>
<dataflow id="1020" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_14_req" fromId="567" toId="254">
</dataflow>
<dataflow id="1021" from="gmem_addr_15" to="gmem_load_14_req" fromId="201" toId="254">
</dataflow>
<dataflow id="1022" from="StgValue_474" to="gmem_load_14_req" fromId="474" toId="254">
</dataflow>
<dataflow id="1023" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="567" toId="255">
</dataflow>
<dataflow id="1024" from="gmem_addr_16" to="gmem_load_15_req" fromId="217" toId="255">
</dataflow>
<dataflow id="1025" from="StgValue_474" to="gmem_load_15_req" fromId="474" toId="255">
</dataflow>
<dataflow id="1026" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_16_req" fromId="567" toId="256">
</dataflow>
<dataflow id="1027" from="gmem_addr_17" to="gmem_load_16_req" fromId="232" toId="256">
</dataflow>
<dataflow id="1028" from="StgValue_474" to="gmem_load_16_req" fromId="474" toId="256">
</dataflow>
<dataflow id="1029" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_17_req" fromId="567" toId="257">
</dataflow>
<dataflow id="1030" from="gmem_addr_18" to="gmem_load_17_req" fromId="248" toId="257">
</dataflow>
<dataflow id="1031" from="StgValue_474" to="gmem_load_17_req" fromId="474" toId="257">
</dataflow>
<dataflow id="1032" from="zext_ln55_2_cast" to="sext_ln55_22" fromId="90" toId="258">
</dataflow>
<dataflow id="1033" from="sext_ln55_22" to="zext_ln55_13" fromId="258" toId="259">
</dataflow>
<dataflow id="1034" from="zext_ln55_13" to="add_ln55_14" fromId="259" toId="260">
</dataflow>
<dataflow id="1035" from="data_read" to="add_ln55_14" fromId="55" toId="260">
</dataflow>
<dataflow id="1036" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_14" fromId="546" toId="261">
</dataflow>
<dataflow id="1037" from="add_ln55_14" to="trunc_ln55_14" fromId="260" toId="261">
</dataflow>
<dataflow id="1038" from="StgValue_549" to="trunc_ln55_14" fromId="549" toId="261">
</dataflow>
<dataflow id="1039" from="StgValue_551" to="trunc_ln55_14" fromId="551" toId="261">
</dataflow>
<dataflow id="1040" from="trunc_ln55_14" to="sext_ln55_15" fromId="261" toId="262">
</dataflow>
<dataflow id="1041" from="gmem" to="gmem_addr_19" fromId="471" toId="263">
</dataflow>
<dataflow id="1042" from="sext_ln55_15" to="gmem_addr_19" fromId="262" toId="263">
</dataflow>
<dataflow id="1043" from="gmem_addr_8_read" to="bitcast_ln55_4" fromId="204" toId="264">
</dataflow>
<dataflow id="1044" from="add6_2" to="add6_3" fromId="249" toId="265">
</dataflow>
<dataflow id="1045" from="bitcast_ln55_4" to="add6_3" fromId="264" toId="265">
</dataflow>
<dataflow id="1046" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_12_read" fromId="737" toId="266">
</dataflow>
<dataflow id="1047" from="gmem_addr_12" to="gmem_addr_12_read" fromId="155" toId="266">
</dataflow>
<dataflow id="1048" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_12_req" fromId="567" toId="267">
</dataflow>
<dataflow id="1049" from="gmem_addr_13" to="gmem_load_12_req" fromId="169" toId="267">
</dataflow>
<dataflow id="1050" from="StgValue_474" to="gmem_load_12_req" fromId="474" toId="267">
</dataflow>
<dataflow id="1051" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_13_req" fromId="567" toId="268">
</dataflow>
<dataflow id="1052" from="gmem_addr_14" to="gmem_load_13_req" fromId="186" toId="268">
</dataflow>
<dataflow id="1053" from="StgValue_474" to="gmem_load_13_req" fromId="474" toId="268">
</dataflow>
<dataflow id="1054" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_14_req" fromId="567" toId="269">
</dataflow>
<dataflow id="1055" from="gmem_addr_15" to="gmem_load_14_req" fromId="201" toId="269">
</dataflow>
<dataflow id="1056" from="StgValue_474" to="gmem_load_14_req" fromId="474" toId="269">
</dataflow>
<dataflow id="1057" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="567" toId="270">
</dataflow>
<dataflow id="1058" from="gmem_addr_16" to="gmem_load_15_req" fromId="217" toId="270">
</dataflow>
<dataflow id="1059" from="StgValue_474" to="gmem_load_15_req" fromId="474" toId="270">
</dataflow>
<dataflow id="1060" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_16_req" fromId="567" toId="271">
</dataflow>
<dataflow id="1061" from="gmem_addr_17" to="gmem_load_16_req" fromId="232" toId="271">
</dataflow>
<dataflow id="1062" from="StgValue_474" to="gmem_load_16_req" fromId="474" toId="271">
</dataflow>
<dataflow id="1063" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_17_req" fromId="567" toId="272">
</dataflow>
<dataflow id="1064" from="gmem_addr_18" to="gmem_load_17_req" fromId="248" toId="272">
</dataflow>
<dataflow id="1065" from="StgValue_474" to="gmem_load_17_req" fromId="474" toId="272">
</dataflow>
<dataflow id="1066" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_18_req" fromId="567" toId="273">
</dataflow>
<dataflow id="1067" from="gmem_addr_19" to="gmem_load_18_req" fromId="263" toId="273">
</dataflow>
<dataflow id="1068" from="StgValue_474" to="gmem_load_18_req" fromId="474" toId="273">
</dataflow>
<dataflow id="1069" from="zext_ln55_1_cast" to="sext_ln55_23" fromId="81" toId="274">
</dataflow>
<dataflow id="1070" from="sext_ln55_23" to="zext_ln55_14" fromId="274" toId="275">
</dataflow>
<dataflow id="1071" from="zext_ln55_14" to="add_ln55_15" fromId="275" toId="276">
</dataflow>
<dataflow id="1072" from="data_read" to="add_ln55_15" fromId="55" toId="276">
</dataflow>
<dataflow id="1073" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_15" fromId="546" toId="277">
</dataflow>
<dataflow id="1074" from="add_ln55_15" to="trunc_ln55_15" fromId="276" toId="277">
</dataflow>
<dataflow id="1075" from="StgValue_549" to="trunc_ln55_15" fromId="549" toId="277">
</dataflow>
<dataflow id="1076" from="StgValue_551" to="trunc_ln55_15" fromId="551" toId="277">
</dataflow>
<dataflow id="1077" from="trunc_ln55_15" to="sext_ln55_16" fromId="277" toId="278">
</dataflow>
<dataflow id="1078" from="gmem" to="gmem_addr_20" fromId="471" toId="279">
</dataflow>
<dataflow id="1079" from="sext_ln55_16" to="gmem_addr_20" fromId="278" toId="279">
</dataflow>
<dataflow id="1080" from="add6_2" to="add6_3" fromId="249" toId="280">
</dataflow>
<dataflow id="1081" from="bitcast_ln55_4" to="add6_3" fromId="264" toId="280">
</dataflow>
<dataflow id="1082" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_13_read" fromId="737" toId="281">
</dataflow>
<dataflow id="1083" from="gmem_addr_13" to="gmem_addr_13_read" fromId="169" toId="281">
</dataflow>
<dataflow id="1084" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_13_req" fromId="567" toId="282">
</dataflow>
<dataflow id="1085" from="gmem_addr_14" to="gmem_load_13_req" fromId="186" toId="282">
</dataflow>
<dataflow id="1086" from="StgValue_474" to="gmem_load_13_req" fromId="474" toId="282">
</dataflow>
<dataflow id="1087" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_14_req" fromId="567" toId="283">
</dataflow>
<dataflow id="1088" from="gmem_addr_15" to="gmem_load_14_req" fromId="201" toId="283">
</dataflow>
<dataflow id="1089" from="StgValue_474" to="gmem_load_14_req" fromId="474" toId="283">
</dataflow>
<dataflow id="1090" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="567" toId="284">
</dataflow>
<dataflow id="1091" from="gmem_addr_16" to="gmem_load_15_req" fromId="217" toId="284">
</dataflow>
<dataflow id="1092" from="StgValue_474" to="gmem_load_15_req" fromId="474" toId="284">
</dataflow>
<dataflow id="1093" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_16_req" fromId="567" toId="285">
</dataflow>
<dataflow id="1094" from="gmem_addr_17" to="gmem_load_16_req" fromId="232" toId="285">
</dataflow>
<dataflow id="1095" from="StgValue_474" to="gmem_load_16_req" fromId="474" toId="285">
</dataflow>
<dataflow id="1096" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_17_req" fromId="567" toId="286">
</dataflow>
<dataflow id="1097" from="gmem_addr_18" to="gmem_load_17_req" fromId="248" toId="286">
</dataflow>
<dataflow id="1098" from="StgValue_474" to="gmem_load_17_req" fromId="474" toId="286">
</dataflow>
<dataflow id="1099" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_18_req" fromId="567" toId="287">
</dataflow>
<dataflow id="1100" from="gmem_addr_19" to="gmem_load_18_req" fromId="263" toId="287">
</dataflow>
<dataflow id="1101" from="StgValue_474" to="gmem_load_18_req" fromId="474" toId="287">
</dataflow>
<dataflow id="1102" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_19_req" fromId="567" toId="288">
</dataflow>
<dataflow id="1103" from="gmem_addr_20" to="gmem_load_19_req" fromId="279" toId="288">
</dataflow>
<dataflow id="1104" from="StgValue_474" to="gmem_load_19_req" fromId="474" toId="288">
</dataflow>
<dataflow id="1105" from="gmem_addr_9_read" to="bitcast_ln55_5" fromId="219" toId="289">
</dataflow>
<dataflow id="1106" from="add6_3" to="add6_4" fromId="280" toId="290">
</dataflow>
<dataflow id="1107" from="bitcast_ln55_5" to="add6_4" fromId="289" toId="290">
</dataflow>
<dataflow id="1108" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_14_read" fromId="737" toId="291">
</dataflow>
<dataflow id="1109" from="gmem_addr_14" to="gmem_addr_14_read" fromId="186" toId="291">
</dataflow>
<dataflow id="1110" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_14_req" fromId="567" toId="292">
</dataflow>
<dataflow id="1111" from="gmem_addr_15" to="gmem_load_14_req" fromId="201" toId="292">
</dataflow>
<dataflow id="1112" from="StgValue_474" to="gmem_load_14_req" fromId="474" toId="292">
</dataflow>
<dataflow id="1113" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="567" toId="293">
</dataflow>
<dataflow id="1114" from="gmem_addr_16" to="gmem_load_15_req" fromId="217" toId="293">
</dataflow>
<dataflow id="1115" from="StgValue_474" to="gmem_load_15_req" fromId="474" toId="293">
</dataflow>
<dataflow id="1116" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_16_req" fromId="567" toId="294">
</dataflow>
<dataflow id="1117" from="gmem_addr_17" to="gmem_load_16_req" fromId="232" toId="294">
</dataflow>
<dataflow id="1118" from="StgValue_474" to="gmem_load_16_req" fromId="474" toId="294">
</dataflow>
<dataflow id="1119" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_17_req" fromId="567" toId="295">
</dataflow>
<dataflow id="1120" from="gmem_addr_18" to="gmem_load_17_req" fromId="248" toId="295">
</dataflow>
<dataflow id="1121" from="StgValue_474" to="gmem_load_17_req" fromId="474" toId="295">
</dataflow>
<dataflow id="1122" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_18_req" fromId="567" toId="296">
</dataflow>
<dataflow id="1123" from="gmem_addr_19" to="gmem_load_18_req" fromId="263" toId="296">
</dataflow>
<dataflow id="1124" from="StgValue_474" to="gmem_load_18_req" fromId="474" toId="296">
</dataflow>
<dataflow id="1125" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_19_req" fromId="567" toId="297">
</dataflow>
<dataflow id="1126" from="gmem_addr_20" to="gmem_load_19_req" fromId="279" toId="297">
</dataflow>
<dataflow id="1127" from="StgValue_474" to="gmem_load_19_req" fromId="474" toId="297">
</dataflow>
<dataflow id="1128" from="add6_3" to="add6_4" fromId="280" toId="298">
</dataflow>
<dataflow id="1129" from="bitcast_ln55_5" to="add6_4" fromId="289" toId="298">
</dataflow>
<dataflow id="1130" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_15_read" fromId="737" toId="299">
</dataflow>
<dataflow id="1131" from="gmem_addr_15" to="gmem_addr_15_read" fromId="201" toId="299">
</dataflow>
<dataflow id="1132" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="567" toId="300">
</dataflow>
<dataflow id="1133" from="gmem_addr_16" to="gmem_load_15_req" fromId="217" toId="300">
</dataflow>
<dataflow id="1134" from="StgValue_474" to="gmem_load_15_req" fromId="474" toId="300">
</dataflow>
<dataflow id="1135" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_16_req" fromId="567" toId="301">
</dataflow>
<dataflow id="1136" from="gmem_addr_17" to="gmem_load_16_req" fromId="232" toId="301">
</dataflow>
<dataflow id="1137" from="StgValue_474" to="gmem_load_16_req" fromId="474" toId="301">
</dataflow>
<dataflow id="1138" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_17_req" fromId="567" toId="302">
</dataflow>
<dataflow id="1139" from="gmem_addr_18" to="gmem_load_17_req" fromId="248" toId="302">
</dataflow>
<dataflow id="1140" from="StgValue_474" to="gmem_load_17_req" fromId="474" toId="302">
</dataflow>
<dataflow id="1141" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_18_req" fromId="567" toId="303">
</dataflow>
<dataflow id="1142" from="gmem_addr_19" to="gmem_load_18_req" fromId="263" toId="303">
</dataflow>
<dataflow id="1143" from="StgValue_474" to="gmem_load_18_req" fromId="474" toId="303">
</dataflow>
<dataflow id="1144" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_19_req" fromId="567" toId="304">
</dataflow>
<dataflow id="1145" from="gmem_addr_20" to="gmem_load_19_req" fromId="279" toId="304">
</dataflow>
<dataflow id="1146" from="StgValue_474" to="gmem_load_19_req" fromId="474" toId="304">
</dataflow>
<dataflow id="1147" from="gmem_addr_10_read" to="bitcast_ln55_6" fromId="235" toId="305">
</dataflow>
<dataflow id="1148" from="add6_4" to="add6_5" fromId="298" toId="306">
</dataflow>
<dataflow id="1149" from="bitcast_ln55_6" to="add6_5" fromId="305" toId="306">
</dataflow>
<dataflow id="1150" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_16_read" fromId="737" toId="307">
</dataflow>
<dataflow id="1151" from="gmem_addr_16" to="gmem_addr_16_read" fromId="217" toId="307">
</dataflow>
<dataflow id="1152" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_16_req" fromId="567" toId="308">
</dataflow>
<dataflow id="1153" from="gmem_addr_17" to="gmem_load_16_req" fromId="232" toId="308">
</dataflow>
<dataflow id="1154" from="StgValue_474" to="gmem_load_16_req" fromId="474" toId="308">
</dataflow>
<dataflow id="1155" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_17_req" fromId="567" toId="309">
</dataflow>
<dataflow id="1156" from="gmem_addr_18" to="gmem_load_17_req" fromId="248" toId="309">
</dataflow>
<dataflow id="1157" from="StgValue_474" to="gmem_load_17_req" fromId="474" toId="309">
</dataflow>
<dataflow id="1158" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_18_req" fromId="567" toId="310">
</dataflow>
<dataflow id="1159" from="gmem_addr_19" to="gmem_load_18_req" fromId="263" toId="310">
</dataflow>
<dataflow id="1160" from="StgValue_474" to="gmem_load_18_req" fromId="474" toId="310">
</dataflow>
<dataflow id="1161" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_19_req" fromId="567" toId="311">
</dataflow>
<dataflow id="1162" from="gmem_addr_20" to="gmem_load_19_req" fromId="279" toId="311">
</dataflow>
<dataflow id="1163" from="StgValue_474" to="gmem_load_19_req" fromId="474" toId="311">
</dataflow>
<dataflow id="1164" from="add6_4" to="add6_5" fromId="298" toId="312">
</dataflow>
<dataflow id="1165" from="bitcast_ln55_6" to="add6_5" fromId="305" toId="312">
</dataflow>
<dataflow id="1166" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_17_read" fromId="737" toId="313">
</dataflow>
<dataflow id="1167" from="gmem_addr_17" to="gmem_addr_17_read" fromId="232" toId="313">
</dataflow>
<dataflow id="1168" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_17_req" fromId="567" toId="314">
</dataflow>
<dataflow id="1169" from="gmem_addr_18" to="gmem_load_17_req" fromId="248" toId="314">
</dataflow>
<dataflow id="1170" from="StgValue_474" to="gmem_load_17_req" fromId="474" toId="314">
</dataflow>
<dataflow id="1171" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_18_req" fromId="567" toId="315">
</dataflow>
<dataflow id="1172" from="gmem_addr_19" to="gmem_load_18_req" fromId="263" toId="315">
</dataflow>
<dataflow id="1173" from="StgValue_474" to="gmem_load_18_req" fromId="474" toId="315">
</dataflow>
<dataflow id="1174" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_19_req" fromId="567" toId="316">
</dataflow>
<dataflow id="1175" from="gmem_addr_20" to="gmem_load_19_req" fromId="279" toId="316">
</dataflow>
<dataflow id="1176" from="StgValue_474" to="gmem_load_19_req" fromId="474" toId="316">
</dataflow>
<dataflow id="1177" from="gmem_addr_11_read" to="bitcast_ln55_7" fromId="250" toId="317">
</dataflow>
<dataflow id="1178" from="add6_5" to="add6_6" fromId="312" toId="318">
</dataflow>
<dataflow id="1179" from="bitcast_ln55_7" to="add6_6" fromId="317" toId="318">
</dataflow>
<dataflow id="1180" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_18_read" fromId="737" toId="319">
</dataflow>
<dataflow id="1181" from="gmem_addr_18" to="gmem_addr_18_read" fromId="248" toId="319">
</dataflow>
<dataflow id="1182" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_18_req" fromId="567" toId="320">
</dataflow>
<dataflow id="1183" from="gmem_addr_19" to="gmem_load_18_req" fromId="263" toId="320">
</dataflow>
<dataflow id="1184" from="StgValue_474" to="gmem_load_18_req" fromId="474" toId="320">
</dataflow>
<dataflow id="1185" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_19_req" fromId="567" toId="321">
</dataflow>
<dataflow id="1186" from="gmem_addr_20" to="gmem_load_19_req" fromId="279" toId="321">
</dataflow>
<dataflow id="1187" from="StgValue_474" to="gmem_load_19_req" fromId="474" toId="321">
</dataflow>
<dataflow id="1188" from="add6_5" to="add6_6" fromId="312" toId="322">
</dataflow>
<dataflow id="1189" from="bitcast_ln55_7" to="add6_6" fromId="317" toId="322">
</dataflow>
<dataflow id="1190" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_19_read" fromId="737" toId="323">
</dataflow>
<dataflow id="1191" from="gmem_addr_19" to="gmem_addr_19_read" fromId="263" toId="323">
</dataflow>
<dataflow id="1192" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_19_req" fromId="567" toId="324">
</dataflow>
<dataflow id="1193" from="gmem_addr_20" to="gmem_load_19_req" fromId="279" toId="324">
</dataflow>
<dataflow id="1194" from="StgValue_474" to="gmem_load_19_req" fromId="474" toId="324">
</dataflow>
<dataflow id="1195" from="gmem_addr_12_read" to="bitcast_ln55_8" fromId="266" toId="325">
</dataflow>
<dataflow id="1196" from="add6_6" to="add6_7" fromId="322" toId="326">
</dataflow>
<dataflow id="1197" from="bitcast_ln55_8" to="add6_7" fromId="325" toId="326">
</dataflow>
<dataflow id="1198" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_20_read" fromId="737" toId="327">
</dataflow>
<dataflow id="1199" from="gmem_addr_20" to="gmem_addr_20_read" fromId="279" toId="327">
</dataflow>
<dataflow id="1200" from="add6_6" to="add6_7" fromId="322" toId="328">
</dataflow>
<dataflow id="1201" from="bitcast_ln55_8" to="add6_7" fromId="325" toId="328">
</dataflow>
<dataflow id="1202" from="gmem_addr_13_read" to="bitcast_ln55_9" fromId="281" toId="329">
</dataflow>
<dataflow id="1203" from="add6_7" to="add6_8" fromId="328" toId="330">
</dataflow>
<dataflow id="1204" from="bitcast_ln55_9" to="add6_8" fromId="329" toId="330">
</dataflow>
<dataflow id="1205" from="add6_7" to="add6_8" fromId="328" toId="331">
</dataflow>
<dataflow id="1206" from="bitcast_ln55_9" to="add6_8" fromId="329" toId="331">
</dataflow>
<dataflow id="1207" from="gmem_addr_14_read" to="bitcast_ln55_10" fromId="291" toId="332">
</dataflow>
<dataflow id="1208" from="add6_8" to="add6_9" fromId="331" toId="333">
</dataflow>
<dataflow id="1209" from="bitcast_ln55_10" to="add6_9" fromId="332" toId="333">
</dataflow>
<dataflow id="1210" from="add6_8" to="add6_9" fromId="331" toId="334">
</dataflow>
<dataflow id="1211" from="bitcast_ln55_10" to="add6_9" fromId="332" toId="334">
</dataflow>
<dataflow id="1212" from="gmem_addr_15_read" to="bitcast_ln55_11" fromId="299" toId="335">
</dataflow>
<dataflow id="1213" from="add6_9" to="add6_s" fromId="334" toId="336">
</dataflow>
<dataflow id="1214" from="bitcast_ln55_11" to="add6_s" fromId="335" toId="336">
</dataflow>
<dataflow id="1215" from="add6_9" to="add6_s" fromId="334" toId="337">
</dataflow>
<dataflow id="1216" from="bitcast_ln55_11" to="add6_s" fromId="335" toId="337">
</dataflow>
<dataflow id="1217" from="gmem_addr_16_read" to="bitcast_ln55_12" fromId="307" toId="338">
</dataflow>
<dataflow id="1218" from="add6_s" to="add6_10" fromId="337" toId="339">
</dataflow>
<dataflow id="1219" from="bitcast_ln55_12" to="add6_10" fromId="338" toId="339">
</dataflow>
<dataflow id="1220" from="add6_s" to="add6_10" fromId="337" toId="340">
</dataflow>
<dataflow id="1221" from="bitcast_ln55_12" to="add6_10" fromId="338" toId="340">
</dataflow>
<dataflow id="1222" from="gmem_addr_17_read" to="bitcast_ln55_13" fromId="313" toId="341">
</dataflow>
<dataflow id="1223" from="add6_10" to="add6_11" fromId="340" toId="342">
</dataflow>
<dataflow id="1224" from="bitcast_ln55_13" to="add6_11" fromId="341" toId="342">
</dataflow>
<dataflow id="1225" from="add6_10" to="add6_11" fromId="340" toId="343">
</dataflow>
<dataflow id="1226" from="bitcast_ln55_13" to="add6_11" fromId="341" toId="343">
</dataflow>
<dataflow id="1227" from="gmem_addr_18_read" to="bitcast_ln55_14" fromId="319" toId="344">
</dataflow>
<dataflow id="1228" from="add6_11" to="add6_12" fromId="343" toId="345">
</dataflow>
<dataflow id="1229" from="bitcast_ln55_14" to="add6_12" fromId="344" toId="345">
</dataflow>
<dataflow id="1230" from="add6_11" to="add6_12" fromId="343" toId="346">
</dataflow>
<dataflow id="1231" from="bitcast_ln55_14" to="add6_12" fromId="344" toId="346">
</dataflow>
<dataflow id="1232" from="gmem_addr_19_read" to="bitcast_ln55_15" fromId="323" toId="347">
</dataflow>
<dataflow id="1233" from="add6_12" to="add6_13" fromId="346" toId="348">
</dataflow>
<dataflow id="1234" from="bitcast_ln55_15" to="add6_13" fromId="347" toId="348">
</dataflow>
<dataflow id="1235" from="add6_12" to="add6_13" fromId="346" toId="349">
</dataflow>
<dataflow id="1236" from="bitcast_ln55_15" to="add6_13" fromId="347" toId="349">
</dataflow>
<dataflow id="1237" from="gmem_addr_20_read" to="bitcast_ln55_16" fromId="327" toId="350">
</dataflow>
<dataflow id="1238" from="add6_13" to="add6_14" fromId="349" toId="351">
</dataflow>
<dataflow id="1239" from="bitcast_ln55_16" to="add6_14" fromId="350" toId="351">
</dataflow>
<dataflow id="1240" from="add6_13" to="add6_14" fromId="349" toId="352">
</dataflow>
<dataflow id="1241" from="bitcast_ln55_16" to="add6_14" fromId="350" toId="352">
</dataflow>
<dataflow id="1242" from="add6_14" to="div" fromId="352" toId="353">
</dataflow>
<dataflow id="1244" from="StgValue_1243" to="div" fromId="1243" toId="353">
</dataflow>
<dataflow id="1245" from="add6_14" to="div" fromId="352" toId="354">
</dataflow>
<dataflow id="1246" from="StgValue_1243" to="div" fromId="1243" toId="354">
</dataflow>
<dataflow id="1248" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_req" fromId="1247" toId="355">
</dataflow>
<dataflow id="1249" from="gmem_addr" to="gmem_addr_req" fromId="72" toId="355">
</dataflow>
<dataflow id="1250" from="StgValue_474" to="gmem_addr_req" fromId="474" toId="355">
</dataflow>
<dataflow id="1251" from="div" to="bitcast_ln57" fromId="354" toId="356">
</dataflow>
<dataflow id="1253" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln57" fromId="1252" toId="357">
</dataflow>
<dataflow id="1254" from="gmem_addr" to="write_ln57" fromId="72" toId="357">
</dataflow>
<dataflow id="1255" from="bitcast_ln57" to="write_ln57" fromId="356" toId="357">
</dataflow>
<dataflow id="1257" from="StgValue_1256" to="write_ln57" fromId="1256" toId="357">
</dataflow>
<dataflow id="1259" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1258" toId="358">
</dataflow>
<dataflow id="1260" from="gmem_addr" to="gmem_addr_resp" fromId="72" toId="358">
</dataflow>
<dataflow id="1261" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1258" toId="359">
</dataflow>
<dataflow id="1262" from="gmem_addr" to="gmem_addr_resp" fromId="72" toId="359">
</dataflow>
<dataflow id="1263" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1258" toId="360">
</dataflow>
<dataflow id="1264" from="gmem_addr" to="gmem_addr_resp" fromId="72" toId="360">
</dataflow>
<dataflow id="1265" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1258" toId="361">
</dataflow>
<dataflow id="1266" from="gmem_addr" to="gmem_addr_resp" fromId="72" toId="361">
</dataflow>
<dataflow id="1268" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="1267" toId="362">
</dataflow>
<dataflow id="1270" from="empty_10" to="specloopname_ln29" fromId="1269" toId="362">
</dataflow>
<dataflow id="1271" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1258" toId="363">
</dataflow>
<dataflow id="1272" from="gmem_addr" to="gmem_addr_resp" fromId="72" toId="363">
</dataflow>
<dataflow id="1273" from="icmp_ln50" to="StgValue_2" fromId="62" toId="2">
</dataflow>
<dataflow id="1274" from="icmp_ln50" to="StgValue_3" fromId="62" toId="3">
</dataflow>
<dataflow id="1275" from="icmp_ln50" to="StgValue_4" fromId="62" toId="4">
</dataflow>
<dataflow id="1276" from="icmp_ln50" to="StgValue_5" fromId="62" toId="5">
</dataflow>
<dataflow id="1277" from="icmp_ln50" to="StgValue_6" fromId="62" toId="6">
</dataflow>
<dataflow id="1278" from="icmp_ln50" to="StgValue_7" fromId="62" toId="7">
</dataflow>
<dataflow id="1279" from="icmp_ln50" to="StgValue_8" fromId="62" toId="8">
</dataflow>
<dataflow id="1280" from="icmp_ln50" to="StgValue_9" fromId="62" toId="9">
</dataflow>
<dataflow id="1281" from="icmp_ln50" to="StgValue_10" fromId="62" toId="10">
</dataflow>
<dataflow id="1282" from="icmp_ln50" to="StgValue_11" fromId="62" toId="11">
</dataflow>
<dataflow id="1283" from="icmp_ln50" to="StgValue_12" fromId="62" toId="12">
</dataflow>
<dataflow id="1284" from="icmp_ln50" to="StgValue_13" fromId="62" toId="13">
</dataflow>
<dataflow id="1285" from="icmp_ln50" to="StgValue_14" fromId="62" toId="14">
</dataflow>
<dataflow id="1286" from="icmp_ln50" to="StgValue_15" fromId="62" toId="15">
</dataflow>
<dataflow id="1287" from="icmp_ln50" to="StgValue_16" fromId="62" toId="16">
</dataflow>
<dataflow id="1288" from="icmp_ln50" to="StgValue_17" fromId="62" toId="17">
</dataflow>
<dataflow id="1289" from="icmp_ln50" to="StgValue_18" fromId="62" toId="18">
</dataflow>
<dataflow id="1290" from="icmp_ln50" to="StgValue_34" fromId="62" toId="34">
</dataflow>
</dataflows>


</stg>
