// Seed: 3207863861
module module_0 (
    input  tri0  id_0,
    output logic id_1,
    output logic id_2,
    input  wire  id_3,
    input  wor   id_4
);
  always_comb
    if (1) id_1 = id_4;
    else
    if (1);
    else begin : LABEL_0
      begin : LABEL_1
        id_1 <= id_0 - -1;
      end
    end : SymbolIdentifier
  initial
    @(posedge -1) begin : LABEL_2
      id_1 <= id_4;
      id_2 <= "";
    end
  assign id_1 = -1;
  localparam id_6 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input uwire id_2,
    output tri0 id_3,
    input wire id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input wand id_9,
    output logic id_10,
    input tri0 id_11,
    input supply0 id_12,
    output wire id_13,
    input wand id_14,
    input wor id_15,
    input supply1 id_16,
    input wor id_17,
    input wand id_18,
    input wire id_19,
    input supply0 id_20,
    input supply1 id_21,
    output supply1 id_22,
    input wire id_23,
    input wire id_24,
    input supply0 id_25
);
  assign id_10 = id_14;
  assign id_13 = id_11;
  wire id_27;
  always id_10 <= -1 % 1;
  assign id_1 = 1;
  wire  id_28;
  wire  id_29;
  logic id_30;
  ;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_11,
      id_21
  );
  assign id_1 = -1'b0;
  logic id_31;
endmodule
