0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab5_Task2/Lab5_Task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab5_Task2/Lab5_Task2.srcs/sim_1/new/clk_counter_tb.sv,1732117285,systemVerilog,,,,clk_counter_tb,,,,,,,,
/home/it/Vivado_Projects/Lab5_Task2/Lab5_Task2.srcs/sources_1/new/clk.sv,1732117448,systemVerilog,,/home/it/Vivado_Projects/Lab5_Task2/Lab5_Task2.srcs/sim_1/new/clk_counter_tb.sv,,clk,,,,,,,,
/home/it/Vivado_Projects/Lab5_Task2/Lab5_Task2.srcs/sources_1/new/counter_ins.sv,1732099300,systemVerilog,,/home/it/Vivado_Projects/counter/counter.srcs/sim_1/new/counter_tb.sv,,counter_ins,,,,,,,,
/home/it/Vivado_Projects/counter/counter.srcs/sim_1/new/counter_tb.sv,1732099514,systemVerilog,,,,counter_tb,,,,,,,,
