;redcode
;assert 1
	SPL 0, -202
	CMP -287, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -207, <-120
	SLT -207, <-120
	SUB @-127, 107
	SUB @-127, 100
	SPL 0, -202
	SUB @-127, 107
	CMP 12, @10
	SLT #270, <1
	SUB @121, 103
	SUB @127, 106
	SUB @121, 106
	SUB 0, @12
	SLT 20, @12
	SUB @-127, 100
	SLT 20, @12
	SUB -207, <-120
	ADD 104, 9
	ADD #270, 0
	JMZ 107, 96
	SPL 3, <32
	SUB @121, 106
	SUB @121, 106
	DAT <270, #1
	ADD #276, 1
	DAT <270, #1
	ADD <33, 9
	MOV -1, <-20
	ADD <33, 9
	SPL @270, <1
	MOV -1, <-20
	CMP @-127, 100
	MOV -1, <-20
	DJN -1, @-20
	JMP <126, 106
	MOV -1, <-20
	SUB 12, @75
	DAT <270, #1
	DAT <270, #1
	JMP 3, <32
	DAT <270, #1
	DAT <270, #1
	DAT <270, #1
	DAT <12, <202
	DAT <12, <202
