{"vcs1":{"timestamp_begin":1739352433.337225900, "rt":0.28, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739352433.694505286, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739352434.014948510, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739352433.109352450}
{"VCS_COMP_START_TIME": 1739352433.109352450}
{"VCS_COMP_END_TIME": 1739352434.230166582}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265540}}
{"vcselab": {"peak_mem": 150344}}
