#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue May 24 23:53:35 2016
# Process ID: 1116
# Log file: C:/Users/teramoto_2/Documents/works/FPGA/project/b5_counter/planAhead_run_1/planAhead.log
# Journal file: C:/Users/teramoto_2/Documents/works/FPGA/project/b5_counter/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/teramoto_2/Documents/works/FPGA/project/b5_counter/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin D1 [get_ports {Q[0]}]
endgroup
startgroup
set_property package_pin E1 [get_ports {Q[1]}]
endgroup
startgroup
set_property package_pin C1 [get_ports {Q[2]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {Q[2]}]]
set_property is_loc_fixed true [get_ports [list  {Q[2]}]]
startgroup
set_property package_pin E11 [get_ports CLK]
endgroup
save_constraints
