INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 13:26:07 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 oehb10/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb3/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.909ns (24.344%)  route 2.825ns (75.656%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 5.154 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=672, unset)          1.284     1.284    oehb10/clk
    SLICE_X14Y108        FDCE                                         r  oehb10/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDCE (Prop_fdce_C_Q)         0.236     1.520 r  oehb10/data_reg_reg[1]/Q
                         net (fo=4, routed)           0.362     1.882    oehb10/Q[1]
    SLICE_X14Y109        LUT2 (Prop_lut2_I0_O)        0.126     2.008 r  oehb10/dataOutArray[0]0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.008    cmpi4/S[0]
    SLICE_X14Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.254 r  cmpi4/dataOutArray[0]0_carry/CO[3]
                         net (fo=19, routed)          0.509     2.763    control_merge7/oehb1/CO[0]
    SLICE_X16Y108        LUT6 (Prop_lut6_I5_O)        0.043     2.806 f  control_merge7/oehb1/data_reg[5]_i_3/O
                         net (fo=15, routed)          0.402     3.209    control_merge7/oehb1/data_reg[5]_i_3_n_0
    SLICE_X14Y108        LUT6 (Prop_lut6_I2_O)        0.043     3.252 f  control_merge7/oehb1/reg_value_i_7/O
                         net (fo=1, routed)           0.368     3.620    control_merge7/oehb1/reg_value_i_7_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I5_O)        0.043     3.663 f  control_merge7/oehb1/reg_value_i_2__5/O
                         net (fo=5, routed)           0.211     3.874    fork16/generateBlocks[0].regblock/reg_value_i_2__2
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.043     3.917 r  fork16/generateBlocks[0].regblock/reg_value_i_6__1/O
                         net (fo=1, routed)           0.182     4.099    tehb7/reg_value_reg
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.043     4.142 r  tehb7/reg_value_i_2__2/O
                         net (fo=3, routed)           0.249     4.391    fork11/generateBlocks[3].regblock/reg_value_reg_2
    SLICE_X13Y105        LUT6 (Prop_lut6_I3_O)        0.043     4.434 f  fork11/generateBlocks[3].regblock/full_reg_i_4/O
                         net (fo=6, routed)           0.169     4.602    control_merge7/oehb1/validArray_reg[0]_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.043     4.645 r  control_merge7/oehb1/data_reg[5]_i_1/O
                         net (fo=6, routed)           0.373     5.018    oehb3/E[0]
    SLICE_X15Y104        FDCE                                         r  oehb3/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=672, unset)          1.154     5.154    oehb3/clk
    SLICE_X15Y104        FDCE                                         r  oehb3/data_reg_reg[1]/C
                         clock pessimism              0.107     5.261    
                         clock uncertainty           -0.035     5.226    
    SLICE_X15Y104        FDCE (Setup_fdce_C_CE)      -0.201     5.025    oehb3/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  0.007    




