 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : core
Version: K-2015.06-SP2
Date   : Thu Mar 20 01:50:42 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/Q (DFQD1)    0.035    0.135    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/q_out[10] (net)     6    0.004    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[10] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[10] (net)    0.004    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U584/ZN (INVD0)    0.059    0.045    0.180 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n145 (net)     4    0.003    0.000    0.180 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U592/ZN (NR2D0)    0.029    0.032    0.212 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n151 (net)     1    0.001    0.000    0.212 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U610/CO (FA1D0)    0.037    0.163    0.375 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n143 (net)     1    0.001    0.000    0.375 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U599/CO (FA1D0)    0.043    0.171    0.546 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n169 (net)     2    0.002    0.000    0.546 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U628/ZN (CKND2D0)    0.056    0.046    0.592 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n232 (net)     2    0.002    0.000    0.592 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U378/ZN (OAI21D0)    0.050    0.054    0.645 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n171 (net)     1    0.001    0.000    0.645 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U629/ZN (AOI21D1)    0.061    0.059    0.705 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n265 (net)     2    0.002    0.000    0.705 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U185/ZN (INVD0)    0.060    0.054    0.759 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n229 (net)     4    0.005    0.000    0.759 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U651/ZN (AOI21D1)    0.062    0.047    0.805 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n215 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U657/Z (CKXOR2D1)    0.031    0.077    0.883 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/N27 (net)     1    0.001    0.000    0.883 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_10_/D (DFKCNQD1)    0.031    0.000    0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_10_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/Q (DFQD1)    0.035    0.135    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/q_out[26] (net)     6    0.004    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[26] (mac_8in_bw8_bw_psum20_pr8_3)    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[26] (net)    0.004    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U807/ZN (INVD0)    0.059    0.045    0.180 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n414 (net)     4    0.003    0.000    0.180 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U814/ZN (NR2D0)    0.029    0.032    0.212 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n420 (net)     1    0.001    0.000    0.212 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U832/CO (FA1D0)    0.037    0.163    0.375 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n412 (net)     1    0.001    0.000    0.375 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U821/CO (FA1D0)    0.043    0.171    0.546 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n438 (net)     2    0.002    0.000    0.546 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U849/ZN (CKND2D0)    0.056    0.046    0.592 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n497 (net)     2    0.002    0.000    0.592 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U388/ZN (OAI21D0)    0.050    0.054    0.645 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n440 (net)     1    0.001    0.000    0.645 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U850/ZN (AOI21D1)    0.061    0.059    0.705 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n534 (net)     2    0.002    0.000    0.705 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U192/ZN (INVD0)    0.060    0.054    0.759 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n523 (net)     4    0.005    0.000    0.759 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U873/ZN (AOI21D1)    0.062    0.047    0.805 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n484 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U879/Z (CKXOR2D1)    0.031    0.077    0.883 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/N59 (net)     1    0.001    0.000    0.883 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_10_/D (DFKCNQD1)    0.031    0.000    0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_10_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1281/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n747 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1282/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n841 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U213/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n854 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1346/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n799 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1347/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n845 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U78/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n847 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U77/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n850 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1376/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n853 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n856 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1377/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_15_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1281/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n747 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1282/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n841 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U213/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n854 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1346/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n799 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1347/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n845 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U78/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n847 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U77/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n850 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1376/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n853 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n856 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1377/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_14_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1281/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n747 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1282/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n841 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U213/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n854 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1346/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n799 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1347/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n845 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U78/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n847 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U77/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n850 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1376/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n853 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n856 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1377/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_13_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_13_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1281/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n747 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1282/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n841 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U213/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n854 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1346/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n799 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1347/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n845 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U78/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n847 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U77/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n850 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1376/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n853 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n856 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1377/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_12_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_12_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1281/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n747 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1282/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n841 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U213/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n854 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1346/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n799 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1347/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n845 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U78/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n847 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U77/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n850 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1376/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n853 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n856 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1377/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_11_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product0_reg_11_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1267/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n749 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U70/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n843 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U202/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n856 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1328/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n801 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U69/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n847 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1359/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n849 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U204/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n852 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1360/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n855 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U16/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n858 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1361/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_15_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1267/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n749 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U70/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n843 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U202/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n856 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1328/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n801 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U69/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n847 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1359/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n849 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U204/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n852 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1360/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n855 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U16/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n858 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1361/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_14_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1267/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n749 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U70/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n843 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U202/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n856 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1328/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n801 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U69/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n847 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1359/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n849 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U204/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n852 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1360/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n855 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U16/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n858 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1361/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_13_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_13_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1267/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n749 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U70/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n843 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U202/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n856 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1328/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n801 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U69/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n847 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1359/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n849 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U204/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n852 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1360/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n855 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U16/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n858 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1361/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_12_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_12_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1267/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n749 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U70/ZN (ND2D2)    0.066    0.053    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n843 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U202/ZN (OAI22D0)    0.181    0.104    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n856 (net)     2    0.003    0.000    0.461 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1328/ZN (INVD0)    0.055    0.052    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n801 (net)     2    0.001    0.000    0.513 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U69/ZN (NR2D0)    0.105    0.079    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n847 (net)     3    0.002    0.000    0.592 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1359/ZN (OAI21D0)    0.050    0.052    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n849 (net)     1    0.001    0.000    0.644 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U204/ZN (AOI21D0)    0.087    0.078    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n852 (net)     1    0.001    0.000    0.722 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1360/ZN (OAI21D1)    0.045    0.055    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n855 (net)     1    0.002    0.000    0.777 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U16/CO (FA1D1)    0.029    0.066    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n858 (net)     1    0.001    0.000    0.843 f
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U1361/ZN (INVD1)    0.050    0.037    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/N140 (net)     5    0.005    0.000    0.879 r
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_11_/D (DFKCNQD1)    0.050    0.000    0.879 r
  data arrival time                                                                     0.879

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/h_product0_reg_11_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.121      0.879
  data required time                                                                    0.879
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.879
  data arrival time                                                                    -0.879
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/h_product1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP (EDFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/Q (EDFQD2)    0.050    0.153    0.153 f
  mac_array_instance/col_idx_2__mac_col_inst/key_q[13] (net)    10    0.016    0.000    0.153 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/b[13] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.153 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/b[13] (net)    0.016    0.000    0.153 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U1445/ZN (XNR2D2)    0.069    0.123    0.276 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1283 (net)    11    0.011    0.000    0.276 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U4/ZN (CKND2D2)    0.053    0.048    0.324 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1284 (net)     9    0.008    0.000    0.324 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U340/ZN (OAI22D0)    0.184    0.103    0.427 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1227 (net)     1    0.003    0.000    0.427 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U1492/S (HA1D0)    0.050    0.130    0.557 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1233 (net)     2    0.002    0.000    0.557 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U1486/ZN (NR2D1)    0.027    0.027    0.584 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1252 (net)     3    0.003    0.000    0.584 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U204/ZN (NR2D0)    0.112    0.076    0.661 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1286 (net)     3    0.002    0.000    0.661 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U1487/ZN (INVD0)    0.035    0.035    0.696 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1229 (net)     1    0.001    0.000    0.696 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U1494/ZN (NR2D0)    0.057    0.045    0.741 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1238 (net)     1    0.001    0.000    0.741 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U1500/ZN (AOI21D0)    0.054    0.052    0.793 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1246 (net)     1    0.002    0.000    0.793 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U1508/Z (CKXOR2D0)    0.041    0.088    0.881 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/N154 (net)     1    0.001    0.000    0.881 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/h_product1_reg_9_/D (DFKCNQD1)    0.041    0.000    0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/h_product1_reg_9_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/Q (DFQD1)    0.035    0.135    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/q_out[10] (net)     6    0.004    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[10] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[10] (net)    0.004    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U584/ZN (INVD0)    0.059    0.045    0.180 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n145 (net)     4    0.003    0.000    0.180 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U592/ZN (NR2D0)    0.029    0.032    0.212 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n151 (net)     1    0.001    0.000    0.212 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U610/CO (FA1D0)    0.037    0.163    0.375 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n143 (net)     1    0.001    0.000    0.375 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U599/CO (FA1D0)    0.043    0.171    0.546 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n169 (net)     2    0.002    0.000    0.546 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U628/ZN (CKND2D0)    0.056    0.046    0.592 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n232 (net)     2    0.002    0.000    0.592 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U378/ZN (OAI21D0)    0.050    0.054    0.645 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n171 (net)     1    0.001    0.000    0.645 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U629/ZN (AOI21D1)    0.061    0.059    0.705 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n265 (net)     2    0.002    0.000    0.705 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U185/ZN (INVD0)    0.060    0.054    0.759 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n229 (net)     4    0.005    0.000    0.759 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U658/ZN (AOI21D1)    0.062    0.047    0.805 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n218 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U660/Z (CKXOR2D1)    0.031    0.077    0.883 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/N26 (net)     1    0.001    0.000    0.883 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_9_/D (DFKCNQD1)    0.031    0.000    0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_9_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/Q (DFQD1)    0.035    0.135    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/q_out[26] (net)     6    0.004    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[26] (mac_8in_bw8_bw_psum20_pr8_3)    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[26] (net)    0.004    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U807/ZN (INVD0)    0.059    0.045    0.180 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n414 (net)     4    0.003    0.000    0.180 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U814/ZN (NR2D0)    0.029    0.032    0.212 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n420 (net)     1    0.001    0.000    0.212 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U832/CO (FA1D0)    0.037    0.163    0.375 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n412 (net)     1    0.001    0.000    0.375 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U821/CO (FA1D0)    0.043    0.171    0.546 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n438 (net)     2    0.002    0.000    0.546 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U849/ZN (CKND2D0)    0.056    0.046    0.592 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n497 (net)     2    0.002    0.000    0.592 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U388/ZN (OAI21D0)    0.050    0.054    0.645 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n440 (net)     1    0.001    0.000    0.645 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U850/ZN (AOI21D1)    0.061    0.059    0.705 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n534 (net)     2    0.002    0.000    0.705 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U192/ZN (INVD0)    0.060    0.054    0.759 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n523 (net)     4    0.005    0.000    0.759 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U880/ZN (AOI21D1)    0.062    0.047    0.805 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n487 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U883/Z (CKXOR2D1)    0.031    0.077    0.883 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/N58 (net)     1    0.001    0.000    0.883 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_9_/D (DFKCNQD1)    0.031    0.000    0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_9_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/out1_stg2_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/out1_stg2_reg_11_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/out1_stg2_reg_11_/Q (DFKCNQD1)    0.022    0.130    0.130 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/out1_stg2[11] (net)     2    0.002    0.000    0.130 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2433/ZN (CKND2D0)    0.056    0.040    0.170 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2268 (net)     2    0.002    0.000    0.170 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U275/ZN (OAI21D0)    0.050    0.054    0.223 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2222 (net)     1    0.001    0.000    0.223 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2434/ZN (AOI21D1)    0.063    0.060    0.284 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2254 (net)     2    0.002    0.000    0.284 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2436/ZN (OAI21D0)    0.056    0.044    0.328 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2224 (net)     1    0.001    0.000    0.328 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2437/ZN (AOI21D1)    0.080    0.072    0.400 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2252 (net)     2    0.003    0.000    0.400 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2440/ZN (OAI21D1)    0.053    0.046    0.446 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2247 (net)     2    0.003    0.000    0.446 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2443/ZN (AOI21D1)    0.080    0.055    0.501 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2243 (net)     2    0.003    0.000    0.501 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2446/ZN (OAI21D1)    0.054    0.047    0.548 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2238 (net)     2    0.003    0.000    0.548 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2450/Z (AO21D1)    0.025    0.061    0.610 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2228 (net)     1    0.001    0.000    0.610 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2451/CO (FA1D0)    0.050    0.097    0.707 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2234 (net)     2    0.002    0.000    0.707 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U17/ZN (AOI21D0)    0.087    0.060    0.767 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n2230 (net)     1    0.001    0.000    0.767 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2455/S (FICIND1)    0.031    0.115    0.882 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/N556 (net)     1    0.001    0.000    0.882 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.031    0.000    0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.118      0.882
  data required time                                                                    0.882
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.882
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP (DFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/Q (DFQD2)    0.055    0.154    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/key_q[61] (net)    11    0.016    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[61] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[61] (net)    0.016    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1968/ZN (XNR2D2)    0.071    0.125    0.280 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1638 (net)    11    0.011    0.000    0.280 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U4/ZN (CKND2D2)    0.055    0.049    0.329 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1639 (net)     9    0.009    0.000    0.329 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1981/ZN (OAI22D1)    0.113    0.064    0.394 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1573 (net)     1    0.003    0.000    0.394 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2005/S (HA1D0)    0.037    0.082    0.476 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1568 (net)     2    0.002    0.000    0.476 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U224/ZN (NR2D0)    0.109    0.075    0.550 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1617 (net)     3    0.002    0.000    0.550 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2000/ZN (OAI21D0)    0.054    0.054    0.605 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1569 (net)     1    0.001    0.000    0.605 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2001/ZN (AOI21D1)    0.060    0.059    0.664 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1649 (net)     2    0.002    0.000    0.664 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2002/ZN (INVD0)    0.052    0.048    0.712 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1615 (net)     4    0.004    0.000    0.712 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2036/ZN (AOI21D0)    0.100    0.068    0.781 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1611 (net)     1    0.002    0.000    0.781 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2039/Z (CKXOR2D0)    0.041    0.100    0.881 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/N248 (net)     1    0.001    0.000    0.881 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_7_/D (DFKCNQD1)    0.041    0.000    0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_7_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP (DFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/Q (DFQD2)    0.055    0.154    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/key_q[61] (net)    11    0.016    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[61] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[61] (net)    0.016    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1968/ZN (XNR2D2)    0.071    0.125    0.280 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1638 (net)    11    0.011    0.000    0.280 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U4/ZN (CKND2D2)    0.055    0.049    0.329 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1639 (net)     9    0.009    0.000    0.329 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1981/ZN (OAI22D1)    0.113    0.064    0.394 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1573 (net)     1    0.003    0.000    0.394 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2005/S (HA1D0)    0.037    0.082    0.476 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1568 (net)     2    0.002    0.000    0.476 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U224/ZN (NR2D0)    0.109    0.075    0.550 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1617 (net)     3    0.002    0.000    0.550 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2000/ZN (OAI21D0)    0.054    0.054    0.605 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1569 (net)     1    0.001    0.000    0.605 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2001/ZN (AOI21D1)    0.060    0.059    0.664 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1649 (net)     2    0.002    0.000    0.664 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2002/ZN (INVD0)    0.052    0.048    0.712 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1615 (net)     4    0.004    0.000    0.712 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2030/ZN (AOI21D0)    0.100    0.068    0.781 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1604 (net)     1    0.002    0.000    0.781 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2033/Z (CKXOR2D0)    0.041    0.100    0.881 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/N249 (net)     1    0.001    0.000    0.881 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_8_/D (DFKCNQD1)    0.041    0.000    0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_8_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U434/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n450 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_13_/D (DFKCNQD1)               0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_13_/CP (DFKCNQD1)                        0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U443/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n451 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_12_/D (DFKCNQD1)               0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_12_/CP (DFKCNQD1)                        0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U427/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n452 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_10_/D (DFKCNQD1)               0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_10_/CP (DFKCNQD1)                        0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U440/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n453 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_9_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_9_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U437/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n454 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_8_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_8_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U438/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n455 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_7_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_7_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U441/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n456 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_6_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_6_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U436/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n457 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_5_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_5_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U429/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n458 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_4_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_4_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U432/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n459 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_3_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_3_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U426/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n460 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_2_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_2_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U424/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n461 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_1_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_1_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst2/b1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_9_/CP (EDFKCNQD4)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_9_/Q (EDFKCNQD4)                      0.023     0.116      0.116 r
  sfp_row_instance/sum_out[9] (net)             3        0.003               0.000      0.116 r
  sfp_row_instance/U13/ZN (NR2XD0)                                 0.046     0.033      0.150 f
  sfp_row_instance/n1398 (net)                  3        0.003               0.000      0.150 f
  sfp_row_instance/U460/ZN (NR2D1)                                 0.064     0.053      0.203 r
  sfp_row_instance/n57 (net)                    1        0.002               0.000      0.203 r
  sfp_row_instance/U461/ZN (ND2D2)                                 0.032     0.034      0.237 f
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.237 f
  sfp_row_instance/U160/ZN (INVD0)                                 0.033     0.030      0.266 r
  sfp_row_instance/n60 (net)                    1        0.001               0.000      0.266 r
  sfp_row_instance/U349/ZN (ND2D1)                                 0.038     0.034      0.300 f
  sfp_row_instance/n61 (net)                    1        0.002               0.000      0.300 f
  sfp_row_instance/U108/ZN (ND2D2)                                 0.059     0.045      0.345 r
  sfp_row_instance/n1426 (net)                  9        0.011               0.000      0.345 r
  sfp_row_instance/U107/Z (XOR2D2)                                 0.071     0.131      0.476 f
  sfp_row_instance/n1888 (net)                 16        0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (sfp_custom_div_5)                         0.000      0.476 f
  sfp_row_instance/div_inst2/b[8] (net)                  0.013               0.000      0.476 f
  sfp_row_instance/div_inst2/U78/ZN (NR2D0)                        0.062     0.056      0.532 r
  sfp_row_instance/div_inst2/n10 (net)          1        0.001               0.000      0.532 r
  sfp_row_instance/div_inst2/U82/ZN (INR3D0)                       0.072     0.088      0.620 r
  sfp_row_instance/div_inst2/n13 (net)          1        0.001               0.000      0.620 r
  sfp_row_instance/div_inst2/U83/ZN (ND3D1)                        0.059     0.054      0.674 f
  sfp_row_instance/div_inst2/n14 (net)          1        0.002               0.000      0.674 f
  sfp_row_instance/div_inst2/U84/ZN (INR2D2)                       0.059     0.048      0.722 r
  sfp_row_instance/div_inst2/n16 (net)          1        0.004               0.000      0.722 r
  sfp_row_instance/div_inst2/U85/ZN (NR2D4)                        0.052     0.031      0.753 f
  sfp_row_instance/div_inst2/n445 (net)         8        0.014               0.000      0.753 f
  sfp_row_instance/div_inst2/U411/Z (CKBD4)                        0.032     0.055      0.809 f
  sfp_row_instance/div_inst2/n438 (net)        17        0.014               0.000      0.809 f
  sfp_row_instance/div_inst2/U431/ZN (OAI22D0)                     0.113     0.059      0.868 r
  sfp_row_instance/div_inst2/n462 (net)         1        0.001               0.000      0.868 r
  sfp_row_instance/div_inst2/b1_reg_0_/D (DFKCNQD1)                0.113     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst2/b1_reg_0_/CP (DFKCNQD1)                         0.000      1.000 r
  library setup time                                                        -0.132      0.868
  data required time                                                                    0.868
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.868
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP (DFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/Q (DFQD2)    0.055    0.154    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/key_q[61] (net)    11    0.016    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[61] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[61] (net)    0.016    0.000    0.154 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1968/ZN (XNR2D2)    0.071    0.125    0.280 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1638 (net)    11    0.011    0.000    0.280 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U4/ZN (CKND2D2)    0.055    0.049    0.329 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1639 (net)     9    0.009    0.000    0.329 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U1981/ZN (OAI22D1)    0.113    0.064    0.394 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1573 (net)     1    0.003    0.000    0.394 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2005/S (HA1D0)    0.037    0.082    0.476 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1568 (net)     2    0.002    0.000    0.476 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U224/ZN (NR2D0)    0.109    0.075    0.550 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1617 (net)     3    0.002    0.000    0.550 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2000/ZN (OAI21D0)    0.054    0.054    0.605 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1569 (net)     1    0.001    0.000    0.605 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2001/ZN (AOI21D1)    0.060    0.059    0.664 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1649 (net)     2    0.002    0.000    0.664 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2002/ZN (INVD0)    0.052    0.048    0.712 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1615 (net)     4    0.004    0.000    0.712 f
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U433/ZN (AOI21D0)    0.100    0.068    0.781 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n1601 (net)     1    0.002    0.000    0.781 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U2029/Z (CKXOR2D0)    0.041    0.100    0.881 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/N250 (net)     1    0.001    0.000    0.881 r
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_9_/D (DFKCNQD1)    0.041    0.000    0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_product7_reg_9_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/h_product0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP (DFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/Q (DFQD2)    0.058    0.156    0.156 f
  mac_array_instance/col_idx_7__mac_col_inst/key_q[7] (net)    12    0.018    0.000     0.156 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/b[7] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.156 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/b[7] (net)    0.018    0.000    0.156 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U1300/Z (CKXOR2D0)    0.062    0.104    0.260 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n749 (net)     1    0.002    0.000    0.260 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U1301/ZN (ND2D2)    0.055    0.051    0.311 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n843 (net)     9    0.009    0.000    0.311 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U95/ZN (OAI22D0)    0.184    0.104    0.415 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n786 (net)     1    0.003    0.000    0.415 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U1347/S (HA1D0)    0.039    0.099    0.514 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n792 (net)     2    0.002    0.000    0.514 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U1350/ZN (CKND2D0)    0.056    0.043    0.557 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n812 (net)     2    0.002    0.000    0.557 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U1351/ZN (OAI21D0)    0.077    0.070    0.627 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n850 (net)     3    0.003    0.000    0.627 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U1352/ZN (INVD0)    0.036    0.037    0.663 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n795 (net)     1    0.001    0.000    0.663 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U1354/ZN (OAI21D0)    0.044    0.033    0.697 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n796 (net)     1    0.001    0.000    0.697 f
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U13/ZN (AOI21D0)    0.100    0.084    0.781 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n805 (net)     1    0.002    0.000    0.781 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U306/Z (CKXOR2D0)    0.041    0.100    0.881 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/N138 (net)     1    0.001    0.000    0.881 r
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/h_product0_reg_9_/D (DFKCNQD1)    0.041    0.000    0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/h_product0_reg_9_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/Q (DFQD1)    0.025    0.106    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/key_q[10] (net)     2    0.002    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/b[10] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/b[10] (net)    0.002    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U136/ZN (INVD0)    0.072    0.050    0.156 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n166 (net)     8    0.006    0.000    0.156 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U631/ZN (NR2D0)    0.112    0.085    0.241 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/mult_x_2_n113 (net)     1    0.002    0.000    0.241 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U3002/CO (CMPE42D1)    0.033    0.324    0.564 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/mult_x_2_n92 (net)     2    0.002    0.000    0.564 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U107/ZN (CKND2D0)    0.070    0.049    0.613 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n144 (net)     3    0.002    0.000    0.613 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U199/ZN (OAI21D0)    0.050    0.049    0.662 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n109 (net)     1    0.001    0.000    0.662 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U578/ZN (AOI21D1)    0.067    0.063    0.725 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n178 (net)     2    0.002    0.000    0.725 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U579/ZN (INVD1)    0.037    0.039    0.764 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n136 (net)     4    0.005    0.000    0.764 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U596/ZN (AOI21D1)    0.062    0.041    0.805 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n125 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U599/Z (CKXOR2D1)    0.031    0.077    0.883 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/N26 (net)     1    0.001    0.000    0.883 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_9_/D (DFKCNQD1)    0.031    0.000    0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_9_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/Q (DFQD1)    0.035    0.135    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/q_out[10] (net)     6    0.004    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[10] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[10] (net)    0.004    0.000    0.135 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U584/ZN (INVD0)    0.059    0.045    0.180 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n145 (net)     4    0.003    0.000    0.180 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U592/ZN (NR2D0)    0.029    0.032    0.212 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n151 (net)     1    0.001    0.000    0.212 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U610/CO (FA1D0)    0.037    0.163    0.375 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n143 (net)     1    0.001    0.000    0.375 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U599/CO (FA1D0)    0.043    0.171    0.546 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n169 (net)     2    0.002    0.000    0.546 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U628/ZN (CKND2D0)    0.056    0.046    0.592 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n232 (net)     2    0.002    0.000    0.592 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U378/ZN (OAI21D0)    0.050    0.054    0.645 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n171 (net)     1    0.001    0.000    0.645 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U629/ZN (AOI21D1)    0.061    0.059    0.705 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n265 (net)     2    0.002    0.000    0.705 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U185/ZN (INVD0)    0.060    0.054    0.759 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n229 (net)     4    0.005    0.000    0.759 f
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U663/ZN (AOI21D1)    0.062    0.047    0.805 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n225 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U666/Z (CKXOR2D1)    0.031    0.077    0.883 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/N25 (net)     1    0.001    0.000    0.883 r
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_8_/D (DFKCNQD1)    0.031    0.000    0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_product1_reg_8_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/Q (DFQD1)    0.035    0.135    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/q_out[26] (net)     6    0.004    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[26] (mac_8in_bw8_bw_psum20_pr8_3)    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[26] (net)    0.004    0.000    0.135 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U807/ZN (INVD0)    0.059    0.045    0.180 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n414 (net)     4    0.003    0.000    0.180 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U814/ZN (NR2D0)    0.029    0.032    0.212 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n420 (net)     1    0.001    0.000    0.212 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U832/CO (FA1D0)    0.037    0.163    0.375 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n412 (net)     1    0.001    0.000    0.375 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U821/CO (FA1D0)    0.043    0.171    0.546 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n438 (net)     2    0.002    0.000    0.546 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U849/ZN (CKND2D0)    0.056    0.046    0.592 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n497 (net)     2    0.002    0.000    0.592 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U388/ZN (OAI21D0)    0.050    0.054    0.645 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n440 (net)     1    0.001    0.000    0.645 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U850/ZN (AOI21D1)    0.061    0.059    0.705 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n534 (net)     2    0.002    0.000    0.705 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U192/ZN (INVD0)    0.060    0.054    0.759 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n523 (net)     4    0.005    0.000    0.759 f
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U886/ZN (AOI21D1)    0.062    0.047    0.805 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n494 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U888/Z (CKXOR2D1)    0.031    0.077    0.883 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/N57 (net)     1    0.001    0.000    0.883 r
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_8_/D (DFKCNQD1)    0.031    0.000    0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/l_product3_reg_8_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/sum3_stg1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/out_reg_19_/CP (EDFKCNQD1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/out_reg_19_/Q (EDFKCNQD1)    0.025     0.129      0.129 f
  ofifo_inst/col_idx_6__fifo_instance/out[19] (net)     1    0.002           0.000      0.129 f
  ofifo_inst/col_idx_6__fifo_instance/out[19] (fifo_depth16_bw20_simd1_1)    0.000      0.129 f
  ofifo_inst/out[139] (net)                              0.002               0.000      0.129 f
  ofifo_inst/out[139] (ofifo_col8_bw20)                                      0.000      0.129 f
  fifo_out[139] (net)                                    0.002               0.000      0.129 f
  sfp_row_instance/sfp_in[139] (sfp_row_col8_bw8_bw_psum20_bw_psum_out24)    0.000      0.129 f
  sfp_row_instance/sfp_in[139] (net)                     0.002               0.000      0.129 f
  sfp_row_instance/U332/Z (CKBD4)                                  0.055     0.062      0.191 f
  sfp_row_instance/n1328 (net)                 22        0.028               0.000      0.191 f
  sfp_row_instance/U918/ZN (INVD3)                                 0.036     0.034      0.225 r
  sfp_row_instance/n843 (net)                   7        0.009               0.000      0.225 r
  sfp_row_instance/U1282/ZN (OAI21D1)                              0.028     0.025      0.250 f
  sfp_row_instance/n775 (net)                   1        0.001               0.000      0.250 f
  sfp_row_instance/U1283/ZN (CKND2D0)                              0.082     0.054      0.304 r
  sfp_row_instance/abs[121] (net)               3        0.003               0.000      0.304 r
  sfp_row_instance/U1365/ZN (ND2D0)                                0.050     0.053      0.357 f
  sfp_row_instance/n1289 (net)                  2        0.002               0.000      0.357 f
  sfp_row_instance/U216/ZN (INVD0)                                 0.035     0.035      0.391 r
  sfp_row_instance/n862 (net)                   1        0.001               0.000      0.391 r
  sfp_row_instance/U64/ZN (AOI21D1)                                0.035     0.026      0.417 f
  sfp_row_instance/n1287 (net)                  2        0.002               0.000      0.417 f
  sfp_row_instance/U94/ZN (OAI21D1)                                0.060     0.044      0.461 r
  sfp_row_instance/n1273 (net)                  2        0.002               0.000      0.461 r
  sfp_row_instance/U1373/ZN (AOI21D1)                              0.038     0.037      0.498 f
  sfp_row_instance/n1271 (net)                  2        0.002               0.000      0.498 f
  sfp_row_instance/U1376/ZN (OAI21D1)                              0.076     0.054      0.553 r
  sfp_row_instance/n1257 (net)                  3        0.003               0.000      0.553 r
  sfp_row_instance/U79/ZN (AOI21D1)                                0.038     0.043      0.596 f
  sfp_row_instance/n6 (net)                     2        0.002               0.000      0.596 f
  sfp_row_instance/U78/Z (OA21D1)                                  0.037     0.070      0.666 f
  sfp_row_instance/n5 (net)                     4        0.004               0.000      0.666 f
  sfp_row_instance/U93/ZN (OAI21D0)                                0.095     0.070      0.736 r
  sfp_row_instance/n1238 (net)                  1        0.002               0.000      0.736 r
  sfp_row_instance/U1641/ZN (XNR2D0)                               0.032     0.094      0.829 r
  sfp_row_instance/N509 (net)                   1        0.001               0.000      0.829 r
  sfp_row_instance/sum3_stg1_reg_13_/D (EDFKCNQD1)                 0.032     0.000      0.829 r
  data arrival time                                                                     0.829

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/sum3_stg1_reg_13_/CP (EDFKCNQD1)                          0.000      1.000 r
  library setup time                                                        -0.171      0.829
  data required time                                                                    0.829
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.829
  data arrival time                                                                    -0.829
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/key_q[55] (net)    12    0.018    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/b[55] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/b[55] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1858/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1434 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U34/ZN (ND2D2)    0.058    0.053    0.357 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1528 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U69/ZN (OAI22D1)    0.113    0.065    0.422 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1462 (net)     1    0.003    0.000    0.422 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1896/S (HA1D0)    0.036    0.082    0.504 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1457 (net)     2    0.002    0.000    0.504 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U232/ZN (NR2D0)    0.109    0.075    0.578 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1506 (net)     3    0.002    0.000    0.578 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1890/ZN (OAI21D0)    0.054    0.054    0.633 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1458 (net)     1    0.001    0.000    0.633 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1891/ZN (AOI21D1)    0.060    0.059    0.692 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1538 (net)     2    0.002    0.000    0.692 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U32/ZN (INVD0)    0.060    0.053    0.745 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1504 (net)     4    0.005    0.000    0.745 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1923/ZN (AOI21D1)    0.060    0.046    0.791 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1493 (net)     1    0.002    0.000    0.791 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1925/Z (CKXOR2D0)    0.041    0.089    0.881 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/N233 (net)     1    0.001    0.000    0.881 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_8_/D (DFKCNQD1)    0.041    0.000    0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_8_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/key_q[55] (net)    12    0.018    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/b[55] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/b[55] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1858/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1434 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U34/ZN (ND2D2)    0.058    0.053    0.357 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1528 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U69/ZN (OAI22D1)    0.113    0.065    0.422 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1462 (net)     1    0.003    0.000    0.422 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1896/S (HA1D0)    0.036    0.082    0.504 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1457 (net)     2    0.002    0.000    0.504 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U232/ZN (NR2D0)    0.109    0.075    0.578 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1506 (net)     3    0.002    0.000    0.578 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1890/ZN (OAI21D0)    0.054    0.054    0.633 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1458 (net)     1    0.001    0.000    0.633 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1891/ZN (AOI21D1)    0.060    0.059    0.692 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1538 (net)     2    0.002    0.000    0.692 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U32/ZN (INVD0)    0.060    0.053    0.745 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1504 (net)     4    0.005    0.000    0.745 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1915/ZN (AOI21D1)    0.060    0.046    0.791 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1490 (net)     1    0.002    0.000    0.791 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1922/Z (CKXOR2D0)    0.041    0.089    0.881 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/N234 (net)     1    0.001    0.000    0.881 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_9_/D (DFKCNQD1)    0.041    0.000    0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_9_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/Q (DFQD1)    0.025    0.106    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/key_q[10] (net)     2    0.002    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/b[10] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/b[10] (net)    0.002    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U136/ZN (INVD0)    0.072    0.050    0.156 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n166 (net)     8    0.006    0.000    0.156 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U631/ZN (NR2D0)    0.112    0.085    0.241 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/mult_x_2_n113 (net)     1    0.002    0.000    0.241 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U3002/CO (CMPE42D1)    0.033    0.324    0.564 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/mult_x_2_n92 (net)     2    0.002    0.000    0.564 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U107/ZN (CKND2D0)    0.070    0.049    0.613 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n144 (net)     3    0.002    0.000    0.613 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U199/ZN (OAI21D0)    0.050    0.049    0.662 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n109 (net)     1    0.001    0.000    0.662 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U578/ZN (AOI21D1)    0.067    0.063    0.725 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n178 (net)     2    0.002    0.000    0.725 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U579/ZN (INVD1)    0.037    0.039    0.764 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n136 (net)     4    0.005    0.000    0.764 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U590/ZN (AOI21D1)    0.062    0.041    0.805 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n122 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U595/Z (CKXOR2D1)    0.031    0.077    0.882 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/N27 (net)     1    0.001    0.000    0.882 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_10_/D (DFKCNQD1)    0.031    0.000    0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_10_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: sfp_row_instance/sum_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sfp_row_instance/div_inst7/b1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  sfp_row_instance/sum_q_reg_7_/CP (EDFKCNQD1)                     0.000     0.000 #    0.000 r
  sfp_row_instance/sum_q_reg_7_/Q (EDFKCNQD1)                      0.038     0.139      0.139 f
  sfp_row_instance/sum_out[7] (net)             3        0.005               0.000      0.139 f
  sfp_row_instance/U457/ZN (NR2D2)                                 0.047     0.038      0.177 r
  sfp_row_instance/n1395 (net)                  2        0.003               0.000      0.177 r
  sfp_row_instance/U459/ZN (OAI21D2)                               0.046     0.041      0.218 f
  sfp_row_instance/n1401 (net)                  3        0.005               0.000      0.218 f
  sfp_row_instance/U461/ZN (ND2D2)                                 0.025     0.025      0.243 r
  sfp_row_instance/n1358 (net)                  2        0.003               0.000      0.243 r
  sfp_row_instance/U1869/ZN (ND2D2)                                0.035     0.029      0.272 f
  sfp_row_instance/n1385 (net)                  4        0.005               0.000      0.272 f
  sfp_row_instance/U1877/ZN (AOI31D1)                              0.076     0.051      0.323 r
  sfp_row_instance/n1380 (net)                  1        0.002               0.000      0.323 r
  sfp_row_instance/U156/Z (CKXOR2D1)                               0.075     0.128      0.451 f
  sfp_row_instance/n1889 (net)                  8        0.009               0.000      0.451 f
  sfp_row_instance/div_inst7/b[7] (sfp_custom_div_0)                         0.000      0.451 f
  sfp_row_instance/div_inst7/b[7] (net)                  0.009               0.000      0.451 f
  sfp_row_instance/div_inst7/U67/ZN (INVD1)                        0.038     0.037      0.488 r
  sfp_row_instance/div_inst7/n388 (net)         2        0.002               0.000      0.488 r
  sfp_row_instance/div_inst7/U69/ZN (ND2D1)                        0.035     0.032      0.520 f
  sfp_row_instance/div_inst7/n149 (net)         2        0.002               0.000      0.520 f
  sfp_row_instance/div_inst7/U70/ZN (INVD0)                        0.033     0.030      0.550 r
  sfp_row_instance/div_inst7/n3 (net)           1        0.001               0.000      0.550 r
  sfp_row_instance/div_inst7/U72/ZN (ND2D1)                        0.026     0.027      0.577 f
  sfp_row_instance/div_inst7/n4 (net)           1        0.001               0.000      0.577 f
  sfp_row_instance/div_inst7/U73/ZN (NR2D1)                        0.043     0.033      0.610 r
  sfp_row_instance/div_inst7/n5 (net)           1        0.001               0.000      0.610 r
  sfp_row_instance/div_inst7/U74/ZN (ND2D1)                        0.031     0.031      0.641 f
  sfp_row_instance/div_inst7/n6 (net)           1        0.001               0.000      0.641 f
  sfp_row_instance/div_inst7/U75/ZN (INVD1)                        0.021     0.021      0.662 r
  sfp_row_instance/div_inst7/n14 (net)          1        0.001               0.000      0.662 r
  sfp_row_instance/div_inst7/U82/ZN (INR2D2)                       0.059     0.063      0.725 r
  sfp_row_instance/div_inst7/n15 (net)          1        0.004               0.000      0.725 r
  sfp_row_instance/div_inst7/U83/ZN (NR2D4)                        0.059     0.031      0.756 f
  sfp_row_instance/div_inst7/n445 (net)         8        0.014               0.000      0.756 f
  sfp_row_instance/div_inst7/U28/Z (BUFFD2)                        0.045     0.069      0.825 f
  sfp_row_instance/div_inst7/n423 (net)        17        0.014               0.000      0.825 f
  sfp_row_instance/div_inst7/U6/ZN (NR2D0)                         0.064     0.052      0.876 r
  sfp_row_instance/div_inst7/n449 (net)         1        0.001               0.000      0.876 r
  sfp_row_instance/div_inst7/b1_reg_18_/D (DFKCNQD1)               0.064     0.000      0.876 r
  data arrival time                                                                     0.876

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  sfp_row_instance/div_inst7/b1_reg_18_/CP (DFKCNQD1)                        0.000      1.000 r
  library setup time                                                        -0.124      0.876
  data required time                                                                    0.876
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.876
  data arrival time                                                                    -0.876
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/Q (DFQD1)    0.156    0.177    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/key_q[55] (net)    12    0.018    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/b[55] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/b[55] (net)    0.018    0.000    0.177 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1858/Z (CKXOR2D0)    0.062    0.127    0.304 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1434 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U34/ZN (ND2D2)    0.058    0.053    0.357 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1528 (net)     9    0.009    0.000    0.357 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U69/ZN (OAI22D1)    0.113    0.065    0.422 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1462 (net)     1    0.003    0.000    0.422 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1896/S (HA1D0)    0.036    0.082    0.504 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1457 (net)     2    0.002    0.000    0.504 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U232/ZN (NR2D0)    0.109    0.075    0.578 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1506 (net)     3    0.002    0.000    0.578 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1890/ZN (OAI21D0)    0.054    0.054    0.633 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1458 (net)     1    0.001    0.000    0.633 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1891/ZN (AOI21D1)    0.060    0.059    0.692 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1538 (net)     2    0.002    0.000    0.692 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U32/ZN (INVD0)    0.060    0.053    0.745 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1504 (net)     4    0.005    0.000    0.745 f
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1928/ZN (AOI21D1)    0.060    0.046    0.791 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n1500 (net)     1    0.002    0.000    0.791 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U1931/Z (CKXOR2D0)    0.041    0.089    0.881 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/N232 (net)     1    0.001    0.000    0.881 r
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_7_/D (DFKCNQD1)    0.041    0.000    0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/h_product6_reg_7_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/Q (DFQD1)    0.025    0.106    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/key_q[10] (net)     2    0.002    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/b[10] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/b[10] (net)    0.002    0.000    0.106 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U136/ZN (INVD0)    0.072    0.050    0.156 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n166 (net)     8    0.006    0.000    0.156 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U631/ZN (NR2D0)    0.112    0.085    0.241 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/mult_x_2_n113 (net)     1    0.002    0.000    0.241 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U3002/CO (CMPE42D1)    0.033    0.324    0.564 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/mult_x_2_n92 (net)     2    0.002    0.000    0.564 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U107/ZN (CKND2D0)    0.070    0.049    0.613 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n144 (net)     3    0.002    0.000    0.613 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U199/ZN (OAI21D0)    0.050    0.049    0.662 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n109 (net)     1    0.001    0.000    0.662 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U578/ZN (AOI21D1)    0.067    0.063    0.725 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n178 (net)     2    0.002    0.000    0.725 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U579/ZN (INVD1)    0.037    0.039    0.764 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n136 (net)     4    0.005    0.000    0.764 f
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U602/ZN (AOI21D1)    0.062    0.041    0.805 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n132 (net)     1    0.002    0.000    0.805 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U605/Z (CKXOR2D1)    0.031    0.077    0.882 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/N25 (net)     1    0.001    0.000    0.882 r
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_8_/D (DFKCNQD1)    0.031    0.000    0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/l_product1_reg_8_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U74/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n391 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U75/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n392 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U76/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n393 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U77/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n394 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U78/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n395 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U79/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n396 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U80/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n397 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U81/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n398 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U82/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n399 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_12_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_12_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U83/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n400 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U84/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n401 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U85/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n402 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U86/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n403 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U87/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n404 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U88/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n405 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U89/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n406 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U90/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n407 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U91/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n408 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U92/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n409 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_7__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_7__fifo_instance/U16/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_7__fifo_instance/U32/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/n22 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_7__fifo_instance/U5/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/n23 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_7__fifo_instance/U93/Z (OA22D0)               0.047     0.136      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/n410 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U354/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n672 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U355/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n673 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U356/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n674 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_17_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_17_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U357/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n675 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U358/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n676 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U359/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n677 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U360/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n678 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_13_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_13_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U361/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n679 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U362/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n680 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_11_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_11_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U363/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n681 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U364/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n682 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U365/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n683 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U366/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n684 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_7_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_7_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U367/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n685 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U368/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n686 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_5_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_5_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U369/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n687 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U370/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n688 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U371/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n689 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U372/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n690 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_3__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_3__fifo_instance/U20/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_3__fifo_instance/U25/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_3__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_3__fifo_instance/U373/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/n691 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U357/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n675 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U358/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n676 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U359/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n677 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_14_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_14_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U360/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n678 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U361/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n679 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U362/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n680 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U363/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n681 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_10_/D (DFQD1)         0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_10_/CP (DFQD1)                  0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U364/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n682 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U365/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n683 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U366/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n684 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U367/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n685 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_6_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_6_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U368/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n686 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U369/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n687 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U370/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n688 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_3_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_3_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U371/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n689 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U372/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n690 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div_6   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_5   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_4   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_3   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_2   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_1   ZeroWireload          tcbn65gpluswc
  sfp_custom_div_0   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gpluswc
  sram_w8_64b_0      ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gpluswc
  sfp_custom_div_7   ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w8_160b       ZeroWireload          tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20_bw_psum_out24 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  sram_w8_64b_1      ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CP (EDFKCND1)    0.000    0.000 #    0.000 r
  ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/QN (EDFKCND1)    0.092    0.210     0.210 r
  ofifo_inst/col_idx_5__fifo_instance/n383 (net)     8    0.010              0.000      0.210 r
  ofifo_inst/col_idx_5__fifo_instance/U21/ZN (ND4D3)               0.117     0.072      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/n55 (net)     4    0.003               0.000      0.283 f
  ofifo_inst/col_idx_5__fifo_instance/U26/ZN (NR2D0)               0.526     0.321      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/n56 (net)    21    0.015               0.000      0.604 r
  ofifo_inst/col_idx_5__fifo_instance/U4/ZN (INVD0)                0.242     0.241      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/n57 (net)    20    0.016               0.000      0.844 f
  ofifo_inst/col_idx_5__fifo_instance/U373/Z (OA22D0)              0.047     0.136      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/n691 (net)     1    0.001              0.000      0.980 f
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/D (DFQD1)          0.047     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/CP (DFQD1)                   0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


1
