<stg><name>Layer_norm</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="36" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %mean = alloca i64 1

]]></Node>
<StgValue><ssdm name="mean"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %mean2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mean2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %var = alloca i64 1

]]></Node>
<StgValue><ssdm name="var"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_269_1, i32 %mean

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_273_2, i32 %mean2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:8 %store_ln277 = store i4 0, i4 %i7

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v234, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v233, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_269_1, i32 %mean

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_273_2, i32 %mean2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln277 = br void %l_j10

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_j10:0 %i7_2 = load i4 %i7

]]></Node>
<StgValue><ssdm name="i7_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j10:1 %icmp_ln277 = icmp_eq  i4 %i7_2, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j10:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j10:3 %add_ln277 = add i4 %i7_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln277"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j10:4 %br_ln277 = br i1 %icmp_ln277, void %l_j10.split, void %l_j11.preheader

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
l_j10.split:0 %zext_ln277 = zext i4 %i7_2

]]></Node>
<StgValue><ssdm name="zext_ln277"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j10.split:6 %mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j10.split:7 %mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="mean2_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
l_j10.split:8 %mean_load = load i4 %mean_addr

]]></Node>
<StgValue><ssdm name="mean_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
l_j10.split:9 %mean2_load = load i4 %mean2_addr

]]></Node>
<StgValue><ssdm name="mean2_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j10.split:11 %store_ln277 = store i4 %add_ln277, i4 %i7

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32">
<![CDATA[
l_j11.preheader:0 %i8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j11.preheader:1 %store_ln302 = store i4 0, i4 %i8

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
l_j11.preheader:2 %br_ln302 = br void %l_j11

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
l_j10.split:8 %mean_load = load i4 %mean_addr

]]></Node>
<StgValue><ssdm name="mean_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
l_j10.split:9 %mean2_load = load i4 %mean2_addr

]]></Node>
<StgValue><ssdm name="mean2_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_j10.split:1 %tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i7_2, i10 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_j10.split:2 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i7_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="12">
<![CDATA[
l_j10.split:3 %zext_ln280 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_j10.split:4 %sub_ln280 = sub i14 %tmp, i14 %zext_ln280

]]></Node>
<StgValue><ssdm name="sub_ln280"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="14" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
l_j10.split:10 %call_ln286 = call void @Layer_norm_Pipeline_l_j10, i32 %mean2_load, i32 %mean_load, i32 %var, i4 %i7_2, i32 %mean2, i32 %mean, i14 %sub_ln280, i32 %v124

]]></Node>
<StgValue><ssdm name="call_ln286"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j10.split:5 %specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln277"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="14" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
l_j10.split:10 %call_ln286 = call void @Layer_norm_Pipeline_l_j10, i32 %mean2_load, i32 %mean_load, i32 %var, i4 %i7_2, i32 %mean2, i32 %mean, i14 %sub_ln280, i32 %v124

]]></Node>
<StgValue><ssdm name="call_ln286"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
l_j10.split:12 %br_ln277 = br void %l_j10

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_j11:0 %i8_2 = load i4 %i8

]]></Node>
<StgValue><ssdm name="i8_2"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j11:1 %icmp_ln302 = icmp_eq  i4 %i8_2, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j11:2 %empty_380 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j11:3 %add_ln302 = add i4 %i8_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j11:4 %br_ln302 = br i1 %icmp_ln302, void %l_j11.split, void %for.end96

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
l_j11.split:0 %zext_ln302 = zext i4 %i8_2

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j11.split:6 %mean_addr_2 = getelementptr i32 %mean, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="mean_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j11.split:7 %var_addr = getelementptr i32 %var, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="var_addr"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
l_j11.split:8 %mean_load_2 = load i4 %mean_addr_2

]]></Node>
<StgValue><ssdm name="mean_load_2"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
l_j11.split:9 %var_load = load i4 %var_addr

]]></Node>
<StgValue><ssdm name="var_load"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j11.split:15 %store_ln302 = store i4 %add_ln302, i4 %i8

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.end96:0 %ret_ln319 = ret

]]></Node>
<StgValue><ssdm name="ret_ln319"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
l_j11.split:8 %mean_load_2 = load i4 %mean_addr_2

]]></Node>
<StgValue><ssdm name="mean_load_2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
l_j11.split:9 %var_load = load i4 %var_addr

]]></Node>
<StgValue><ssdm name="var_load"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
l_j11.split:10 %conv = fpext i32 %var_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
l_j11.split:10 %conv = fpext i32 %var_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j11.split:11 %add4 = dadd i64 %conv, i64 1e-05

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j11.split:11 %add4 = dadd i64 %conv, i64 1e-05

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j11.split:11 %add4 = dadd i64 %conv, i64 1e-05

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j11.split:11 %add4 = dadd i64 %conv, i64 1e-05

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="93" st_id="14" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j11.split:11 %add4 = dadd i64 %conv, i64 1e-05

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="94" st_id="15" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j11.split:11 %add4 = dadd i64 %conv, i64 1e-05

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="95" st_id="16" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j11.split:11 %add4 = dadd i64 %conv, i64 1e-05

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="96" st_id="17" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
l_j11.split:12 %v = fptrunc i64 %add4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="97" st_id="18" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
l_j11.split:12 %v = fptrunc i64 %add4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="98" st_id="19" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="99" st_id="20" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="100" st_id="21" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="101" st_id="22" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="102" st_id="23" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="103" st_id="24" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="104" st_id="25" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="105" st_id="26" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="106" st_id="27" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="107" st_id="28" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="108" st_id="29" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="109" st_id="30" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="110" st_id="31" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="111" st_id="32" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="112" st_id="33" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="113" st_id="34" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j11.split:13 %v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="114" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_j11.split:1 %tmp_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i8_2, i10 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="115" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_j11.split:2 %tmp_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i8_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="116" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="12">
<![CDATA[
l_j11.split:3 %zext_ln306 = zext i12 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="117" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_j11.split:4 %sub_ln306 = sub i14 %tmp_35, i14 %zext_ln306

]]></Node>
<StgValue><ssdm name="sub_ln306"/></StgValue>
</operation>

<operation id="118" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
l_j11.split:14 %call_ln306 = call void @Layer_norm_Pipeline_l_j11, i14 %sub_ln306, i32 %v124, i32 %v127, i32 %v233, i32 %mean_load_2, i32 %v2, i32 %v234

]]></Node>
<StgValue><ssdm name="call_ln306"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="119" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j11.split:5 %specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln302"/></StgValue>
</operation>

<operation id="120" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
l_j11.split:14 %call_ln306 = call void @Layer_norm_Pipeline_l_j11, i14 %sub_ln306, i32 %v124, i32 %v127, i32 %v233, i32 %mean_load_2, i32 %v2, i32 %v234

]]></Node>
<StgValue><ssdm name="call_ln306"/></StgValue>
</operation>

<operation id="121" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
l_j11.split:16 %br_ln302 = br void %l_j11

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="161" name="v124" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v124"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="v233" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v233"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="v234" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v234"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="v127" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v127"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="166" from="StgValue_165" to="i7" fromId="165" toId="37">
</dataflow>
<dataflow id="168" from="StgValue_167" to="mean" fromId="167" toId="38">
</dataflow>
<dataflow id="169" from="StgValue_167" to="mean2" fromId="167" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_167" to="var" fromId="167" toId="40">
</dataflow>
<dataflow id="172" from="Layer_norm_Pipeline_VITIS_LOOP_269_1" to="call_ln0" fromId="171" toId="41">
</dataflow>
<dataflow id="173" from="mean" to="call_ln0" fromId="38" toId="41">
</dataflow>
<dataflow id="175" from="Layer_norm_Pipeline_VITIS_LOOP_273_2" to="call_ln0" fromId="174" toId="42">
</dataflow>
<dataflow id="176" from="mean2" to="call_ln0" fromId="39" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln277" fromId="177" toId="43">
</dataflow>
<dataflow id="179" from="i7" to="store_ln277" fromId="37" toId="43">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="180" toId="44">
</dataflow>
<dataflow id="182" from="v234" to="specinterface_ln0" fromId="163" toId="44">
</dataflow>
<dataflow id="184" from="empty_46" to="specinterface_ln0" fromId="183" toId="44">
</dataflow>
<dataflow id="186" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="44">
</dataflow>
<dataflow id="187" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="44">
</dataflow>
<dataflow id="189" from="empty_35" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="191" from="StgValue_190" to="specinterface_ln0" fromId="190" toId="44">
</dataflow>
<dataflow id="192" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="44">
</dataflow>
<dataflow id="193" from="empty_35" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="194" from="empty_35" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="195" from="empty_35" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="196" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="44">
</dataflow>
<dataflow id="197" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="44">
</dataflow>
<dataflow id="198" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="44">
</dataflow>
<dataflow id="199" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="44">
</dataflow>
<dataflow id="200" from="empty_35" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="201" from="empty_35" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="202" from="StgValue_190" to="specinterface_ln0" fromId="190" toId="44">
</dataflow>
<dataflow id="203" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="44">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="180" toId="45">
</dataflow>
<dataflow id="205" from="v233" to="specinterface_ln0" fromId="162" toId="45">
</dataflow>
<dataflow id="206" from="empty_46" to="specinterface_ln0" fromId="183" toId="45">
</dataflow>
<dataflow id="207" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="208" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="209" from="empty_35" to="specinterface_ln0" fromId="188" toId="45">
</dataflow>
<dataflow id="210" from="StgValue_190" to="specinterface_ln0" fromId="190" toId="45">
</dataflow>
<dataflow id="211" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="212" from="empty_35" to="specinterface_ln0" fromId="188" toId="45">
</dataflow>
<dataflow id="213" from="empty_35" to="specinterface_ln0" fromId="188" toId="45">
</dataflow>
<dataflow id="214" from="empty_35" to="specinterface_ln0" fromId="188" toId="45">
</dataflow>
<dataflow id="215" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="216" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="217" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="218" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="219" from="empty_35" to="specinterface_ln0" fromId="188" toId="45">
</dataflow>
<dataflow id="220" from="empty_35" to="specinterface_ln0" fromId="188" toId="45">
</dataflow>
<dataflow id="221" from="StgValue_190" to="specinterface_ln0" fromId="190" toId="45">
</dataflow>
<dataflow id="222" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="45">
</dataflow>
<dataflow id="223" from="Layer_norm_Pipeline_VITIS_LOOP_269_1" to="call_ln0" fromId="171" toId="46">
</dataflow>
<dataflow id="224" from="mean" to="call_ln0" fromId="38" toId="46">
</dataflow>
<dataflow id="225" from="Layer_norm_Pipeline_VITIS_LOOP_273_2" to="call_ln0" fromId="174" toId="47">
</dataflow>
<dataflow id="226" from="mean2" to="call_ln0" fromId="39" toId="47">
</dataflow>
<dataflow id="227" from="i7" to="i7_2" fromId="37" toId="49">
</dataflow>
<dataflow id="228" from="i7_2" to="icmp_ln277" fromId="49" toId="50">
</dataflow>
<dataflow id="230" from="StgValue_229" to="icmp_ln277" fromId="229" toId="50">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="231" toId="51">
</dataflow>
<dataflow id="234" from="StgValue_233" to="empty" fromId="233" toId="51">
</dataflow>
<dataflow id="235" from="StgValue_233" to="empty" fromId="233" toId="51">
</dataflow>
<dataflow id="236" from="StgValue_233" to="empty" fromId="233" toId="51">
</dataflow>
<dataflow id="237" from="i7_2" to="add_ln277" fromId="49" toId="52">
</dataflow>
<dataflow id="239" from="StgValue_238" to="add_ln277" fromId="238" toId="52">
</dataflow>
<dataflow id="240" from="icmp_ln277" to="br_ln277" fromId="50" toId="53">
</dataflow>
<dataflow id="241" from="i7_2" to="zext_ln277" fromId="49" toId="54">
</dataflow>
<dataflow id="242" from="mean" to="mean_addr" fromId="38" toId="55">
</dataflow>
<dataflow id="244" from="StgValue_243" to="mean_addr" fromId="243" toId="55">
</dataflow>
<dataflow id="245" from="zext_ln277" to="mean_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="246" from="mean2" to="mean2_addr" fromId="39" toId="56">
</dataflow>
<dataflow id="247" from="StgValue_243" to="mean2_addr" fromId="243" toId="56">
</dataflow>
<dataflow id="248" from="zext_ln277" to="mean2_addr" fromId="54" toId="56">
</dataflow>
<dataflow id="249" from="mean_addr" to="mean_load" fromId="55" toId="57">
</dataflow>
<dataflow id="250" from="mean2_addr" to="mean2_load" fromId="56" toId="58">
</dataflow>
<dataflow id="251" from="add_ln277" to="store_ln277" fromId="52" toId="59">
</dataflow>
<dataflow id="252" from="i7" to="store_ln277" fromId="37" toId="59">
</dataflow>
<dataflow id="253" from="StgValue_165" to="i8" fromId="165" toId="60">
</dataflow>
<dataflow id="254" from="StgValue_177" to="store_ln302" fromId="177" toId="61">
</dataflow>
<dataflow id="255" from="i8" to="store_ln302" fromId="60" toId="61">
</dataflow>
<dataflow id="256" from="mean_addr" to="mean_load" fromId="55" toId="63">
</dataflow>
<dataflow id="257" from="mean2_addr" to="mean2_load" fromId="56" toId="64">
</dataflow>
<dataflow id="259" from="_ssdm_op_BitConcatenate.i14.i4.i10" to="tmp" fromId="258" toId="65">
</dataflow>
<dataflow id="260" from="i7_2" to="tmp" fromId="49" toId="65">
</dataflow>
<dataflow id="262" from="StgValue_261" to="tmp" fromId="261" toId="65">
</dataflow>
<dataflow id="264" from="_ssdm_op_BitConcatenate.i12.i4.i8" to="tmp_s" fromId="263" toId="66">
</dataflow>
<dataflow id="265" from="i7_2" to="tmp_s" fromId="49" toId="66">
</dataflow>
<dataflow id="267" from="StgValue_266" to="tmp_s" fromId="266" toId="66">
</dataflow>
<dataflow id="268" from="tmp_s" to="zext_ln280" fromId="66" toId="67">
</dataflow>
<dataflow id="269" from="tmp" to="sub_ln280" fromId="65" toId="68">
</dataflow>
<dataflow id="270" from="zext_ln280" to="sub_ln280" fromId="67" toId="68">
</dataflow>
<dataflow id="272" from="Layer_norm_Pipeline_l_j10" to="call_ln286" fromId="271" toId="69">
</dataflow>
<dataflow id="273" from="mean2_load" to="call_ln286" fromId="64" toId="69">
</dataflow>
<dataflow id="274" from="mean_load" to="call_ln286" fromId="63" toId="69">
</dataflow>
<dataflow id="275" from="var" to="call_ln286" fromId="40" toId="69">
</dataflow>
<dataflow id="276" from="i7_2" to="call_ln286" fromId="49" toId="69">
</dataflow>
<dataflow id="277" from="mean2" to="call_ln286" fromId="39" toId="69">
</dataflow>
<dataflow id="278" from="mean" to="call_ln286" fromId="38" toId="69">
</dataflow>
<dataflow id="279" from="sub_ln280" to="call_ln286" fromId="68" toId="69">
</dataflow>
<dataflow id="280" from="v124" to="call_ln286" fromId="161" toId="69">
</dataflow>
<dataflow id="282" from="_ssdm_op_SpecLoopName" to="specloopname_ln277" fromId="281" toId="70">
</dataflow>
<dataflow id="284" from="empty_47" to="specloopname_ln277" fromId="283" toId="70">
</dataflow>
<dataflow id="285" from="Layer_norm_Pipeline_l_j10" to="call_ln286" fromId="271" toId="71">
</dataflow>
<dataflow id="286" from="mean2_load" to="call_ln286" fromId="64" toId="71">
</dataflow>
<dataflow id="287" from="mean_load" to="call_ln286" fromId="63" toId="71">
</dataflow>
<dataflow id="288" from="var" to="call_ln286" fromId="40" toId="71">
</dataflow>
<dataflow id="289" from="i7_2" to="call_ln286" fromId="49" toId="71">
</dataflow>
<dataflow id="290" from="mean2" to="call_ln286" fromId="39" toId="71">
</dataflow>
<dataflow id="291" from="mean" to="call_ln286" fromId="38" toId="71">
</dataflow>
<dataflow id="292" from="sub_ln280" to="call_ln286" fromId="68" toId="71">
</dataflow>
<dataflow id="293" from="v124" to="call_ln286" fromId="161" toId="71">
</dataflow>
<dataflow id="294" from="i8" to="i8_2" fromId="60" toId="73">
</dataflow>
<dataflow id="295" from="i8_2" to="icmp_ln302" fromId="73" toId="74">
</dataflow>
<dataflow id="296" from="StgValue_229" to="icmp_ln302" fromId="229" toId="74">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecLoopTripCount" to="empty_380" fromId="231" toId="75">
</dataflow>
<dataflow id="298" from="StgValue_233" to="empty_380" fromId="233" toId="75">
</dataflow>
<dataflow id="299" from="StgValue_233" to="empty_380" fromId="233" toId="75">
</dataflow>
<dataflow id="300" from="StgValue_233" to="empty_380" fromId="233" toId="75">
</dataflow>
<dataflow id="301" from="i8_2" to="add_ln302" fromId="73" toId="76">
</dataflow>
<dataflow id="302" from="StgValue_238" to="add_ln302" fromId="238" toId="76">
</dataflow>
<dataflow id="303" from="icmp_ln302" to="br_ln302" fromId="74" toId="77">
</dataflow>
<dataflow id="304" from="i8_2" to="zext_ln302" fromId="73" toId="78">
</dataflow>
<dataflow id="305" from="mean" to="mean_addr_2" fromId="38" toId="79">
</dataflow>
<dataflow id="306" from="StgValue_243" to="mean_addr_2" fromId="243" toId="79">
</dataflow>
<dataflow id="307" from="zext_ln302" to="mean_addr_2" fromId="78" toId="79">
</dataflow>
<dataflow id="308" from="var" to="var_addr" fromId="40" toId="80">
</dataflow>
<dataflow id="309" from="StgValue_243" to="var_addr" fromId="243" toId="80">
</dataflow>
<dataflow id="310" from="zext_ln302" to="var_addr" fromId="78" toId="80">
</dataflow>
<dataflow id="311" from="mean_addr_2" to="mean_load_2" fromId="79" toId="81">
</dataflow>
<dataflow id="312" from="var_addr" to="var_load" fromId="80" toId="82">
</dataflow>
<dataflow id="313" from="add_ln302" to="store_ln302" fromId="76" toId="83">
</dataflow>
<dataflow id="314" from="i8" to="store_ln302" fromId="60" toId="83">
</dataflow>
<dataflow id="315" from="mean_addr_2" to="mean_load_2" fromId="79" toId="85">
</dataflow>
<dataflow id="316" from="var_addr" to="var_load" fromId="80" toId="86">
</dataflow>
<dataflow id="317" from="var_load" to="conv" fromId="86" toId="87">
</dataflow>
<dataflow id="318" from="var_load" to="conv" fromId="86" toId="88">
</dataflow>
<dataflow id="319" from="conv" to="add4" fromId="88" toId="89">
</dataflow>
<dataflow id="321" from="StgValue_320" to="add4" fromId="320" toId="89">
</dataflow>
<dataflow id="322" from="conv" to="add4" fromId="88" toId="90">
</dataflow>
<dataflow id="323" from="StgValue_320" to="add4" fromId="320" toId="90">
</dataflow>
<dataflow id="324" from="conv" to="add4" fromId="88" toId="91">
</dataflow>
<dataflow id="325" from="StgValue_320" to="add4" fromId="320" toId="91">
</dataflow>
<dataflow id="326" from="conv" to="add4" fromId="88" toId="92">
</dataflow>
<dataflow id="327" from="StgValue_320" to="add4" fromId="320" toId="92">
</dataflow>
<dataflow id="328" from="conv" to="add4" fromId="88" toId="93">
</dataflow>
<dataflow id="329" from="StgValue_320" to="add4" fromId="320" toId="93">
</dataflow>
<dataflow id="330" from="conv" to="add4" fromId="88" toId="94">
</dataflow>
<dataflow id="331" from="StgValue_320" to="add4" fromId="320" toId="94">
</dataflow>
<dataflow id="332" from="conv" to="add4" fromId="88" toId="95">
</dataflow>
<dataflow id="333" from="StgValue_320" to="add4" fromId="320" toId="95">
</dataflow>
<dataflow id="334" from="add4" to="v" fromId="95" toId="96">
</dataflow>
<dataflow id="335" from="add4" to="v" fromId="95" toId="97">
</dataflow>
<dataflow id="337" from="llvm.sqrt.f32" to="v2" fromId="336" toId="98">
</dataflow>
<dataflow id="338" from="v" to="v2" fromId="97" toId="98">
</dataflow>
<dataflow id="339" from="llvm.sqrt.f32" to="v2" fromId="336" toId="99">
</dataflow>
<dataflow id="340" from="v" to="v2" fromId="97" toId="99">
</dataflow>
<dataflow id="341" from="llvm.sqrt.f32" to="v2" fromId="336" toId="100">
</dataflow>
<dataflow id="342" from="v" to="v2" fromId="97" toId="100">
</dataflow>
<dataflow id="343" from="llvm.sqrt.f32" to="v2" fromId="336" toId="101">
</dataflow>
<dataflow id="344" from="v" to="v2" fromId="97" toId="101">
</dataflow>
<dataflow id="345" from="llvm.sqrt.f32" to="v2" fromId="336" toId="102">
</dataflow>
<dataflow id="346" from="v" to="v2" fromId="97" toId="102">
</dataflow>
<dataflow id="347" from="llvm.sqrt.f32" to="v2" fromId="336" toId="103">
</dataflow>
<dataflow id="348" from="v" to="v2" fromId="97" toId="103">
</dataflow>
<dataflow id="349" from="llvm.sqrt.f32" to="v2" fromId="336" toId="104">
</dataflow>
<dataflow id="350" from="v" to="v2" fromId="97" toId="104">
</dataflow>
<dataflow id="351" from="llvm.sqrt.f32" to="v2" fromId="336" toId="105">
</dataflow>
<dataflow id="352" from="v" to="v2" fromId="97" toId="105">
</dataflow>
<dataflow id="353" from="llvm.sqrt.f32" to="v2" fromId="336" toId="106">
</dataflow>
<dataflow id="354" from="v" to="v2" fromId="97" toId="106">
</dataflow>
<dataflow id="355" from="llvm.sqrt.f32" to="v2" fromId="336" toId="107">
</dataflow>
<dataflow id="356" from="v" to="v2" fromId="97" toId="107">
</dataflow>
<dataflow id="357" from="llvm.sqrt.f32" to="v2" fromId="336" toId="108">
</dataflow>
<dataflow id="358" from="v" to="v2" fromId="97" toId="108">
</dataflow>
<dataflow id="359" from="llvm.sqrt.f32" to="v2" fromId="336" toId="109">
</dataflow>
<dataflow id="360" from="v" to="v2" fromId="97" toId="109">
</dataflow>
<dataflow id="361" from="llvm.sqrt.f32" to="v2" fromId="336" toId="110">
</dataflow>
<dataflow id="362" from="v" to="v2" fromId="97" toId="110">
</dataflow>
<dataflow id="363" from="llvm.sqrt.f32" to="v2" fromId="336" toId="111">
</dataflow>
<dataflow id="364" from="v" to="v2" fromId="97" toId="111">
</dataflow>
<dataflow id="365" from="llvm.sqrt.f32" to="v2" fromId="336" toId="112">
</dataflow>
<dataflow id="366" from="v" to="v2" fromId="97" toId="112">
</dataflow>
<dataflow id="367" from="llvm.sqrt.f32" to="v2" fromId="336" toId="113">
</dataflow>
<dataflow id="368" from="v" to="v2" fromId="97" toId="113">
</dataflow>
<dataflow id="369" from="_ssdm_op_BitConcatenate.i14.i4.i10" to="tmp_35" fromId="258" toId="114">
</dataflow>
<dataflow id="370" from="i8_2" to="tmp_35" fromId="73" toId="114">
</dataflow>
<dataflow id="371" from="StgValue_261" to="tmp_35" fromId="261" toId="114">
</dataflow>
<dataflow id="372" from="_ssdm_op_BitConcatenate.i12.i4.i8" to="tmp_36" fromId="263" toId="115">
</dataflow>
<dataflow id="373" from="i8_2" to="tmp_36" fromId="73" toId="115">
</dataflow>
<dataflow id="374" from="StgValue_266" to="tmp_36" fromId="266" toId="115">
</dataflow>
<dataflow id="375" from="tmp_36" to="zext_ln306" fromId="115" toId="116">
</dataflow>
<dataflow id="376" from="tmp_35" to="sub_ln306" fromId="114" toId="117">
</dataflow>
<dataflow id="377" from="zext_ln306" to="sub_ln306" fromId="116" toId="117">
</dataflow>
<dataflow id="379" from="Layer_norm_Pipeline_l_j11" to="call_ln306" fromId="378" toId="118">
</dataflow>
<dataflow id="380" from="sub_ln306" to="call_ln306" fromId="117" toId="118">
</dataflow>
<dataflow id="381" from="v124" to="call_ln306" fromId="161" toId="118">
</dataflow>
<dataflow id="382" from="v127" to="call_ln306" fromId="164" toId="118">
</dataflow>
<dataflow id="383" from="v233" to="call_ln306" fromId="162" toId="118">
</dataflow>
<dataflow id="384" from="mean_load_2" to="call_ln306" fromId="85" toId="118">
</dataflow>
<dataflow id="385" from="v2" to="call_ln306" fromId="113" toId="118">
</dataflow>
<dataflow id="386" from="v234" to="call_ln306" fromId="163" toId="118">
</dataflow>
<dataflow id="387" from="_ssdm_op_SpecLoopName" to="specloopname_ln302" fromId="281" toId="119">
</dataflow>
<dataflow id="389" from="empty_26" to="specloopname_ln302" fromId="388" toId="119">
</dataflow>
<dataflow id="390" from="Layer_norm_Pipeline_l_j11" to="call_ln306" fromId="378" toId="120">
</dataflow>
<dataflow id="391" from="sub_ln306" to="call_ln306" fromId="117" toId="120">
</dataflow>
<dataflow id="392" from="v124" to="call_ln306" fromId="161" toId="120">
</dataflow>
<dataflow id="393" from="v127" to="call_ln306" fromId="164" toId="120">
</dataflow>
<dataflow id="394" from="v233" to="call_ln306" fromId="162" toId="120">
</dataflow>
<dataflow id="395" from="mean_load_2" to="call_ln306" fromId="85" toId="120">
</dataflow>
<dataflow id="396" from="v2" to="call_ln306" fromId="113" toId="120">
</dataflow>
<dataflow id="397" from="v234" to="call_ln306" fromId="163" toId="120">
</dataflow>
<dataflow id="398" from="icmp_ln277" to="StgValue_3" fromId="50" toId="3">
</dataflow>
<dataflow id="399" from="icmp_ln302" to="StgValue_7" fromId="74" toId="7">
</dataflow>
</dataflows>


</stg>
