// Seed: 3347945276
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    output wire  id_2,
    input  wand  id_3
);
  logic id_5;
  ;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    output wire id_6,
    input tri id_7,
    input wire id_8,
    output tri id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wand id_12,
    output tri id_13,
    input wand id_14,
    output uwire id_15,
    input uwire id_16,
    input uwire id_17,
    input uwire id_18,
    output supply1 id_19,
    output tri1 id_20,
    inout supply0 id_21,
    output tri0 id_22,
    output uwire id_23
);
  assign id_13 = 1;
  assign id_9  = -1 == (id_10 - id_8) ^ 1;
  logic id_25;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_15,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
