#include "headers/cpu/cpu.h" //Basic types!

CPU_Timings CPUInformation[NUMCPUS][2][0x100] = {
	{
		{ //16-bit!
			{ 1,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 1,1,1,0,1,0,0,0x01 }, //01
			{ 1,1,0,0,0,1,0,0x01 }, //02
			{ 1,1,1,0,0,1,0,0x01 }, //03
			{ 1,0,0,0,0,0,1,0x04 }, //04
			{ 1,0,0,0,0,0,2,0x04 }, //05
			{ 1,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 1,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 1,1,0,0,1,0,0,0x01 }, //08 OR
			{ 1,1,1,0,1,0,0,0x01 }, //09
			{ 1,1,0,0,0,1,0,0x01 }, //0A
			{ 1,1,1,0,0,1,0,0x01 }, //0B
			{ 1,0,0,0,0,0,1,0x04 }, //0C
			{ 1,0,0,0,0,0,2,0x04 }, //0D
			{ 1,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 1,0,0,0,0,0,0,0x10 }, //0F POP CS
			{ 1,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 1,1,1,0,1,0,0,0x01 }, //11
			{ 1,1,0,0,0,1,0,0x01 }, //12
			{ 1,1,1,0,0,1,0,0x01 }, //13
			{ 1,0,0,0,0,0,1,0x04 }, //14
			{ 1,0,0,0,0,0,2,0x04 }, //15
			{ 1,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 1,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 1,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 1,1,1,0,1,0,0,0x01 }, //19
			{ 1,1,0,0,0,1,0,0x01 }, //1A
			{ 1,1,1,0,0,1,0,0x01 }, //1B
			{ 1,0,0,0,0,0,1,0x04 }, //1C
			{ 1,0,0,0,0,0,2,0x04 }, //1D
			{ 1,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 1,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 1,1,0,0,1,0,0,0x01 }, //20 AND
			{ 1,1,1,0,1,0,0,0x01 }, //21
			{ 1,1,0,0,0,1,0,0x01 }, //22
			{ 1,1,1,0,0,1,0,0x01 }, //23
			{ 1,0,0,0,0,0,1,0x04 }, //24
			{ 1,0,0,0,0,0,2,0x04 }, //25
			{ 1,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 1,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 1,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 1,1,1,0,1,0,0,0x01 }, //29
			{ 1,1,0,0,0,1,0,0x01 }, //2A
			{ 1,1,1,0,0,1,0,0x01 }, //2B
			{ 1,0,0,0,0,0,1,0x04 }, //2C
			{ 1,0,0,0,0,0,2,0x04 }, //2D
			{ 1,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 1,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 1,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 1,1,1,0,1,0,0,0x01 }, //31
			{ 1,1,0,0,0,1,0,0x01 }, //32
			{ 1,1,1,0,0,1,0,0x01 }, //33
			{ 1,0,0,0,0,0,1,0x04 }, //34
			{ 1,0,0,0,0,0,2,0x04 }, //35
			{ 1,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 1,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 1,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 1,1,1,0,1,0,0,0x01 }, //39
			{ 1,1,0,0,0,1,0,0x01 }, //3A
			{ 1,1,1,0,0,1,0,0x01 }, //3B
			{ 1,0,0,0,0,0,1,0x04 }, //3C
			{ 1,0,0,0,0,0,2,0x04 }, //3D
			{ 1,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 1,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 1,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 1,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 1,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 1,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 1,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 1,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 1,1,1,0,1,0,2,0x00 }, //81 GRP1
			{ 1,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 1,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 1,1,0,0,0,1,0,0x00 }, //84 TEST
			{ 1,1,1,0,0,1,0,0x00 }, //85 TEST
			{ 1,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 1,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 1,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 1,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 1,1,0,0,0,1,0,0x01 }, //8A MOV
			{ 1,1,1,0,0,1,0,0x01 }, //8B MOV
			{ 1,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 1,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 1,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 1,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 1,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 1,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 1,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 1,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 1,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 1,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 1,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 1,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 1,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 1,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 1,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 1,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 1,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 1,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 1,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 1,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 1,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 1,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 1,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 1,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 1,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 1,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 1,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 1,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 1,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 1,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 1,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 1,0,0,0,0,0,0,0x00 }, //C0 186+ opcode
			{ 1,0,0,0,0,0,0,0x00 }, //C1 186+ opcode
			{ 1,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 1,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 1,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 1,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 1,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 1,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //C8 RETF imm16
			{ 1,0,0,0,0,0,0,0x00 }, //C9 RETF
			{ 1,0,0,0,0,0,2,0x00 }, //CA RET imm16
			{ 1,0,0,0,0,0,0,0x00 }, //CB RET
			{ 1,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 1,0,0,0,0,0,1,0x00 }, //CD INT
			{ 1,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 1,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 1,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 1,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 1,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 1,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 1,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 1,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 1,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 1,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 1,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 1,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 1,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 1,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 1,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 1,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 1,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 1,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 1,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 1,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 1,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 1,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 1,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 1,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 1,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 1,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 1,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 1,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 1,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 1,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 1,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 1,1,0,0,1,0,5,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 1,1,1,0,1,0,6,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 1,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 1,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 1,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 1,0,0,0,0,0,0,0x00 }, //FB STI
			{ 1,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 1,0,0,0,0,0,0,0x00 }, //FD STD
			{ 1,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 1,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}, //16-bit
		{ //32-bit
			{ 1,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 1,1,1,0,1,0,0,0x01 }, //01
			{ 1,1,0,0,0,1,0,0x01 }, //02
			{ 1,1,1,0,0,1,0,0x01 }, //03
			{ 1,0,0,0,0,0,1,0x04 }, //04
			{ 1,0,0,0,0,0,2,0x04 }, //05
			{ 1,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 1,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 1,1,0,0,1,0,0,0x01 }, //08 OR
			{ 1,1,1,0,1,0,0,0x01 }, //09
			{ 1,1,0,0,0,1,0,0x01 }, //0A
			{ 1,1,1,0,0,1,0,0x01 }, //0B
			{ 1,0,0,0,0,0,1,0x04 }, //0C
			{ 1,0,0,0,0,0,2,0x04 }, //0D
			{ 1,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 1,0,0,0,0,0,0,0x10 }, //0F POP CS
			{ 1,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 1,1,1,0,1,0,0,0x01 }, //11
			{ 1,1,0,0,0,1,0,0x01 }, //12
			{ 1,1,1,0,0,1,0,0x01 }, //13
			{ 1,0,0,0,0,0,1,0x04 }, //14
			{ 1,0,0,0,0,0,2,0x04 }, //15
			{ 1,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 1,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 1,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 1,1,1,0,1,0,0,0x01 }, //19
			{ 1,1,0,0,0,1,0,0x01 }, //1A
			{ 1,1,1,0,0,1,0,0x01 }, //1B
			{ 1,0,0,0,0,0,1,0x04 }, //1C
			{ 1,0,0,0,0,0,2,0x04 }, //1D
			{ 1,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 1,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 1,1,0,0,1,0,0,0x01 }, //20 AND
			{ 1,1,1,0,1,0,0,0x01 }, //21
			{ 1,1,0,0,0,1,0,0x01 }, //22
			{ 1,1,1,0,0,1,0,0x01 }, //23
			{ 1,0,0,0,0,0,1,0x04 }, //24
			{ 1,0,0,0,0,0,2,0x04 }, //25
			{ 1,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 1,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 1,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 1,1,1,0,1,0,0,0x01 }, //29
			{ 1,1,0,0,0,1,0,0x01 }, //2A
			{ 1,1,1,0,0,1,0,0x01 }, //2B
			{ 1,0,0,0,0,0,1,0x04 }, //2C
			{ 1,0,0,0,0,0,2,0x04 }, //2D
			{ 1,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 1,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 1,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 1,1,1,0,1,0,0,0x01 }, //31
			{ 1,1,0,0,0,1,0,0x01 }, //32
			{ 1,1,1,0,0,1,0,0x01 }, //33
			{ 1,0,0,0,0,0,1,0x04 }, //34
			{ 1,0,0,0,0,0,2,0x04 }, //35
			{ 1,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 1,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 1,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 1,1,1,0,1,0,0,0x01 }, //39
			{ 1,1,0,0,0,1,0,0x01 }, //3A
			{ 1,1,1,0,0,1,0,0x01 }, //3B
			{ 1,0,0,0,0,0,1,0x04 }, //3C
			{ 1,0,0,0,0,0,2,0x04 }, //3D
			{ 1,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 1,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 1,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 1,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 1,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 1,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 1,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 1,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 1,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 1,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 1,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 1,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 1,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 1,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 1,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 1,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 1,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 1,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 1,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 1,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 1,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 1,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 1,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 1,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 1,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 1,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 1,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 1,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 1,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 1,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 1,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 1,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 1,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 1,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 1,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 1,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 1,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 1,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 1,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 1,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 1,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 1,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 1,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 1,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 1,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 1,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 1,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 1,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 1,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 1,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 1,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 1,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 1,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 1,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 1,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 1,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 1,0,0,0,0,0,0,0x00 }, //C0 186+ opcode
			{ 1,0,0,0,0,0,0,0x00 }, //C1 186+ opcode
			{ 1,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 1,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 1,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 1,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 1,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 1,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 1,0,0,0,0,0,2,0x00 }, //C8 RETF imm16
			{ 1,0,0,0,0,0,0,0x00 }, //C9 RETF
			{ 1,0,0,0,0,0,2,0x00 }, //CA RET imm16
			{ 1,0,0,0,0,0,0,0x00 }, //CB RET
			{ 1,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 1,0,0,0,0,0,1,0x00 }, //CD INT
			{ 1,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 1,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 1,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 1,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 1,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 1,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 1,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 1,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 1,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 1,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 1,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 1,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 1,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 1,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 1,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 1,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 1,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 1,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 1,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 1,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 1,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 1,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 1,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 1,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 1,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 1,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 1,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 1,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 1,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 1,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 1,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 1,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 1,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 1,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 1,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 1,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 1,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 1,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 1,0,0,0,0,0,0,0x00 }, //FB STI
			{ 1,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 1,0,0,0,0,0,0,0x00 }, //FD STD
			{ 1,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 1,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}
	}, //8086+
	{ //NEV V30+
		{ //16-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 1,0,0,0,0,0,0,0x00 }, //0F --- Now undocumented! ---
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 1,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 1,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 1,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,0,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //67/77 JXX
			{ 1,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 1,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 1,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 1,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 1,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 1,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 1,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 1,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,0,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,0,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,0,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,0,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0.0,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,0,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,0,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 1,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 1,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 1,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 1,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}, //16-bit
		{ //32-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 1,0,0,0,0,0,0,0x00 }, //0F --- Now undocumented! ---
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}
	}, //NEC V30+
	{ //80286+
		{ //16-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 1,0,0,0,0,0,0,0x00 }, //0F Double opcode extension!
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}, //16-bit
		{ //32-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 1,0,0,0,0,0,0,0x00 }, //0F Two-opcode instruction!
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}
	}, //80286+
	{ //80386+
		{ //16-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 0,0,0,0,0,0,0,0x10 }, //0F POP CS
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}, //16-bit
		{ //32-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 0,0,0,0,0,0,0,0x10 }, //0F POP CS
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}
	}, //80386+
	{ //80486+
		{ //16-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 0,0,0,0,0,0,0,0x10 }, //0F POP CS
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}, //16-bit
		{ //32-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 0,0,0,0,0,0,0,0x10 }, //0F POP CS
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}
	}, //80486+
	{ //Pentium+
		{ //16-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 0,0,0,0,0,0,0,0x10 }, //0F POP CS
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}, //16-bit
		{ //32-bit
			{ 0,1,0,0,1,0,0,0x01 }, //00 ADD
			{ 0,1,1,0,0,0,0,0x01 }, //01
			{ 0,1,0,0,0,0,0,0x01 }, //02
			{ 0,1,1,0,0,0,0,0x01 }, //03
			{ 0,0,0,0,0,0,1,0x04 }, //04
			{ 0,0,0,0,0,0,2,0x04 }, //05
			{ 0,0,0,0,0,0,0,0x08 }, //06 PUSH ES
			{ 0,0,0,0,0,0,0,0x10 }, //07 POP ES
			{ 0,1,0,0,1,0,0,0x01 }, //08 OR
			{ 0,1,1,0,1,0,0,0x01 }, //09
			{ 0,1,0,0,0,0,0,0x01 }, //0A
			{ 0,1,1,0,0,0,0,0x01 }, //0B
			{ 0,0,0,0,0,0,1,0x04 }, //0C
			{ 0,0,0,0,0,0,2,0x04 }, //0D
			{ 0,0,0,0,0,0,0,0x08 }, //0E PUSH CS
			{ 0,0,0,0,0,0,0,0x10 }, //0F POP CS
			{ 0,1,0,0,1,0,0,0x01 }, //10 ADC
			{ 0,1,1,0,0,0,0,0x01 }, //11
			{ 0,1,0,0,0,0,0,0x01 }, //12
			{ 0,1,1,0,0,0,0,0x01 }, //13
			{ 0,0,0,0,0,0,1,0x04 }, //14
			{ 0,0,0,0,0,0,2,0x04 }, //15
			{ 0,0,0,0,0,0,0,0x08 }, //16 PUSH SS
			{ 0,0,0,0,0,0,0,0x10 }, //17 POP SS
			{ 0,1,0,0,1,0,0,0x01 }, //18 SBB
			{ 0,1,1,0,0,0,0,0x01 }, //19
			{ 0,1,0,0,0,0,0,0x01 }, //1A
			{ 0,1,1,0,0,0,0,0x01 }, //1B
			{ 0,0,0,0,0,0,1,0x04 }, //1C
			{ 0,0,0,0,0,0,2,0x04 }, //1D
			{ 0,0,0,0,0,0,0,0x08 }, //1E PUSH DS
			{ 0,0,0,0,0,0,0,0x10 }, //1F POP DS
			{ 0,1,0,0,1,0,0,0x01 }, //20 AND
			{ 0,1,1,0,0,0,0,0x01 }, //21
			{ 0,1,0,0,0,0,0,0x01 }, //22
			{ 0,1,1,0,0,0,0,0x01 }, //23
			{ 0,0,0,0,0,0,1,0x04 }, //24
			{ 0,0,0,0,0,0,2,0x04 }, //25
			{ 0,0,0,0,0,0,0,0x00 }, //26 ES prefix
			{ 0,0,0,0,0,0,0,0x00 }, //27 DAA
			{ 0,1,0,0,1,0,0,0x01 }, //28 SUB
			{ 0,1,1,0,0,0,0,0x01 }, //29
			{ 0,1,0,0,0,0,0,0x01 }, //2A
			{ 0,1,1,0,0,0,0,0x01 }, //2B
			{ 0,0,0,0,0,0,1,0x04 }, //2C
			{ 0,0,0,0,0,0,2,0x04 }, //2D
			{ 0,0,0,0,0,0,0,0x00 }, //2E CS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //2F DAS
			{ 0,1,0,0,1,0,0,0x01 }, //30 XOR
			{ 0,1,1,0,0,0,0,0x01 }, //31
			{ 0,1,0,0,0,0,0,0x01 }, //32
			{ 0,1,1,0,0,0,0,0x01 }, //33
			{ 0,0,0,0,0,0,1,0x04 }, //34
			{ 0,0,0,0,0,0,2,0x04 }, //35
			{ 0,0,0,0,0,0,0,0x00 }, //36 SS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //37 AAA
			{ 0,1,0,0,1,0,0,0x01 }, //38 CMP
			{ 0,1,1,0,0,0,0,0x01 }, //39
			{ 0,1,0,0,0,0,0,0x01 }, //3A
			{ 0,1,1,0,0,0,0,0x01 }, //3B
			{ 0,0,0,0,0,0,1,0x04 }, //3C
			{ 0,0,0,0,0,0,2,0x04 }, //3D
			{ 0,0,0,0,0,0,0,0x00 }, //3E DS prefix
			{ 0,0,0,0,0,0,0,0x00 }, //3F AAS
			{ 0,0,0,0,0,0,0,0x00 }, //40 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //41 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //42 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //43 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //44 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //45 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //46 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //47 INC REG
			{ 0,0,0,0,0,0,0,0x00 }, //48 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //49 DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4A DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4B DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4C DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4D DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4E DEC REG
			{ 0,0,0,0,0,0,0,0x00 }, //4F DEC REG
			{ 0,0,0,0,0,0,0,0x10 }, //50 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //51 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //52 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //53 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //54 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //55 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //56 PUSH REG
			{ 0,0,0,0,0,0,0,0x10 }, //57 PUSH REG
			{ 0,0,0,0,0,0,0,0x20 }, //58 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //59 POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5A POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5B POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5C POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5D POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5E POP REG
			{ 0,0,0,0,0,0,0,0x20 }, //5F POP REG
			{ 0,0,0,0,0,0,0,0x00 }, //60 186+ PUSHA
			{ 0,0,0,0,0,0,0,0x00 }, //61 186+ POPA
			{ 0,1,1,0,0,0,1,0x00 }, //62 186+ BOUND
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,2,0x00 }, //68 186+ PUSH immw
			{ 0,1,1,0,0,0,2,0x00 }, //69 186+ IMUL ModR/M imm16
			{ 0,0,0,0,0,0,1,0x00 }, //6A 186+ PUSH immb
			{ 0,1,1,0,0,0,1,0x00 }, //6B 186+ IMUL ModR/M imm8
			{ 0,0,0,0,0,0,0,0x00 }, //6C 186+ INSB
			{ 0,0,0,0,0,0,0,0x00 }, //6D 186+ INSW
			{ 0,0,0,0,0,0,0,0x00 }, //6E 186+ OUTSB
			{ 0,0,0,0,0,0,0,0x00 }, //6F 186+ OUWSW
			{ 0,0,0,0,0,0,1,0x00 }, //60/70 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //61/71 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //62/72 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //63/73 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //64/74 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //65/75 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //66/76 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //67/77 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //68/78 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //69/79 JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6A/7A JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6B/7B JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6C/7C JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6D/7D JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6E/7E JXX
			{ 0,0,0,0,0,0,1,0x00 }, //6F/7F JXX
			{ 0,1,0,0,1,0,1,0x00 }, //80 GRP1
			{ 0,1,0,0,1,0,2,0x00 }, //81 GRP1
			{ 0,1,0,0,1,0,1,0x00 }, //82 GRP1=80
			{ 0,1,1,0,1,0,1,0x00 }, //83 GRP1
			{ 0,1,0,0,0,0,0,0x00 }, //84 TEST
			{ 0,1,1,0,0,0,0,0x00 }, //85 TEST
			{ 0,1,0,0,0,1,0,0x01 }, //86 XCHG
			{ 0,1,1,0,0,1,0,0x01 }, //87 XCHG
			{ 0,1,0,0,1,0,0,0x01 }, //88 MOV
			{ 0,1,1,0,1,0,0,0x01 }, //89 MOV
			{ 0,1,0,1,0,0,0,0x01 }, //8A MOV
			{ 0,1,1,0,0,0,0,0x01 }, //8B MOV
			{ 0,1,1,2,1,0,0,0x01 }, //8C MOV
			{ 0,1,1,0,0,0,0,0x03 }, //8D LEA
			{ 0,1,1,2,0,0,0,0x01 }, //8E MOV
			{ 0,1,1,0,1,0,0,0x00 }, //8F Undocumented GRP opcode POP
			{ 0,0,0,0,0,0,0,0x00 }, //90 NOP
			{ 0,0,0,0,0,0,0,0x00 }, //91 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //92 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //93 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //94 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //95 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //96 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //97 XCHG REG,AX
			{ 0,0,0,0,0,0,0,0x00 }, //98 CBW
			{ 0,0,0,0,0,0,0,0x00 }, //99 CWD
			{ 0,0,0,0,0,0,3,0x00 }, //9A Call Ap
			{ 0,0,0,0,0,0,0,0x00 }, //9B WAIT
			{ 0,0,0,0,0,0,0,0x10 }, //9C PUSHF
			{ 0,0,0,0,0,0,0,0x20 }, //9D POPF
			{ 0,0,0,0,0,0,0,0x00 }, //9E SAHF
			{ 0,0,0,0,0,0,0,0x00 }, //9F LAHF
			{ 0,0,0,0,0,0,2,0x00 }, //A0 MOV AL,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A1 MOV AX,[imm16]
			{ 0,0,0,0,0,0,2,0x00 }, //A2 MOV [imm16],AL
			{ 0,0,0,0,0,0,2,0x00 }, //A3 MOV [imm16],AX
			{ 0,0,0,0,0,0,0,0x00 }, //A4 MOVSB
			{ 0,0,0,0,0,0,0,0x00 }, //A5 MOVSW
			{ 0,0,0,0,0,0,0,0x00 }, //A6 CMPSB
			{ 0,0,0,0,0,0,0,0x00 }, //A7 CMPSW
			{ 0,0,0,0,0,0,1,0x00 }, //A8 TESTB AL
			{ 0,0,0,0,0,0,2,0x00 }, //A9 TESTW AX
			{ 0,0,0,0,0,0,0,0x00 }, //AA STOSB
			{ 0,0,0,0,0,0,0,0x00 }, //AB STOSW
			{ 0,0,0,0,0,0,0,0x00 }, //AC LODSB
			{ 0,0,0,0,0,0,0,0x00 }, //AD LODSW
			{ 0,0,0,0,0,0,0,0x00 }, //AE SCASB
			{ 0,0,0,0,0,0,0,0x00 }, //AF SCASW
			{ 0,0,0,0,0,0,1,0x00 }, //B0 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B1 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B2 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B3 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B4 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B5 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B6 MOV REG,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //B7 MOV REG,imm8
			{ 0,0,0,0,0,0,2,0x00 }, //B8 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //B9 MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BA MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BB MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BC MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BD MOV REG,imm16
			{ 0,0,0,0,0,0,2,0x00 }, //BE MOV REG,imm16 CS forbidden on 186+
			{ 0,0,0,0,0,0,2,0x00 }, //BF MOV REG,imm16
			{ 0,1,0,0,0,0,1,0x00 }, //C0 186+ GRP opcode
			{ 0,1,1,0,0,0,1,0x00 }, //C1 186+ GRP opcode
			{ 0,0,0,0,0,0,2,0x00 }, //C2 RET imm16
			{ 0,0,0,0,0,0,0,0x00 }, //C3 RET
			{ 0,1,1,0,0,0,0,0x00 }, //C4 LES
			{ 0,1,1,0,0,0,0,0x00 }, //C5 LDS
			{ 0,1,0,0,0,0,1,0x00 }, //C6 MOV Mem/reg,imm8
			{ 0,1,1,0,0,0,2,0x00 }, //C7 MOV Mem/reg,imm16
			{ 0,0,0,0,0,0,8,0x00 }, //C8 186+ ENTER imm16,imm8
			{ 0,0,0,0,0,0,0,0x00 }, //C9 186+ LEAVE
			{ 0,0,0,0,0,0,2,0x00 }, //CA RETF imm16
			{ 0,0,0,0,0,0,0,0x00 }, //CB RETF
			{ 0,0,0,0,0,0,0,0x00 }, //CC INT3
			{ 0,0,0,0,0,0,1,0x00 }, //CD INT
			{ 0,0,0,0,0,0,0,0x00 }, //CE INTO
			{ 0,0,0,0,0,0,0,0x00 }, //CF IRET
			{ 0,1,0,0,1,0,0,0x00 }, //D0 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D1 GRP2
			{ 0,1,0,0,1,0,0,0x00 }, //D2 GRP2
			{ 0,1,1,0,1,0,0,0x00 }, //D3 GRP2
			{ 0,0,0,0,0,0,1,0x00 }, //D4 AAM
			{ 0,0,0,0,0,0,1,0x00 }, //D5 AAD
			{ 0,0,0,0,0,0,0,0x00 }, //D6 SALC
			{ 0,0,0,0,0,0,0,0x00 }, //D7 XLAT
			{ 0,1,0,0,0,0,0,0x00 }, //D8 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //D9 <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DA <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DB <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DC <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DD <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DE <COOP ESC>
			{ 0,1,0,0,0,0,0,0x00 }, //DF <COOP ESC>
			{ 0,0,0,0,0,0,1,0x00 }, //E0 LOOPNZ
			{ 0,0,0,0,0,0,1,0x00 }, //E1 LOOPZ
			{ 0,0,0,0,0,0,1,0x00 }, //E2 LOOP
			{ 0,0,0,0,0,0,1,0x00 }, //E3 JCXZ
			{ 0,0,0,0,0,0,1,0x00 }, //E4 IN AL,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E5 IN AX,imm8
			{ 0,0,0,0,0,0,1,0x00 }, //E6 OUT imm8,AL
			{ 0,0,0,0,0,0,1,0x00 }, //E7 OUT imm8,AX
			{ 0,0,0,0,0,0,2,0x00 }, //E8 CALL imm16
			{ 0,0,0,0,0,0,2,0x00 }, //E9 JMP imm16
			{ 0,0,0,0,0,0,3,0x00 }, //EA JMP Ap
			{ 0,0,0,0,0,0,1,0x00 }, //EB JMP imm8
			{ 0,0,0,0,0,0,0,0x00 }, //EC IN AL,DX
			{ 0,0,0,0,0,0,0,0x00 }, //ED IN AX,DX
			{ 0,0,0,0,0,0,0,0x00 }, //EE OUT DX,AL
			{ 0,0,0,0,0,0,0,0x00 }, //EF OUT DX,AX
			{ 0,0,0,0,0,0,0,0x00 }, //F0: LOCK prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F1: Undefined and reserved opcode
			{ 0,0,0,0,0,0,0,0x00 }, //F2 REPNZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F3 REPZ prefix
			{ 0,0,0,0,0,0,0,0x00 }, //F4 HLT
			{ 0,0,0,0,0,0,0,0x00 }, //F5 CMC
			{ 0,1,0,0,1,0,0,0x00 }, //F6 Grp3a Eb Uses writeback with REG 2&3 only! REG 0&1 also have an immediate byte parameter!
			{ 0,1,1,0,1,0,0,0x00 }, //F7 Grp3b Ev See opcode F6(Grp3a Eb), but with word values for all cases!
			{ 0,0,0,0,0,0,0,0x00 }, //F8 CLC
			{ 0,0,0,0,0,0,0,0x00 }, //F9 STC
			{ 0,0,0,0,0,0,0,0x00 }, //FA CLI
			{ 0,0,0,0,0,0,0,0x00 }, //FB STI
			{ 0,0,0,0,0,0,0,0x00 }, //FC CLD
			{ 0,0,0,0,0,0,0,0x00 }, //FD STD
			{ 0,1,0,0,1,0,0,0x00 }, //FE GRP4 Eb Case 0&1 read and write back. Case 7 takes immediate operands(Special callback instruction in this emulation only).
			{ 0,1,1,0,1,0,0,0x00 } //FF GRP5 Various operations depending on REG.
		}
	} //Pentium+
};

CPU_Timings CPUTimings[CPU_MODES][0x100]; //All normal CPU timings, which are used, for all modes available!

void generate_timings_tbl() //Generate the timings table!
{
	int opcode;
	byte mode, curmode;
	byte theCPU;
	memset(CPUTimings,0,sizeof(CPUTimings)); //Clear the timing table!
	for (mode = 0;mode<NUMITEMS(CPUTimings);++mode) //All processor modes?
	{
		for (opcode = 0;opcode < 0x100;++opcode) //Process all opcodes!
		{
			curmode = mode; //The current mode we're processing!
			tryopcodes: //Retry with the other mode!
			theCPU = EMULATED_CPU; //Start with the emulated CPU!
			for (;(CPUInformation[theCPU][curmode][opcode].used==0) && theCPU;) --theCPU; //Goto parent while not used!
			if ((CPUInformation[theCPU][curmode][opcode].used == 0) && curmode) //Unused instruction and higher bit mode?
			{
				--curmode; //Try lower-bit mode!
				goto tryopcodes; //Try the next mode!
			}
			memcpy(&CPUTimings[mode][opcode],&CPUInformation[theCPU][curmode][opcode],sizeof(CPUTimings[mode][opcode])); //Set the mode to the highest mode detected that's available!
		}
	}
}
