[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ParamFileOverr/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ParamFile/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<200> s<199> l<3:1> el<1:3>
n<module> u<2> t<Module_keyword> p<13> s<3> l<3:1> el<3:7>
n<dut> u<3> t<StringConst> p<13> s<12> l<3:8> el<3:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<3:13> el<3:19>
n<> u<5> t<IntVec_TypeLogic> p<6> l<3:20> el<3:25>
n<> u<6> t<Data_type> p<7> c<5> l<3:20> el<3:25>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<3:20> el<3:25>
n<> u<8> t<Net_port_type> p<9> c<7> l<3:20> el<3:25>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<3:13> el<3:25>
n<o> u<10> t<StringConst> p<11> l<3:26> el<3:27>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<3:13> el<3:27>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<3:12> el<3:28>
n<> u<13> t<Module_ansi_header> p<57> c<2> s<29> l<3:1> el<3:29>
n<> u<14> t<Data_type_or_implicit> p<24> s<23> l<4:14> el<4:14>
n<SRAMInitFile> u<15> t<StringConst> p<22> s<21> l<4:14> el<4:26>
n<""> u<16> t<StringLiteral> p<17> l<4:29> el<4:31>
n<> u<17> t<Primary_literal> p<18> c<16> l<4:29> el<4:31>
n<> u<18> t<Constant_primary> p<19> c<17> l<4:29> el<4:31>
n<> u<19> t<Constant_expression> p<20> c<18> l<4:29> el<4:31>
n<> u<20> t<Constant_mintypmax_expression> p<21> c<19> l<4:29> el<4:31>
n<> u<21> t<Constant_param_expression> p<22> c<20> l<4:29> el<4:31>
n<> u<22> t<Param_assignment> p<23> c<15> l<4:14> el<4:31>
n<> u<23> t<List_of_param_assignments> p<24> c<22> l<4:14> el<4:31>
n<> u<24> t<Parameter_declaration> p<25> c<14> l<4:4> el<4:31>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<4:4> el<4:32>
n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<4:4> el<4:32>
n<> u<27> t<Module_common_item> p<28> c<26> l<4:4> el<4:32>
n<> u<28> t<Module_or_generate_item> p<29> c<27> l<4:4> el<4:32>
n<> u<29> t<Non_port_module_item> p<57> c<28> s<55> l<4:4> el<4:32>
n<ram_1p> u<30> t<StringConst> p<53> s<40> l<5:4> el<5:10>
n<MemInitFile> u<31> t<StringConst> p<38> s<37> l<6:7> el<6:18>
n<SRAMInitFile> u<32> t<StringConst> p<33> l<6:19> el<6:31>
n<> u<33> t<Primary_literal> p<34> c<32> l<6:19> el<6:31>
n<> u<34> t<Primary> p<35> c<33> l<6:19> el<6:31>
n<> u<35> t<Expression> p<36> c<34> l<6:19> el<6:31>
n<> u<36> t<Mintypmax_expression> p<37> c<35> l<6:19> el<6:31>
n<> u<37> t<Param_expression> p<38> c<36> l<6:19> el<6:31>
n<> u<38> t<Named_parameter_assignment> p<39> c<31> l<6:6> el<6:32>
n<> u<39> t<List_of_parameter_assignments> p<40> c<38> l<6:6> el<6:32>
n<> u<40> t<Parameter_value_assignment> p<53> c<39> s<52> l<5:11> el<7:5>
n<u_ram> u<41> t<StringConst> p<42> l<7:6> el<7:11>
n<> u<42> t<Name_of_instance> p<52> c<41> s<51> l<7:6> el<7:11>
n<out> u<43> t<StringConst> p<50> s<48> l<8:13> el<8:16>
n<o> u<44> t<StringConst> p<45> l<8:17> el<8:18>
n<> u<45> t<Primary_literal> p<46> c<44> l<8:17> el<8:18>
n<> u<46> t<Primary> p<47> c<45> l<8:17> el<8:18>
n<> u<47> t<Expression> p<50> c<46> s<49> l<8:17> el<8:18>
n<> u<48> t<OpenParens> p<50> s<47> l<8:16> el<8:17>
n<> u<49> t<CloseParens> p<50> l<8:18> el<8:19>
n<> u<50> t<Named_port_connection> p<51> c<43> l<8:12> el<8:19>
n<> u<51> t<List_of_port_connections> p<52> c<50> l<8:12> el<8:19>
n<> u<52> t<Hierarchical_instance> p<53> c<42> l<7:6> el<9:5>
n<> u<53> t<Module_instantiation> p<54> c<30> l<5:4> el<9:6>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<5:4> el<9:6>
n<> u<55> t<Non_port_module_item> p<57> c<54> s<56> l<5:4> el<9:6>
n<> u<56> t<Endmodule> p<57> l<10:1> el<10:10>
n<> u<57> t<Module_declaration> p<58> c<13> l<3:1> el<10:10>
n<> u<58> t<Description> p<199> c<57> s<198> l<3:1> el<10:10>
n<module> u<59> t<Module_keyword> p<83> s<60> l<12:1> el<12:7>
n<ram_1p> u<60> t<StringConst> p<83> s<73> l<12:8> el<12:14>
n<> u<61> t<Data_type_or_implicit> p<71> s<70> l<13:23> el<13:23>
n<MemInitFile> u<62> t<StringConst> p<69> s<68> l<13:23> el<13:34>
n<""> u<63> t<StringLiteral> p<64> l<13:37> el<13:39>
n<> u<64> t<Primary_literal> p<65> c<63> l<13:37> el<13:39>
n<> u<65> t<Constant_primary> p<66> c<64> l<13:37> el<13:39>
n<> u<66> t<Constant_expression> p<67> c<65> l<13:37> el<13:39>
n<> u<67> t<Constant_mintypmax_expression> p<68> c<66> l<13:37> el<13:39>
n<> u<68> t<Constant_param_expression> p<69> c<67> l<13:37> el<13:39>
n<> u<69> t<Param_assignment> p<70> c<62> l<13:23> el<13:39>
n<> u<70> t<List_of_param_assignments> p<71> c<69> l<13:23> el<13:39>
n<> u<71> t<Parameter_declaration> p<72> c<61> l<13:9> el<13:39>
n<> u<72> t<Parameter_port_declaration> p<73> c<71> l<13:9> el<13:39>
n<> u<73> t<Parameter_port_list> p<83> c<72> s<82> l<12:15> el<14:2>
n<> u<74> t<PortDir_Out> p<79> s<78> l<15:9> el<15:15>
n<> u<75> t<IntVec_TypeLogic> p<76> l<15:16> el<15:21>
n<> u<76> t<Data_type> p<77> c<75> l<15:16> el<15:21>
n<> u<77> t<Data_type_or_implicit> p<78> c<76> l<15:16> el<15:21>
n<> u<78> t<Net_port_type> p<79> c<77> l<15:16> el<15:21>
n<> u<79> t<Net_port_header> p<81> c<74> s<80> l<15:9> el<15:21>
n<out> u<80> t<StringConst> p<81> l<15:22> el<15:25>
n<> u<81> t<Ansi_port_declaration> p<82> c<79> l<15:9> el<15:25>
n<> u<82> t<List_of_port_declarations> p<83> c<81> l<14:3> el<16:2>
n<> u<83> t<Module_ansi_header> p<197> c<59> s<195> l<12:1> el<16:3>
n<MemInitFile> u<84> t<StringConst> p<85> l<19:7> el<19:18>
n<> u<85> t<Primary_literal> p<86> c<84> l<19:7> el<19:18>
n<> u<86> t<Primary> p<87> c<85> l<19:7> el<19:18>
n<> u<87> t<Expression> p<93> c<86> s<92> l<19:7> el<19:18>
n<""> u<88> t<StringLiteral> p<89> l<19:22> el<19:24>
n<> u<89> t<Primary_literal> p<90> c<88> l<19:22> el<19:24>
n<> u<90> t<Primary> p<91> c<89> l<19:22> el<19:24>
n<> u<91> t<Expression> p<93> c<90> l<19:22> el<19:24>
n<> u<92> t<BinOp_Not> p<93> s<91> l<19:19> el<19:21>
n<> u<93> t<Expression> p<94> c<87> l<19:7> el<19:24>
n<> u<94> t<Expression_or_cond_pattern> p<95> c<93> l<19:7> el<19:24>
n<> u<95> t<Cond_predicate> p<134> c<94> s<133> l<19:7> el<19:24>
n<gen_meminit> u<96> t<StringConst> p<130> s<113> l<19:34> el<19:45>
n<> u<97> t<Dollar_keyword> p<109> s<98> l<20:7> el<20:8>
n<display> u<98> t<StringConst> p<109> s<108> l<20:8> el<20:15>
n<"Initializing memory %m from file '%s'."> u<99> t<StringLiteral> p<100> l<20:16> el<20:56>
n<> u<100> t<Primary_literal> p<101> c<99> l<20:16> el<20:56>
n<> u<101> t<Primary> p<102> c<100> l<20:16> el<20:56>
n<> u<102> t<Expression> p<108> c<101> s<107> l<20:16> el<20:56>
n<MemInitFile> u<103> t<StringConst> p<104> l<20:58> el<20:69>
n<> u<104> t<Primary_literal> p<105> c<103> l<20:58> el<20:69>
n<> u<105> t<Primary> p<106> c<104> l<20:58> el<20:69>
n<> u<106> t<Expression> p<107> c<105> l<20:58> el<20:69>
n<> u<107> t<Argument> p<108> c<106> l<20:58> el<20:69>
n<> u<108> t<List_of_arguments> p<109> c<102> l<20:16> el<20:69>
n<> u<109> t<Subroutine_call> p<110> c<97> l<20:7> el<20:70>
n<> u<110> t<Subroutine_call_statement> p<111> c<109> l<20:7> el<20:71>
n<> u<111> t<Statement_item> p<112> c<110> l<20:7> el<20:71>
n<> u<112> t<Statement> p<113> c<111> l<20:7> el<20:71>
n<> u<113> t<Statement_or_null> p<130> c<112> s<128> l<20:7> el<20:71>
n<out> u<114> t<StringConst> p<115> l<21:14> el<21:17>
n<> u<115> t<Ps_or_hierarchical_identifier> p<118> c<114> s<117> l<21:14> el<21:17>
n<> u<116> t<Bit_select> p<117> l<21:18> el<21:18>
n<> u<117> t<Select> p<118> c<116> l<21:18> el<21:18>
n<> u<118> t<Variable_lvalue> p<123> c<115> s<122> l<21:14> el<21:17>
n<> u<119> t<Number_1Tickb1> p<120> l<21:20> el<21:24>
n<> u<120> t<Primary_literal> p<121> c<119> l<21:20> el<21:24>
n<> u<121> t<Primary> p<122> c<120> l<21:20> el<21:24>
n<> u<122> t<Expression> p<123> c<121> l<21:20> el<21:24>
n<> u<123> t<Variable_assignment> p<125> c<118> l<21:14> el<21:24>
n<> u<124> t<Assign> p<125> s<123> l<21:7> el<21:13>
n<> u<125> t<Procedural_continuous_assignment> p<126> c<124> l<21:7> el<21:24>
n<> u<126> t<Statement_item> p<127> c<125> l<21:7> el<21:25>
n<> u<127> t<Statement> p<128> c<126> l<21:7> el<21:25>
n<> u<128> t<Statement_or_null> p<130> c<127> s<129> l<21:7> el<21:25>
n<> u<129> t<End> p<130> l<22:3> el<22:6>
n<> u<130> t<Seq_block> p<131> c<96> l<19:26> el<22:6>
n<> u<131> t<Statement_item> p<132> c<130> l<19:26> el<22:6>
n<> u<132> t<Statement> p<133> c<131> l<19:26> el<22:6>
n<> u<133> t<Statement_or_null> p<134> c<132> l<19:26> el<22:6>
n<> u<134> t<Conditional_statement> p<135> c<95> l<19:3> el<22:6>
n<> u<135> t<Statement_item> p<136> c<134> l<19:3> el<22:6>
n<> u<136> t<Statement> p<137> c<135> l<19:3> el<22:6>
n<> u<137> t<Statement_or_null> p<188> c<136> s<186> l<19:3> el<22:6>
n<MemInitFile> u<138> t<StringConst> p<139> l<24:7> el<24:18>
n<> u<139> t<Primary_literal> p<140> c<138> l<24:7> el<24:18>
n<> u<140> t<Primary> p<141> c<139> l<24:7> el<24:18>
n<> u<141> t<Expression> p<147> c<140> s<146> l<24:7> el<24:18>
n<""> u<142> t<StringLiteral> p<143> l<24:22> el<24:24>
n<> u<143> t<Primary_literal> p<144> c<142> l<24:22> el<24:24>
n<> u<144> t<Primary> p<145> c<143> l<24:22> el<24:24>
n<> u<145> t<Expression> p<147> c<144> l<24:22> el<24:24>
n<> u<146> t<BinOp_Equiv> p<147> s<145> l<24:19> el<24:21>
n<> u<147> t<Expression> p<148> c<141> l<24:7> el<24:24>
n<> u<148> t<Expression_or_cond_pattern> p<149> c<147> l<24:7> el<24:24>
n<> u<149> t<Cond_predicate> p<183> c<148> s<182> l<24:7> el<24:24>
n<gen_nomeminit> u<150> t<StringConst> p<179> s<162> l<24:34> el<24:47>
n<> u<151> t<Dollar_keyword> p<158> s<152> l<25:7> el<25:8>
n<display> u<152> t<StringConst> p<158> s<157> l<25:8> el<25:15>
n<"Initializing memory file is empty."> u<153> t<StringLiteral> p<154> l<25:16> el<25:52>
n<> u<154> t<Primary_literal> p<155> c<153> l<25:16> el<25:52>
n<> u<155> t<Primary> p<156> c<154> l<25:16> el<25:52>
n<> u<156> t<Expression> p<157> c<155> l<25:16> el<25:52>
n<> u<157> t<List_of_arguments> p<158> c<156> l<25:16> el<25:52>
n<> u<158> t<Subroutine_call> p<159> c<151> l<25:7> el<25:53>
n<> u<159> t<Subroutine_call_statement> p<160> c<158> l<25:7> el<25:54>
n<> u<160> t<Statement_item> p<161> c<159> l<25:7> el<25:54>
n<> u<161> t<Statement> p<162> c<160> l<25:7> el<25:54>
n<> u<162> t<Statement_or_null> p<179> c<161> s<177> l<25:7> el<25:54>
n<out> u<163> t<StringConst> p<164> l<26:14> el<26:17>
n<> u<164> t<Ps_or_hierarchical_identifier> p<167> c<163> s<166> l<26:14> el<26:17>
n<> u<165> t<Bit_select> p<166> l<26:18> el<26:18>
n<> u<166> t<Select> p<167> c<165> l<26:18> el<26:18>
n<> u<167> t<Variable_lvalue> p<172> c<164> s<171> l<26:14> el<26:17>
n<> u<168> t<Number_1Tickb0> p<169> l<26:20> el<26:24>
n<> u<169> t<Primary_literal> p<170> c<168> l<26:20> el<26:24>
n<> u<170> t<Primary> p<171> c<169> l<26:20> el<26:24>
n<> u<171> t<Expression> p<172> c<170> l<26:20> el<26:24>
n<> u<172> t<Variable_assignment> p<174> c<167> l<26:14> el<26:24>
n<> u<173> t<Assign> p<174> s<172> l<26:7> el<26:13>
n<> u<174> t<Procedural_continuous_assignment> p<175> c<173> l<26:7> el<26:24>
n<> u<175> t<Statement_item> p<176> c<174> l<26:7> el<26:25>
n<> u<176> t<Statement> p<177> c<175> l<26:7> el<26:25>
n<> u<177> t<Statement_or_null> p<179> c<176> s<178> l<26:7> el<26:25>
n<> u<178> t<End> p<179> l<27:3> el<27:6>
n<> u<179> t<Seq_block> p<180> c<150> l<24:26> el<27:6>
n<> u<180> t<Statement_item> p<181> c<179> l<24:26> el<27:6>
n<> u<181> t<Statement> p<182> c<180> l<24:26> el<27:6>
n<> u<182> t<Statement_or_null> p<183> c<181> l<24:26> el<27:6>
n<> u<183> t<Conditional_statement> p<184> c<149> l<24:3> el<27:6>
n<> u<184> t<Statement_item> p<185> c<183> l<24:3> el<27:6>
n<> u<185> t<Statement> p<186> c<184> l<24:3> el<27:6>
n<> u<186> t<Statement_or_null> p<188> c<185> s<187> l<24:3> el<27:6>
n<> u<187> t<End> p<188> l<28:1> el<28:4>
n<> u<188> t<Seq_block> p<189> c<137> l<18:9> el<28:4>
n<> u<189> t<Statement_item> p<190> c<188> l<18:9> el<28:4>
n<> u<190> t<Statement> p<191> c<189> l<18:9> el<28:4>
n<> u<191> t<Statement_or_null> p<192> c<190> l<18:9> el<28:4>
n<> u<192> t<Initial_construct> p<193> c<191> l<18:1> el<28:4>
n<> u<193> t<Module_common_item> p<194> c<192> l<18:1> el<28:4>
n<> u<194> t<Module_or_generate_item> p<195> c<193> l<18:1> el<28:4>
n<> u<195> t<Non_port_module_item> p<197> c<194> s<196> l<18:1> el<28:4>
n<> u<196> t<Endmodule> p<197> l<30:1> el<30:10>
n<> u<197> t<Module_declaration> p<198> c<83> l<12:1> el<30:10>
n<> u<198> t<Description> p<199> c<197> l<12:1> el<30:10>
n<> u<199> t<Source_text> p<200> c<58> l<3:1> el<30:10>
n<> u<200> t<Top_level_rule> c<1> l<3:1> el<32:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFile/dut.sv:3:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFile/dut.sv:12:1: No timescale set for "ram_1p".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ParamFile/dut.sv:3:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamFile/dut.sv:12:1: Compile module "work@ram_1p".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ParamFile/dut.sv:3:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            2
begin                                                  1
constant                                              11
design                                                 1
if_stmt                                                2
initial                                                1
logic_net                                              4
logic_typespec                                         6
module_inst                                            8
named_begin                                            2
operation                                              2
param_assign                                           4
parameter                                              4
port                                                   5
ref_module                                             1
ref_obj                                               11
string_typespec                                        3
sys_func_call                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamFileOverr/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ParamFileOverr/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ParamFileOverr/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.SRAMInitFile), line:4:14, endln:4:26
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |STRING:
    |vpiName:SRAMInitFile
    |vpiFullName:work@dut.SRAMInitFile
  |vpiParamAssign:
  \_param_assign: , line:4:14, endln:4:31
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiRhs:
    \_constant: , line:4:29, endln:4:31
      |vpiParent:
      \_param_assign: , line:4:14, endln:4:31
      |vpiDecompile:""
      |STRING:
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@dut.SRAMInitFile), line:4:14, endln:4:26
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:3:26, endln:3:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:3:26, endln:3:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o.o), line:3:26, endln:3:27
      |vpiParent:
      \_port: (o), line:3:26, endln:3:27
      |vpiName:o
      |vpiFullName:work@dut.o.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:3:26, endln:3:27
    |vpiTypedef:
    \_logic_typespec: , line:3:20, endln:3:25
  |vpiRefModule:
  \_ref_module: work@ram_1p (u_ram), line:7:6, endln:7:11
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiName:u_ram
    |vpiDefName:work@ram_1p
    |vpiActual:
    \_module_inst: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiPort:
    \_port: (out), line:8:12, endln:8:19
      |vpiParent:
      \_ref_module: work@ram_1p (u_ram), line:7:6, endln:7:11
      |vpiName:out
      |vpiHighConn:
      \_ref_obj: (work@dut.u_ram.out.o), line:8:17, endln:8:18
        |vpiParent:
        \_port: (out), line:8:12, endln:8:19
        |vpiName:o
        |vpiFullName:work@dut.u_ram.out.o
        |vpiActual:
        \_logic_net: (work@dut.o), line:3:26, endln:3:27
|uhdmallModules:
\_module_inst: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@ram_1p
  |vpiParameter:
  \_parameter: (work@ram_1p.MemInitFile), line:13:23, endln:13:34
    |vpiParent:
    \_module_inst: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |STRING:
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:MemInitFile
    |vpiFullName:work@ram_1p.MemInitFile
  |vpiParamAssign:
  \_param_assign: , line:13:23, endln:13:39
    |vpiParent:
    \_module_inst: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiRhs:
    \_constant: , line:13:37, endln:13:39
      |vpiParent:
      \_param_assign: , line:13:23, endln:13:39
      |vpiDecompile:""
      |STRING:
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@ram_1p.MemInitFile), line:13:23, endln:13:34
  |vpiDefName:work@ram_1p
  |vpiNet:
  \_logic_net: (work@ram_1p.out), line:15:22, endln:15:25
    |vpiParent:
    \_module_inst: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiName:out
    |vpiFullName:work@ram_1p.out
    |vpiNetType:36
  |vpiPort:
  \_port: (out), line:15:22, endln:15:25
    |vpiParent:
    \_module_inst: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@ram_1p.out.out), line:15:22, endln:15:25
      |vpiParent:
      \_port: (out), line:15:22, endln:15:25
      |vpiName:out
      |vpiFullName:work@ram_1p.out.out
      |vpiActual:
      \_logic_net: (work@ram_1p.out), line:15:22, endln:15:25
    |vpiTypedef:
    \_logic_typespec: , line:15:16, endln:15:21
  |vpiProcess:
  \_initial: , line:18:1, endln:28:4
    |vpiParent:
    \_module_inst: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiStmt:
    \_begin: (work@ram_1p), line:18:9, endln:28:4
      |vpiParent:
      \_initial: , line:18:1, endln:28:4
      |vpiFullName:work@ram_1p
      |vpiStmt:
      \_if_stmt: , line:19:3, endln:22:6
        |vpiParent:
        \_begin: (work@ram_1p), line:18:9, endln:28:4
        |vpiCondition:
        \_operation: , line:19:7, endln:19:24
          |vpiParent:
          \_begin: (work@ram_1p), line:18:9, endln:28:4
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@ram_1p.MemInitFile), line:19:7, endln:19:18
            |vpiParent:
            \_operation: , line:19:7, endln:19:24
            |vpiName:MemInitFile
            |vpiFullName:work@ram_1p.MemInitFile
          |vpiOperand:
          \_constant: , line:19:22, endln:19:24
            |vpiParent:
            \_operation: , line:19:7, endln:19:24
            |vpiDecompile:""
            |STRING:
            |vpiConstType:6
        |vpiStmt:
        \_named_begin: (work@ram_1p.gen_meminit), line:19:34, endln:19:45
          |vpiParent:
          \_if_stmt: , line:19:3, endln:22:6
          |vpiName:gen_meminit
          |vpiFullName:work@ram_1p.gen_meminit
          |vpiStmt:
          \_sys_func_call: ($display), line:20:7, endln:20:70
            |vpiParent:
            \_named_begin: (work@ram_1p.gen_meminit), line:19:34, endln:19:45
            |vpiArgument:
            \_constant: , line:20:16, endln:20:56
              |vpiParent:
              \_sys_func_call: ($display), line:20:7, endln:20:70
              |vpiDecompile:"Initializing memory %m from file '%s'."
              |vpiSize:304
              |STRING:Initializing memory %m from file '%s'.
              |vpiConstType:6
            |vpiArgument:
            \_ref_obj: (work@ram_1p.gen_meminit.MemInitFile), line:20:58, endln:20:69
              |vpiParent:
              \_sys_func_call: ($display), line:20:7, endln:20:70
              |vpiName:MemInitFile
              |vpiFullName:work@ram_1p.gen_meminit.MemInitFile
            |vpiName:$display
          |vpiStmt:
          \_assign_stmt: , line:21:7, endln:21:24
            |vpiParent:
            \_named_begin: (work@ram_1p.gen_meminit), line:19:34, endln:19:45
            |vpiRhs:
            \_constant: , line:21:20, endln:21:24
              |vpiParent:
              \_assign_stmt: , line:21:7, endln:21:24
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@ram_1p.gen_meminit.out), line:21:14, endln:21:17
              |vpiParent:
              \_assign_stmt: , line:21:7, endln:21:24
              |vpiName:out
              |vpiFullName:work@ram_1p.gen_meminit.out
              |vpiActual:
              \_logic_net: (work@ram_1p.out), line:15:22, endln:15:25
      |vpiStmt:
      \_if_stmt: , line:24:3, endln:27:6
        |vpiParent:
        \_begin: (work@ram_1p), line:18:9, endln:28:4
        |vpiCondition:
        \_operation: , line:24:7, endln:24:24
          |vpiParent:
          \_begin: (work@ram_1p), line:18:9, endln:28:4
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@ram_1p.MemInitFile), line:24:7, endln:24:18
            |vpiParent:
            \_operation: , line:24:7, endln:24:24
            |vpiName:MemInitFile
            |vpiFullName:work@ram_1p.MemInitFile
          |vpiOperand:
          \_constant: , line:24:22, endln:24:24
            |vpiParent:
            \_operation: , line:24:7, endln:24:24
            |vpiDecompile:""
            |STRING:
            |vpiConstType:6
        |vpiStmt:
        \_named_begin: (work@ram_1p.gen_nomeminit), line:24:34, endln:24:47
          |vpiParent:
          \_if_stmt: , line:24:3, endln:27:6
          |vpiName:gen_nomeminit
          |vpiFullName:work@ram_1p.gen_nomeminit
          |vpiStmt:
          \_sys_func_call: ($display), line:25:7, endln:25:53
            |vpiParent:
            \_named_begin: (work@ram_1p.gen_nomeminit), line:24:34, endln:24:47
            |vpiArgument:
            \_constant: , line:25:16, endln:25:52
              |vpiParent:
              \_sys_func_call: ($display), line:25:7, endln:25:53
              |vpiDecompile:"Initializing memory file is empty."
              |vpiSize:272
              |STRING:Initializing memory file is empty.
              |vpiConstType:6
            |vpiName:$display
          |vpiStmt:
          \_assign_stmt: , line:26:7, endln:26:24
            |vpiParent:
            \_named_begin: (work@ram_1p.gen_nomeminit), line:24:34, endln:24:47
            |vpiRhs:
            \_constant: , line:26:20, endln:26:24
              |vpiParent:
              \_assign_stmt: , line:26:7, endln:26:24
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@ram_1p.gen_nomeminit.out), line:26:14, endln:26:17
              |vpiParent:
              \_assign_stmt: , line:26:7, endln:26:24
              |vpiName:out
              |vpiFullName:work@ram_1p.gen_nomeminit.out
              |vpiActual:
              \_logic_net: (work@ram_1p.out), line:15:22, endln:15:25
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.SRAMInitFile), line:4:14, endln:4:26
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |STRING:
    |vpiName:SRAMInitFile
    |vpiFullName:work@dut.SRAMInitFile
  |vpiParamAssign:
  \_param_assign: , line:4:14, endln:4:31
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiRhs:
    \_constant: , line:4:29, endln:4:31
      |vpiParent:
      \_param_assign: , line:4:14, endln:4:31
      |vpiDecompile:/blah
      |vpiSize:40
      |STRING:/blah
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@dut.SRAMInitFile), line:4:14, endln:4:26
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.o), line:3:26, endln:3:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:3:20, endln:3:25
      |vpiParent:
      \_logic_net: (work@dut.o), line:3:26, endln:3:27
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:3:26, endln:3:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o), line:3:26, endln:3:27
      |vpiParent:
      \_port: (o), line:3:26, endln:3:27
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:3:26, endln:3:27
    |vpiTypedef:
    \_logic_typespec: , line:3:20, endln:3:25
  |vpiModule:
  \_module_inst: work@ram_1p (work@dut.u_ram), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:5:4, endln:9:6
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiName:u_ram
    |vpiFullName:work@dut.u_ram
    |vpiParameter:
    \_parameter: (work@dut.u_ram.MemInitFile), line:13:23, endln:13:34
      |vpiParent:
      \_module_inst: work@ram_1p (work@dut.u_ram), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:5:4, endln:9:6
      |STRING:
      |vpiTypespec:
      \_string_typespec: 
        |vpiParent:
        \_parameter: (work@dut.u_ram.MemInitFile), line:13:23, endln:13:34
      |vpiName:MemInitFile
      |vpiFullName:work@dut.u_ram.MemInitFile
    |vpiParamAssign:
    \_param_assign: , line:13:23, endln:13:39
      |vpiParent:
      \_module_inst: work@ram_1p (work@dut.u_ram), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:5:4, endln:9:6
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:13:37, endln:13:39
        |vpiParent:
        \_param_assign: , line:13:23, endln:13:39
        |vpiDecompile:/blah
        |vpiSize:40
        |STRING:/blah
        |vpiTypespec:
        \_string_typespec: 
        |vpiConstType:6
      |vpiLhs:
      \_parameter: (work@dut.u_ram.MemInitFile), line:13:23, endln:13:34
    |vpiDefName:work@ram_1p
    |vpiDefFile:${SURELOG_DIR}/tests/ParamFile/dut.sv
    |vpiDefLineNo:12
    |vpiNet:
    \_logic_net: (work@dut.u_ram.out), line:15:22, endln:15:25
      |vpiParent:
      \_module_inst: work@ram_1p (work@dut.u_ram), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:5:4, endln:9:6
      |vpiTypespec:
      \_logic_typespec: , line:15:16, endln:15:21
        |vpiParent:
        \_logic_net: (work@dut.u_ram.out), line:15:22, endln:15:25
      |vpiName:out
      |vpiFullName:work@dut.u_ram.out
      |vpiNetType:36
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiPort:
    \_port: (out), line:15:22, endln:15:25
      |vpiParent:
      \_module_inst: work@ram_1p (work@dut.u_ram), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:5:4, endln:9:6
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@dut.o), line:8:17, endln:8:18
        |vpiParent:
        \_port: (out), line:15:22, endln:15:25
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiActual:
        \_logic_net: (work@dut.o), line:3:26, endln:3:27
      |vpiLowConn:
      \_ref_obj: (work@dut.u_ram.out), line:8:13, endln:8:16
        |vpiParent:
        \_port: (out), line:15:22, endln:15:25
        |vpiName:out
        |vpiFullName:work@dut.u_ram.out
        |vpiActual:
        \_logic_net: (work@dut.u_ram.out), line:15:22, endln:15:25
      |vpiTypedef:
      \_logic_typespec: , line:15:16, endln:15:21
    |vpiProcess:
    \_initial: , line:18:1, endln:28:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamFile/dut.sv | ${SURELOG_DIR}/build/regression/ParamFileOverr/roundtrip/dut_000.sv | 18 | 30 |