/**************************************************************************************************

MIT License

Copyright (c) 2022 Rafael Calcada

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.

**************************************************************************************************/

/**************************************************************************************************

Project Name:  RISC-V Steel Core / Hello World example
Project Repo:  github.com/rafaelcalcada/steel-core
Author:        Rafael Calcada 
E-mail:        rafaelcalcada@gmail.com

Top Module:    hello_world
 
**************************************************************************************************/

`timescale 1ns / 1ps

module hello_world (

  input   wire clock,
  input   wire reset,
  input   wire uart_rx,
  output  wire uart_tx

  );
  
  reg clk50mhz = 1'b0;
  always @(posedge clock) clk50mhz <= !clk50mhz;

  wire        interrupt_request_external;

  // Steel Core (instruction interface) <=> RAM (device #0, port #0)
  wire [31:0] bus_instruction_address;
  wire [31:0] bus_instruction_instruction;

  // Steel Core (data interface) <=> Memory Mapper
  wire [31:0] bus_data_rw_address;
  wire [31:0] bus_data_wdata;
  wire [31:0] bus_data_rdata;
  wire [3:0 ] bus_data_write_mask;
  wire        bus_data_write_request;
  
  // Memory Mapper <=> RAM (device #0, port #1)
  wire [31:0] device0_rw_address;
  wire [31:0] device0_wdata;
  wire [31:0] device0_rdata;
  wire [3:0 ] device0_write_mask;
  wire        device0_write_request;
  
  // Memory Mapper <=> UART (device #1)
  wire [31:0] device1_rw_address;
  wire [31:0] device1_wdata;
  wire [31:0] device1_rdata;
  wire [3:0 ] device1_write_mask;
  wire        device1_write_request;
  
  riscv_steel_core
  riscv_steel_core_instance (

    // Basic system signals
    .clock                        (clk50mhz                     ),
    .reset                        (reset                        ),
    .boot_address                 (32'h00000000                 ),

    // Instruction fetch interface
    .instruction_address          (bus_instruction_address      ),
    .instruction_in               (bus_instruction_instruction  ),

    // Data fetch/write interface
    .data_rw_address              (bus_data_rw_address          ),
    .data_out                     (bus_data_wdata               ),
    .data_write_request           (bus_data_write_request       ),
    .data_write_mask              (bus_data_write_mask          ),
    .data_in                      (bus_data_rdata               ),

    // Interrupt signals (hardwire to zero if unused)
    .interrupt_request_external   (interrupt_request_external   ),
    .interrupt_request_timer      (0), // unused
    .interrupt_request_software   (0), // unused

    // Real Time Counter (hardwire to zero if unused)
    .real_time                    (0)  // unused

  );
  
  memory_mapper
  memory_mapper_instance        (
  
    .clock                      (clk50mhz                   ),

    // Connected to Steel
    .bus_data_rdata             (bus_data_rdata             ),
    .bus_data_rw_address        (bus_data_rw_address        ),
    .bus_data_wdata             (bus_data_wdata             ),  
    .bus_data_write_mask        (bus_data_write_mask        ),
    .bus_data_write_request     (bus_data_write_request     ),
    
    // Connected to Device 0 => Memory
    .device0_rdata              (device0_rdata              ),
    .device0_rw_address         (device0_rw_address         ),
    .device0_wdata              (device0_wdata              ),  
    .device0_write_mask         (device0_write_mask         ),
    .device0_write_request      (device0_write_request      ),
    
    // Connected to Device 1 => UART
    .device1_rdata              (device1_rdata              ),
    .device1_rw_address         (device1_rw_address         ),
    .device1_wdata              (device1_wdata              ),
    .device1_write_mask         (device1_write_mask         ),
    .device1_write_request      (device1_write_request      )

  );
  
  dual_port_ram
  dual_port_ram_instance    (
    .clock                  (clk50mhz                       ),
    .reset                  (reset                          ),
    .port0_address          (bus_instruction_address[13:0]  ),
    .port0_data_out         (bus_instruction_instruction    ),
    .port1_address          (device0_rw_address[13:0]       ),
    .port1_data_out         (device0_rdata                  ),
    .port1_data_in          (device0_wdata                  ),
    .port1_write_mask       (device0_write_mask             ),
    .port1_write_enable     (device0_write_request          )
  );

  uart
  uart_instance             (
    .clock                  (clk50mhz                       ),
    .reset                  (reset                          ),
    .uart_rw_address        (device1_rw_address             ),
    .uart_wdata             (device1_wdata[7:0]             ),
    .uart_write_request     (device1_write_request          ),
    .uart_rdata             (device1_rdata                  ),
    .uart_tx                (uart_tx                        ),
    .uart_rx                (uart_rx                        ),
    .uart_interrupt_request (interrupt_request_external     )
  );

endmodule

module memory_mapper (

  input   wire       clock,

  // Bus connected to Steel
  output  reg  [31:0] bus_data_rdata,
  input   wire [31:0] bus_data_rw_address,
  input   wire [31:0] bus_data_wdata,  
  input   wire [3:0 ] bus_data_write_mask,
  input   wire        bus_data_write_request,
  
  // Connected to Device 0 => Memory
  input   wire [31:0] device0_rdata,
  output  reg  [31:0] device0_rw_address,
  output  reg  [31:0] device0_wdata,  
  output  reg  [3:0 ] device0_write_mask,
  output  reg         device0_write_request,
  
  // Connected to Device 1 => UART
  input   wire [31:0] device1_rdata,
  output  reg  [31:0] device1_rw_address,
  output  reg  [31:0] device1_wdata,
  output  reg  [3:0 ] device1_write_mask,
  output  reg         device1_write_request

  );
  
  reg [31:0] prev_bus_data_rw_address;
  
  always @(posedge clock)
    prev_bus_data_rw_address <= bus_data_rw_address;
  
  always @* if (prev_bus_data_rw_address < 32'h00010000 || prev_bus_data_rw_address > 32'h0001ffff)
    bus_data_rdata <= device0_rdata;
  else 
    bus_data_rdata <= device1_rdata;
  
  always @* begin
    if (bus_data_rw_address < 32'h00010000 || bus_data_rw_address > 32'h0001ffff) begin
      device0_rw_address     <= bus_data_rw_address;
      device0_wdata          <= bus_data_wdata;
      device0_write_mask     <= bus_data_write_mask;
      device0_write_request  <= bus_data_write_request;
    end
    else begin
      device0_rw_address     <= 32'h00000000;
      device0_wdata          <= 32'h00000000;
      device0_write_mask     <= 4'h0;
      device0_write_request  <= 1'b0;
    end
  end
  
  always @* begin
    if (bus_data_rw_address >= 32'h00010000 && bus_data_rw_address <= 32'h0001ffff) begin
      device1_rw_address     <= bus_data_rw_address;
      device1_wdata          <= bus_data_wdata;
      device1_write_mask     <= bus_data_write_mask;
      device1_write_request  <= bus_data_write_request;
    end
    else begin
      device1_rw_address     <= 32'h00000000;
      device1_wdata          <= 32'h00000000;
      device1_write_mask     <= 4'h0;
      device1_write_request  <= 1'b0;
    end
  end

endmodule

module dual_port_ram (

  input   wire clock,
  input   wire reset,

  // Port 0 is read-only (used for instruction fetch)
  input   wire [13:0] port0_address,  // 14-bit addresses = 16 KB memory
  output  reg  [31:0] port0_data_out,

  // Port 1 is read/write capable
  input   wire [13:0] port1_address,  // 14-bit addresses = 16 KB memory
  output  reg  [31:0] port1_data_out,
  input   wire [31:0] port1_data_in,
  input   wire [3:0 ] port1_write_mask,
  input   wire        port1_write_enable

  );

  // We will make the RAM word-addressed
  reg [31:0] ram [0:4095];

  // Loads the program into the RAM
  initial $readmemh("hello_world.mem", ram);

  // Because we made the RAM word-addressed, we need to shift the last two bits
  wire [11:0] instruction_address = port0_address >> 2;
  wire [11:0] data_address        = port1_address >> 2;
  
  // The code below will be synthesized to a Block RAM
  always @(posedge clock) begin 
    if (port1_write_enable == 1'b1) begin
      if(port1_write_mask[0]) ram[data_address][7:0  ] <= port1_data_in[7:0  ];
      if(port1_write_mask[1]) ram[data_address][15:8 ] <= port1_data_in[15:8 ];
      if(port1_write_mask[2]) ram[data_address][23:16] <= port1_data_in[23:16];
      if(port1_write_mask[3]) ram[data_address][31:24] <= port1_data_in[31:24];
    end
  end

  // Instruction / data fetch
  always @(posedge clock) begin
    if (reset) begin
      port0_data_out <= 32'h00000000;
      port1_data_out <= 32'h00000000;
    end
    else begin
      port0_data_out <= ram[instruction_address];
      port1_data_out <= ram[data_address];
    end
  end

endmodule

module uart #(

  parameter clock_freq = 50000000,
  parameter baud_rate  = 9600

  )(

  input   wire        clock,
  input   wire        reset,
  input   wire [31:0] uart_rw_address,
  input   wire [7:0 ] uart_wdata,
  input   wire        uart_write_request,
  input   wire        uart_rx,
  output  wire        uart_tx,
  output  reg  [31:0] uart_rdata,  
  output  reg         uart_interrupt_request
    
  );

  localparam cycles_per_baud = clock_freq / baud_rate;
  
  reg [$clog2(cycles_per_baud):0] tx_cycle_counter = 0;
  reg [$clog2(cycles_per_baud):0] rx_cycle_counter = 0;
  reg [3:0] tx_bit_counter;
  reg [3:0] rx_bit_counter;
  reg [9:0] tx_register;
  reg [7:0] rx_register;
  reg [7:0] rx_data;
  reg       rx_active;
  
  assign uart_tx = tx_register[0];
  
  always @(posedge clock) begin
    if (reset) begin
      tx_cycle_counter <= 0;
      tx_register <= 10'b1111111111;
      tx_bit_counter <= 0;
    end
    else if (tx_bit_counter == 0 &&
             uart_rw_address == 32'h00010000 &&
             uart_write_request == 1'b1) begin
      tx_cycle_counter <= 0;
      tx_register <= {1'b1, uart_wdata, 1'b0};
      tx_bit_counter <= 10;
    end
    else begin
      if (tx_cycle_counter < cycles_per_baud) begin
        tx_cycle_counter <= tx_cycle_counter + 1;
        tx_register <= tx_register;
        tx_bit_counter <= tx_bit_counter;
      end
      else begin
        tx_cycle_counter <= 0;
        tx_register <= {1'b1, tx_register[9:1]};
        tx_bit_counter <= tx_bit_counter > 0 ? tx_bit_counter - 1 : 0;
      end
    end
  end
  
  always @(posedge clock) begin
    if (reset) begin
      rx_cycle_counter <= 0;
      rx_register <= 8'h00;
      rx_data <= 8'h00;
      rx_bit_counter <= 0;
      uart_interrupt_request <= 1'b0;
      rx_active <= 1'b0;
    end
    else if (uart_interrupt_request == 1'b1) begin
      if (uart_rw_address == 32'h00010004) begin
        rx_cycle_counter <= 0;
        rx_register <= 8'h00;
        rx_data <= rx_data;
        rx_bit_counter <= 0;
        uart_interrupt_request <= 1'b0;
        rx_active <= 1'b0;
      end
      else begin
        rx_cycle_counter <= 0;
        rx_register <= 8'h00;
        rx_data <= rx_data;
        rx_bit_counter <= 0;
        uart_interrupt_request <= 1'b1;
        rx_active <= 1'b0;
      end
    end
    else if (rx_bit_counter == 0 && rx_active == 1'b0) begin
      if (uart_rx == 1'b1) begin
        rx_cycle_counter <= 0;
        rx_register <= 8'h00;
        rx_data <= rx_data;
        rx_bit_counter <= 0;
        uart_interrupt_request <= 1'b0;
        rx_active <= 1'b0;
      end
      else if (uart_rx == 1'b0) begin
        if (rx_cycle_counter < cycles_per_baud / 2) begin
          rx_cycle_counter <= rx_cycle_counter + 1;
          rx_register <= 8'h00;
          rx_data <= rx_data;
          rx_bit_counter <= 0;
          uart_interrupt_request <= 1'b0;
          rx_active <= 1'b0;
        end
        else begin
          rx_cycle_counter <= 0;
          rx_register <= 8'h00;
          rx_data <= rx_data;
          rx_bit_counter <= 8;
          uart_interrupt_request <= 1'b0;
          rx_active <= 1'b1;
        end
      end
    end
    else begin      
      if (rx_cycle_counter < cycles_per_baud) begin
        rx_cycle_counter <= rx_cycle_counter + 1;
        rx_register <= rx_register;
        rx_data <= rx_data;
        rx_bit_counter <= rx_bit_counter;
        uart_interrupt_request <= 1'b0;
        rx_active <= 1'b1;
      end
      else begin
        rx_cycle_counter <= 0;
        rx_register <= {uart_rx, rx_register[7:1]};
        rx_data <= (rx_bit_counter == 0) ? rx_register : rx_data;
        rx_bit_counter <= rx_bit_counter > 0 ? rx_bit_counter - 1 : 0;
        uart_interrupt_request <= (rx_bit_counter == 0) ? 1'b1 : 1'b0;
        rx_active <= 1'b1;
      end
    end
  end
  
  always @(posedge clock) begin
    if (reset) 
      uart_rdata <= 32'h00000000;
    else if (uart_rw_address == 32'h00010000)
      uart_rdata <= {31'b0, tx_bit_counter == 0};
    else if (uart_rw_address == 32'h00010004)
      uart_rdata <= {24'b0, rx_data};
    else
      uart_rdata <= 32'h00000000;
  end
  
endmodule
