
*** Running vivado
    with args -log system_v_vid_in_axi4s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_v_vid_in_axi4s_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_v_vid_in_axi4s_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 333.027 ; gain = 122.730
INFO: [Synth 8-638] synthesizing module 'system_v_vid_in_axi4s_0_0' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ip/system_v_vid_in_axi4s_0_0/synth/system_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:782]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5_formatter' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:570]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5_formatter' (1#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:570]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5_coupler' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5_coupler' (32#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5' (33#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:782]
INFO: [Synth 8-256] done synthesizing module 'system_v_vid_in_axi4s_0_0' (34#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ip/system_v_vid_in_axi4s_0_0/synth/system_v_vid_in_axi4s_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 544.195 ; gain = 333.898
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 544.195 ; gain = 333.898
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 706.211 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 706.211 ; gain = 495.914
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 706.211 ; gain = 495.914

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    21|
|3     |LUT3     |    10|
|4     |LUT4     |    17|
|5     |LUT5     |     8|
|6     |LUT6     |     5|
|7     |RAMB18E1 |     1|
|8     |FDCE     |    65|
|9     |FDPE     |    27|
|10    |FDRE     |    94|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 706.211 ; gain = 495.914
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1188.418 ; gain = 937.188
