#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov  9 21:55:36 2025
# Process ID         : 28384
# Current directory  : D:/FPGA/zybo/imx219/v2/pcam_hw
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent43480 D:\FPGA\zybo\imx219\v2\pcam_hw\Zybo-Z7-HW.xpr
# Log file           : D:/FPGA/zybo/imx219/v2/pcam_hw/vivado.log
# Journal file       : D:/FPGA/zybo/imx219/v2/pcam_hw\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 17305 MB
# Total Virtual      : 34261 MB
# Available Virtual  : 5463 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1478.516 ; gain = 374.824
open_bd_design {D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_0
Adding component instance block -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_1
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtg
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:v_tpg:8.2 - v_tpg_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_150M
Adding component instance block -- xilinx.com:ip:v_gamma_lut:1.1 - v_gamma_lut_0
Successfully read diagram <system> from block design file <D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.352 ; gain = 131.234
update_compile_order -fileset sources_1
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file D:/FPGA/zybo/imx219/v2/pcam_hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/zybo/imx219/v2/pcam_hw/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/zybo/imx219/v2/pcam_hw/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1829.957 ; gain = 176.520
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-23:49:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7807CA
set_property PROGRAM.FILE {D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processing Interface AXI_BayerToRGB_0_AXI_Stream_Master_ila1_slot1
Processed interface v_tpg_0_m_axis_video1_ila1_slot2
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot3
Processed interface v_tpg_0_m_axis_video_ila1_slot4
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 22:28:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 22:28:21
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_BayerToRGB_0_AXI_Stream_Master_ila1_slot1
Processed interface v_tpg_0_m_axis_video1_ila1_slot2
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot3
Processed interface v_tpg_0_m_axis_video_ila1_slot4
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 22:29:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 22:29:51
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_BayerToRGB_0_AXI_Stream_Master_ila1_slot1
Processed interface v_tpg_0_m_axis_video1_ila1_slot2
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot3
Processed interface v_tpg_0_m_axis_video_ila1_slot4
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 22:32:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 22:32:55
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_BayerToRGB_0_AXI_Stream_Master_ila1_slot1
Processed interface v_tpg_0_m_axis_video1_ila1_slot2
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot3
Processed interface v_tpg_0_m_axis_video_ila1_slot4
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 22:33:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 22:33:02
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_BayerToRGB_0_AXI_Stream_Master_ila1_slot1
Processed interface v_tpg_0_m_axis_video1_ila1_slot2
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot3
Processed interface v_tpg_0_m_axis_video_ila1_slot4
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 22:33:19 2025...
