

================================================================
== Vivado HLS Report for 'compute_bit_length'
================================================================
* Date:           Tue Aug  3 15:38:34 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       optimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.333 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      828|      828| 8.280 us | 8.280 us |  828|  828|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_histogram  |       64|       64|         1|          1|          1|    64|    yes   |
        |- traverse_tree   |      760|      760|         5|          3|          3|   253|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    237|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    185|    -|
|Register         |        -|      -|     194|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     194|    422|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |child_depth_V_U         |compute_bit_lengtibs  |        1|  0|   0|    0|   255|    6|     1|         1530|
    |internal_length_hist_U  |compute_bit_lengtjbC  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        2|  0|   0|    0|   319|   38|     2|         3578|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_252_p2      |     +    |      0|  0|  39|          32|           3|
    |count_V_1_fu_321_p2     |     +    |      0|  0|  39|          32|          32|
    |i_3_fu_241_p2           |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_311_p2           |     +    |      0|  0|  39|          32|           2|
    |i_fu_262_p2             |     +    |      0|  0|  39|          32|           3|
    |length_V_fu_299_p2      |     +    |      0|  0|  15|           6|           1|
    |icmp_ln14_fu_235_p2     |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln883_1_fu_293_p2  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln883_fu_287_p2    |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 237|         214|          57|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_i_i_phi_fu_215_p4        |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter1_op2_assign_reg_222  |   9|          2|    2|          4|
    |child_depth_V_address0                   |  21|          4|    8|         32|
    |child_depth_V_d0                         |  15|          3|    6|         18|
    |i2_0_i_i_reg_212                         |   9|          2|   32|         64|
    |i_0_i_i_reg_201                          |   9|          2|    7|         14|
    |internal_length_hist_address0            |  21|          4|    6|         24|
    |internal_length_hist_d0                  |  15|          3|   32|         96|
    |val_assign_loc_blk_n                     |   9|          2|    1|          2|
    |val_assign_loc_out_blk_n                 |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 185|         38|  130|        332|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   7|   0|    7|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_op2_assign_reg_222  |   2|   0|    2|          0|
    |count_V_reg_399                          |  32|   0|   32|          0|
    |i2_0_i_i_reg_212                         |  32|   0|   32|          0|
    |i_0_i_i_reg_201                          |   7|   0|    7|          0|
    |i_4_reg_394                              |  32|   0|   32|          0|
    |icmp_ln883_1_reg_380                     |   1|   0|    1|          0|
    |icmp_ln883_reg_376                       |   1|   0|    1|          0|
    |internal_length_hist_2_reg_389           |   6|   0|    6|          0|
    |tmp_reg_347                              |   1|   0|    1|          0|
    |val_assign_loc_read_reg_328              |  32|   0|   32|          0|
    |zext_ln24_reg_351                        |  32|   0|   64|         32|
    |zext_ln544_8_reg_384                     |   6|   0|   64|         58|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 194|   0|  284|         90|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_done                      | out |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | compute_bit_length | return value |
|parent_V_address0            | out |    8|  ap_memory |      parent_V      |     array    |
|parent_V_ce0                 | out |    1|  ap_memory |      parent_V      |     array    |
|parent_V_q0                  |  in |   31|  ap_memory |      parent_V      |     array    |
|left_V_address0              | out |    8|  ap_memory |       left_V       |     array    |
|left_V_ce0                   | out |    1|  ap_memory |       left_V       |     array    |
|left_V_q0                    |  in |   32|  ap_memory |       left_V       |     array    |
|right_V_address0             | out |    8|  ap_memory |       right_V      |     array    |
|right_V_ce0                  | out |    1|  ap_memory |       right_V      |     array    |
|right_V_q0                   |  in |   32|  ap_memory |       right_V      |     array    |
|val_assign_loc_dout          |  in |   32|   ap_fifo  |   val_assign_loc   |    pointer   |
|val_assign_loc_empty_n       |  in |    1|   ap_fifo  |   val_assign_loc   |    pointer   |
|val_assign_loc_read          | out |    1|   ap_fifo  |   val_assign_loc   |    pointer   |
|length_histogram_V_address0  | out |    6|  ap_memory | length_histogram_V |     array    |
|length_histogram_V_ce0       | out |    1|  ap_memory | length_histogram_V |     array    |
|length_histogram_V_we0       | out |    1|  ap_memory | length_histogram_V |     array    |
|length_histogram_V_d0        | out |   32|  ap_memory | length_histogram_V |     array    |
|val_assign_loc_out_din       | out |   32|   ap_fifo  | val_assign_loc_out |    pointer   |
|val_assign_loc_out_full_n    |  in |    1|   ap_fifo  | val_assign_loc_out |    pointer   |
|val_assign_loc_out_write     | out |    1|   ap_fifo  | val_assign_loc_out |    pointer   |
+-----------------------------+-----+-----+------------+--------------------+--------------+

