INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:46:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 2.710ns (28.644%)  route 6.751ns (71.356%))
  Logic Levels:           24  (CARRY4=10 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2777, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X46Y150        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y150        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.392     1.154    lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q
    SLICE_X48Y150        LUT4 (Prop_lut4_I0_O)        0.043     1.197 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_6__0/O
                         net (fo=1, routed)           0.000     1.197    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_6__0_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.454 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.454    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.503 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.503    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.610 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_4__0/O[2]
                         net (fo=5, routed)           0.412     2.022    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_4__0_n_5
    SLICE_X51Y150        LUT3 (Prop_lut3_I1_O)        0.118     2.140 f  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_7__0/O
                         net (fo=33, routed)          0.420     2.560    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X59Y152        LUT6 (Prop_lut6_I5_O)        0.043     2.603 f  lsq3/handshake_lsq_lsq3_core/dataReg[25]_i_3__0/O
                         net (fo=1, routed)           0.223     2.826    lsq3/handshake_lsq_lsq3_core/dataReg[25]_i_3__0_n_0
    SLICE_X58Y152        LUT6 (Prop_lut6_I5_O)        0.043     2.869 f  lsq3/handshake_lsq_lsq3_core/dataReg[25]_i_1__0/O
                         net (fo=2, routed)           0.825     3.694    load3/data_tehb/dataReg_reg[31]_2[25]
    SLICE_X43Y145        LUT3 (Prop_lut3_I0_O)        0.052     3.746 f  load3/data_tehb/ltOp_carry__2_i_22/O
                         net (fo=9, routed)           0.292     4.037    load3/data_tehb/control/level4_c1[15]_i_4_0[4]
    SLICE_X43Y144        LUT4 (Prop_lut4_I3_O)        0.131     4.168 f  load3/data_tehb/control/level4_c1[15]_i_8/O
                         net (fo=1, routed)           0.246     4.414    load3/data_tehb/control/level4_c1[15]_i_8_n_0
    SLICE_X41Y144        LUT5 (Prop_lut5_I4_O)        0.043     4.457 r  load3/data_tehb/control/level4_c1[15]_i_7/O
                         net (fo=3, routed)           0.249     4.706    load3/data_tehb/control/addf1/ieee2nfloat_0/eqOp1_in
    SLICE_X40Y142        LUT2 (Prop_lut2_I0_O)        0.043     4.749 r  load3/data_tehb/control/level4_c1[15]_i_4/O
                         net (fo=56, routed)          0.539     5.288    load3/data_tehb/control/dataReg_reg[22]_0
    SLICE_X44Y136        LUT3 (Prop_lut3_I1_O)        0.051     5.339 f  load3/data_tehb/control/level4_c1[9]_i_2__0/O
                         net (fo=5, routed)           0.490     5.828    load3/data_tehb/control/dataReg_reg[22][0]
    SLICE_X40Y135        LUT6 (Prop_lut6_I4_O)        0.132     5.960 r  load3/data_tehb/control/ltOp_carry_i_1__0/O
                         net (fo=1, routed)           0.352     6.312    addf1/operator/DI[3]
    SLICE_X41Y135        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.496 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.496    addf1/operator/ltOp_carry_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.545 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.545    addf1/operator/ltOp_carry__0_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.594 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.594    addf1/operator/ltOp_carry__1_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.643 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.643    addf1/operator/ltOp_carry__2_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.770 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.424     7.194    addf1/operator/CO[0]
    SLICE_X40Y143        LUT2 (Prop_lut2_I0_O)        0.138     7.332 r  addf1/operator/i__carry_i_3__0/O
                         net (fo=1, routed)           0.250     7.582    addf1/operator/p_1_in[1]
    SLICE_X41Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.331     7.913 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.913    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.017 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.354     8.371    addf1/operator/RightShifterComponent/ps_c1_reg[4]_0[0]
    SLICE_X40Y143        LUT6 (Prop_lut6_I3_O)        0.120     8.491 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0/O
                         net (fo=5, routed)           0.298     8.789    addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0_n_0
    SLICE_X39Y143        LUT3 (Prop_lut3_I0_O)        0.054     8.843 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_1__0/O
                         net (fo=22, routed)          0.560     9.403    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X44Y137        LUT2 (Prop_lut2_I0_O)        0.139     9.542 r  addf1/operator/RightShifterComponent/level4_c1[15]_i_1/O
                         net (fo=6, routed)           0.427     9.969    addf1/operator/RightShifterComponent/level4_c1[15]_i_1_n_0
    SLICE_X39Y137        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=2777, unset)         0.483    12.183    addf1/operator/RightShifterComponent/clk
    SLICE_X39Y137        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X39Y137        FDRE (Setup_fdre_C_R)       -0.384    11.763    addf1/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  1.794    




