v 4
file . "core_testbench.vhdl" "11ff4a5a226d3077dca56686667c8a023a2e8229" "20250506175524.927":
  entity core_testbench at 1( 0) + 0 on 485;
  architecture testbench_arch of core_testbench at 8( 131) + 0 on 486;
file . "core_module.vhdl" "2ecbb12248198240ced3b4f15fb550345fa1380f" "20250506175524.620":
  entity core_module at 34( 1339) + 0 on 483;
  architecture behavioral of core_module at 74( 2502) + 0 on 484;
