static void T_1 F_1 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nlong V_7 = ( long ) V_2 -> V_8 ;\r\nint V_9 = F_2 ( V_5 ) ;\r\nif ( V_5 & ( 1 << 24 ) )\r\nV_4 -> V_10 = V_7 + 4 ;\r\nV_4 -> V_11 = V_7 + 8 + V_9 ;\r\n}\r\nstatic void T_1 F_3 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nlong V_7 = ( long ) V_2 -> V_8 ;\r\nint V_9 = F_2 ( V_5 ) ;\r\nV_4 -> V_10 = V_7 + 4 ;\r\nV_4 -> V_11 = V_7 + 8 + V_9 + ( ( V_5 >> 23 ) & 0x2 ) ;\r\nV_4 -> V_12 |= V_13 ;\r\n}\r\nstatic void T_1 F_4 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nint V_14 = V_5 & 0xf ;\r\nlong V_15 = V_4 -> V_16 [ V_14 ] ;\r\nif ( V_5 & ( 1 << 5 ) )\r\nV_4 -> V_10 = ( long ) V_2 -> V_8 + 4 ;\r\nV_4 -> V_11 = V_15 & ~ 0x1 ;\r\nV_4 -> V_12 &= ~ V_13 ;\r\nif ( V_15 & 0x1 )\r\nV_4 -> V_12 |= V_13 ;\r\n}\r\nstatic void T_1 F_5 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nint V_17 = ( V_5 >> 12 ) & 0xf ;\r\nunsigned long V_18 = 0xf8ff03df ;\r\nV_4 -> V_16 [ V_17 ] = V_4 -> V_12 & V_18 ;\r\n}\r\nstatic void T_1 F_6 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nV_4 -> V_16 [ 12 ] = V_4 -> V_16 [ 13 ] ;\r\n}\r\nstatic void T_1\r\nF_7 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nunsigned long V_19 = ( unsigned long ) V_2 -> V_8 + 8 ;\r\nint V_20 = ( V_5 >> 12 ) & 0xf ;\r\nint V_21 = ( V_5 >> 16 ) & 0xf ;\r\nint V_14 = V_5 & 0xf ;\r\nregister unsigned long T_3 V_22 ( L_1 ) = V_4 -> V_16 [ V_20 ] ;\r\nregister unsigned long T_4 V_22 ( L_2 ) = V_4 -> V_16 [ V_20 + 1 ] ;\r\nregister unsigned long T_5 V_22 ( L_3 ) = ( V_21 == 15 ) ? V_19\r\n: V_4 -> V_16 [ V_21 ] ;\r\nregister unsigned long V_15 V_22 ( L_4 ) = V_4 -> V_16 [ V_14 ] ;\r\n__asm__ __volatile__ (\r\nBLX("%[fn]")\r\n: "=r" (rtv), "=r" (rt2v), "=r" (rnv)\r\n: "0" (rtv), "1" (rt2v), "2" (rnv), "r" (rmv),\r\n[fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_4 -> V_16 [ V_20 ] = T_3 ;\r\nV_4 -> V_16 [ V_20 + 1 ] = T_4 ;\r\nif ( F_8 ( V_5 ) )\r\nV_4 -> V_16 [ V_21 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_9 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nunsigned long V_19 = ( unsigned long ) V_2 -> V_8 + 8 ;\r\nint V_20 = ( V_5 >> 12 ) & 0xf ;\r\nint V_21 = ( V_5 >> 16 ) & 0xf ;\r\nint V_14 = V_5 & 0xf ;\r\nregister unsigned long T_3 V_22 ( L_1 ) ;\r\nregister unsigned long T_5 V_22 ( L_3 ) = ( V_21 == 15 ) ? V_19\r\n: V_4 -> V_16 [ V_21 ] ;\r\nregister unsigned long V_15 V_22 ( L_4 ) = V_4 -> V_16 [ V_14 ] ;\r\n__asm__ __volatile__ (\r\nBLX("%[fn]")\r\n: "=r" (rtv), "=r" (rnv)\r\n: "1" (rnv), "r" (rmv), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( V_20 == 15 )\r\nF_10 ( T_3 , V_4 ) ;\r\nelse\r\nV_4 -> V_16 [ V_20 ] = T_3 ;\r\nif ( F_8 ( V_5 ) )\r\nV_4 -> V_16 [ V_21 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_11 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nunsigned long V_23 = ( unsigned long ) V_2 -> V_8 + V_24 ;\r\nunsigned long V_25 = ( unsigned long ) V_2 -> V_8 + 8 ;\r\nint V_20 = ( V_5 >> 12 ) & 0xf ;\r\nint V_21 = ( V_5 >> 16 ) & 0xf ;\r\nint V_14 = V_5 & 0xf ;\r\nregister unsigned long T_3 V_22 ( L_1 ) = ( V_20 == 15 ) ? V_23\r\n: V_4 -> V_16 [ V_20 ] ;\r\nregister unsigned long T_5 V_22 ( L_3 ) = ( V_21 == 15 ) ? V_25\r\n: V_4 -> V_16 [ V_21 ] ;\r\nregister unsigned long V_15 V_22 ( L_4 ) = V_4 -> V_16 [ V_14 ] ;\r\n__asm__ __volatile__ (\r\nBLX("%[fn]")\r\n: "=r" (rnv)\r\n: "r" (rtv), "0" (rnv), "r" (rmv), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( F_8 ( V_5 ) )\r\nV_4 -> V_16 [ V_21 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_12 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nunsigned long V_19 = ( unsigned long ) V_2 -> V_8 + 8 ;\r\nint V_17 = ( V_5 >> 12 ) & 0xf ;\r\nint V_21 = ( V_5 >> 16 ) & 0xf ;\r\nint V_14 = V_5 & 0xf ;\r\nint V_26 = ( V_5 >> 8 ) & 0xf ;\r\nregister unsigned long T_6 V_22 ( L_1 ) = V_4 -> V_16 [ V_17 ] ;\r\nregister unsigned long T_5 V_22 ( L_3 ) = ( V_21 == 15 ) ? V_19\r\n: V_4 -> V_16 [ V_21 ] ;\r\nregister unsigned long V_15 V_22 ( L_4 ) = ( V_14 == 15 ) ? V_19\r\n: V_4 -> V_16 [ V_14 ] ;\r\nregister unsigned long T_7 V_22 ( L_2 ) = V_4 -> V_16 [ V_26 ] ;\r\nunsigned long V_27 = V_4 -> V_12 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\nBLX("%[fn]")\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdv), [cpsr] "=r" (cpsr)\r\n: "0" (rdv), "r" (rnv), "r" (rmv), "r" (rsv),\r\n"1" (cpsr), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( V_17 == 15 )\r\nF_13 ( T_6 , V_4 ) ;\r\nelse\r\nV_4 -> V_16 [ V_17 ] = T_6 ;\r\nV_4 -> V_12 = ( V_4 -> V_12 & ~ V_28 ) | ( V_27 & V_28 ) ;\r\n}\r\nstatic void T_1\r\nF_14 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nint V_17 = ( V_5 >> 12 ) & 0xf ;\r\nint V_21 = ( V_5 >> 16 ) & 0xf ;\r\nint V_14 = V_5 & 0xf ;\r\nregister unsigned long T_6 V_22 ( L_1 ) = V_4 -> V_16 [ V_17 ] ;\r\nregister unsigned long T_5 V_22 ( L_3 ) = V_4 -> V_16 [ V_21 ] ;\r\nregister unsigned long V_15 V_22 ( L_4 ) = V_4 -> V_16 [ V_14 ] ;\r\nunsigned long V_27 = V_4 -> V_12 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\nBLX("%[fn]")\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdv), [cpsr] "=r" (cpsr)\r\n: "0" (rdv), "r" (rnv), "r" (rmv),\r\n"1" (cpsr), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_4 -> V_16 [ V_17 ] = T_6 ;\r\nV_4 -> V_12 = ( V_4 -> V_12 & ~ V_28 ) | ( V_27 & V_28 ) ;\r\n}\r\nstatic void T_1\r\nF_15 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nint V_17 = ( V_5 >> 16 ) & 0xf ;\r\nint V_21 = ( V_5 >> 12 ) & 0xf ;\r\nint V_14 = V_5 & 0xf ;\r\nint V_26 = ( V_5 >> 8 ) & 0xf ;\r\nregister unsigned long T_6 V_22 ( L_3 ) = V_4 -> V_16 [ V_17 ] ;\r\nregister unsigned long T_5 V_22 ( L_1 ) = V_4 -> V_16 [ V_21 ] ;\r\nregister unsigned long V_15 V_22 ( L_4 ) = V_4 -> V_16 [ V_14 ] ;\r\nregister unsigned long T_7 V_22 ( L_2 ) = V_4 -> V_16 [ V_26 ] ;\r\nunsigned long V_27 = V_4 -> V_12 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\nBLX("%[fn]")\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdv), [cpsr] "=r" (cpsr)\r\n: "0" (rdv), "r" (rnv), "r" (rmv), "r" (rsv),\r\n"1" (cpsr), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_4 -> V_16 [ V_17 ] = T_6 ;\r\nV_4 -> V_12 = ( V_4 -> V_12 & ~ V_28 ) | ( V_27 & V_28 ) ;\r\n}\r\nstatic void T_1\r\nF_16 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nint V_17 = ( V_5 >> 12 ) & 0xf ;\r\nint V_14 = V_5 & 0xf ;\r\nregister unsigned long T_6 V_22 ( L_1 ) = V_4 -> V_16 [ V_17 ] ;\r\nregister unsigned long V_15 V_22 ( L_4 ) = V_4 -> V_16 [ V_14 ] ;\r\n__asm__ __volatile__ (\r\nBLX("%[fn]")\r\n: "=r" (rdv)\r\n: "0" (rdv), "r" (rmv), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_4 -> V_16 [ V_17 ] = T_6 ;\r\n}\r\nstatic void T_1\r\nF_17 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nT_2 V_5 = V_2 -> V_6 ;\r\nint V_29 = ( V_5 >> 12 ) & 0xf ;\r\nint V_30 = ( V_5 >> 16 ) & 0xf ;\r\nint V_21 = V_5 & 0xf ;\r\nint V_14 = ( V_5 >> 8 ) & 0xf ;\r\nregister unsigned long T_8 V_22 ( L_1 ) = V_4 -> V_16 [ V_29 ] ;\r\nregister unsigned long T_9 V_22 ( L_3 ) = V_4 -> V_16 [ V_30 ] ;\r\nregister unsigned long T_5 V_22 ( L_4 ) = V_4 -> V_16 [ V_21 ] ;\r\nregister unsigned long V_15 V_22 ( L_2 ) = V_4 -> V_16 [ V_14 ] ;\r\nunsigned long V_27 = V_4 -> V_12 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\nBLX("%[fn]")\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdlov), "=r" (rdhiv), [cpsr] "=r" (cpsr)\r\n: "0" (rdlov), "1" (rdhiv), "r" (rnv), "r" (rmv),\r\n"2" (cpsr), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_4 -> V_16 [ V_29 ] = T_8 ;\r\nV_4 -> V_16 [ V_30 ] = T_9 ;\r\nV_4 -> V_12 = ( V_4 -> V_12 & ~ V_28 ) | ( V_27 & V_28 ) ;\r\n}\r\nstatic void T_1 F_18 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nV_4 -> V_11 += 4 ;\r\nV_2 -> V_31 . V_32 ( V_2 , V_4 ) ;\r\n}\r\nenum V_33 T_1\r\nF_19 ( T_2 V_5 , struct V_34 * V_35 )\r\n{\r\nV_35 -> V_36 = F_18 ;\r\nV_35 -> V_37 = V_38 [ V_5 >> 28 ] ;\r\nreturn F_20 ( V_5 , V_35 , V_39 , false ) ;\r\n}
