/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _DW_APB_UART_H_
#define _DW_APB_UART_H_


/* ####################################################################### */
/*        ENUMERATION MACROS                                               */
/* ####################################################################### */

/* Enumeration: uart::CPR::ADDITIONAL_FEAT::ADDITIONAL_FEAT                */
/* Source filename: DW_apb_uart.csr, line: 3594                            */
#define UART_CPR_ADDITIONAL_FEAT_ADDITIONAL_FEAT_DISABLED 0x0u
#define UART_CPR_ADDITIONAL_FEAT_ADDITIONAL_FEAT_ENABLED 0x1u

/* Enumeration: uart::CPR::AFCE_MODE::AFCE_MODE                            */
/* Source filename: DW_apb_uart.csr, line: 3521                            */
#define UART_CPR_AFCE_MODE_AFCE_MODE_DISABLED 0x0u
#define UART_CPR_AFCE_MODE_AFCE_MODE_ENABLED 0x1u

/* Enumeration: uart::CPR::APB_DATA_WIDTH::APB_DATA_WIDTH                  */
/* Source filename: DW_apb_uart.csr, line: 3492                            */
#define UART_CPR_APB_DATA_WIDTH_APB_DATA_WIDTH_APB_16BITS 0x1u
#define UART_CPR_APB_DATA_WIDTH_APB_DATA_WIDTH_APB_32BITS 0x2u
#define UART_CPR_APB_DATA_WIDTH_APB_DATA_WIDTH_APB_8BITS 0x0u

/* Enumeration: uart::CPR::DMA_EXTRA::DMA_EXTRA                            */
/* Source filename: DW_apb_uart.csr, line: 3685                            */
#define UART_CPR_DMA_EXTRA_DMA_EXTRA_DISABLED 0x0u
#define UART_CPR_DMA_EXTRA_DMA_EXTRA_ENABLED 0x1u

/* Enumeration: uart::CPR::FIFO_ACCESS::FIFO_ACCESS                        */
/* Source filename: DW_apb_uart.csr, line: 3612                            */
#define UART_CPR_FIFO_ACCESS_FIFO_ACCESS_DISABLED 0x0u
#define UART_CPR_FIFO_ACCESS_FIFO_ACCESS_ENABLED 0x1u

/* Enumeration: uart::CPR::FIFO_MODE::FIFO_MODE                            */
/* Source filename: DW_apb_uart.csr, line: 3710                            */
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_0 0x0u
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_1024 0x40u
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_128 0x8u
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_16 0x1u
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_2048 0x80u
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_256 0x10u
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_32 0x2u
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_512 0x20u
#define UART_CPR_FIFO_MODE_FIFO_MODE_FIFO_MODE_64 0x4u

/* Enumeration: uart::CPR::FIFO_STAT::FIFO_STAT                            */
/* Source filename: DW_apb_uart.csr, line: 3630                            */
#define UART_CPR_FIFO_STAT_FIFO_STAT_DISABLED 0x0u
#define UART_CPR_FIFO_STAT_FIFO_STAT_ENABLED 0x1u

/* Enumeration: uart::CPR::SHADOW::SHADOW                                  */
/* Source filename: DW_apb_uart.csr, line: 3648                            */
#define UART_CPR_SHADOW_SHADOW_DISABLED 0x0u
#define UART_CPR_SHADOW_SHADOW_ENABLED 0x1u

/* Enumeration: uart::CPR::SIR_LP_MODE::SIR_LP_MODE                        */
/* Source filename: DW_apb_uart.csr, line: 3575                            */
#define UART_CPR_SIR_LP_MODE_SIR_LP_MODE_DISABLED 0x0u
#define UART_CPR_SIR_LP_MODE_SIR_LP_MODE_ENABLED 0x1u

/* Enumeration: uart::CPR::SIR_MODE::SIR_MODE                              */
/* Source filename: DW_apb_uart.csr, line: 3557                            */
#define UART_CPR_SIR_MODE_SIR_MODE_DISABLED 0x0u
#define UART_CPR_SIR_MODE_SIR_MODE_ENABLED 0x1u

/* Enumeration: uart::CPR::THRE_MODE::THRE_MODE                            */
/* Source filename: DW_apb_uart.csr, line: 3539                            */
#define UART_CPR_THRE_MODE_THRE_MODE_DISABLED 0x0u
#define UART_CPR_THRE_MODE_THRE_MODE_ENABLED 0x1u

/* Enumeration: uart::CPR::UART_ADD_ENCODED_PARAMS::UART_ADD_ENCODED_PARAMS */
/* Source filename: DW_apb_uart.csr, line: 3667                            */
#define UART_CPR_UART_ADD_ENCODED_PARAMS_UART_ADD_ENCODED_PARAMS_DISABLED 0x0u
#define UART_CPR_UART_ADD_ENCODED_PARAMS_UART_ADD_ENCODED_PARAMS_ENABLED 0x1u

/* Enumeration: uart::DMASA::DMASA::DMASA                                  */
/* Source filename: DW_apb_uart.csr, line: 3397                            */
#define UART_DMASA_DMASA_DMASA_SOFT_ACK 0x1u

/* Enumeration: uart::FAR::FAR::FAR                                        */
/* Source filename: DW_apb_uart.csr, line: 2530                            */
#define UART_FAR_FAR_FAR_DISABLED 0x0u
#define UART_FAR_FAR_FAR_ENABLED 0x1u

/* Enumeration: uart::HTX::HTX::HTX                                        */
/* Source filename: DW_apb_uart.csr, line: 3351                            */
#define UART_HTX_HTX_HTX_DISABLED 0x0u
#define UART_HTX_HTX_HTX_ENABLED 0x1u

/* Enumeration: uart::IER::IER::EDSSI::EDSSI                               */
/* Source filename: DW_apb_uart.csr, line: 238                             */
#define UART_IER_IER_EDSSI_EDSSI_DISABLED 0x0u
#define UART_IER_IER_EDSSI_EDSSI_ENABLED 0x1u

/* Enumeration: uart::IER::IER::ELCOLR::ELCOLR                             */
/* Source filename: DW_apb_uart.csr, line: 268                             */
#define UART_IER_IER_ELCOLR_ELCOLR_DISABLED 0x0u
#define UART_IER_IER_ELCOLR_ELCOLR_ENABLED 0x1u

/* Enumeration: uart::IER::IER::ELSI::ELSI                                 */
/* Source filename: DW_apb_uart.csr, line: 217                             */
#define UART_IER_IER_ELSI_ELSI_DISABLED 0x0u
#define UART_IER_IER_ELSI_ELSI_ENABLED 0x1u

/* Enumeration: uart::IER::IER::ERBFI::ERBFI                               */
/* Source filename: DW_apb_uart.csr, line: 176                             */
#define UART_IER_IER_ERBFI_ERBFI_DISABLED 0x0u
#define UART_IER_IER_ERBFI_ERBFI_ENABLED 0x1u

/* Enumeration: uart::IER::IER::ETBEI::ETBEI                               */
/* Source filename: DW_apb_uart.csr, line: 197                             */
#define UART_IER_IER_ETBEI_ETBEI_DISABLED 0x0u
#define UART_IER_IER_ETBEI_ETBEI_ENABLED 0x1u

/* Enumeration: uart::IER::IER::PTIME::PTIME                               */
/* Source filename: DW_apb_uart.csr, line: 296                             */
#define UART_IER_IER_PTIME_PTIME_DISABLED 0x0u
#define UART_IER_IER_PTIME_PTIME_ENABLED 0x1u

/* Enumeration: uart::IIR::FCR::DMAM::DMAM                                 */
/* Source filename: DW_apb_uart.csr, line: 532                             */
#define UART_IIR_FCR_DMAM_DMAM_MODE0 0x0u
#define UART_IIR_FCR_DMAM_DMAM_MODE1 0x1u

/* Enumeration: uart::IIR::FCR::FIFOE::FIFOE                               */
/* Source filename: DW_apb_uart.csr, line: 467                             */
#define UART_IIR_FCR_FIFOE_FIFOE_DISABLED 0x0u
#define UART_IIR_FCR_FIFOE_FIFOE_ENABLED 0x1u

/* Enumeration: uart::IIR::FCR::RFIFOR::RFIFOR                             */
/* Source filename: DW_apb_uart.csr, line: 492                             */
#define UART_IIR_FCR_RFIFOR_RFIFOR_RESET 0x1u

/* Enumeration: uart::IIR::FCR::RT::RT                                     */
/* Source filename: DW_apb_uart.csr, line: 593                             */
#define UART_IIR_FCR_RT_RT_FIFO_CHAR_1 0x0u
#define UART_IIR_FCR_RT_RT_FIFO_FULL_2 0x3u
#define UART_IIR_FCR_RT_RT_FIFO_HALF_FULL 0x2u
#define UART_IIR_FCR_RT_RT_FIFO_QUARTER_FULL 0x1u

/* Enumeration: uart::IIR::FCR::TET::TET                                   */
/* Source filename: DW_apb_uart.csr, line: 558                             */
#define UART_IIR_FCR_TET_TET_FIFO_CHAR_2 0x1u
#define UART_IIR_FCR_TET_TET_FIFO_EMPTY 0x0u
#define UART_IIR_FCR_TET_TET_FIFO_HALF_FULL 0x3u
#define UART_IIR_FCR_TET_TET_FIFO_QUARTER_FULL 0x2u

/* Enumeration: uart::IIR::FCR::XFIFOR::XFIFOR                             */
/* Source filename: DW_apb_uart.csr, line: 513                             */
#define UART_IIR_FCR_XFIFOR_XFIFOR_RESET 0x1u

/* Enumeration: uart::IIR::IIR::FIFOSE::FIFOSE                             */
/* Source filename: DW_apb_uart.csr, line: 428                             */
#define UART_IIR_IIR_FIFOSE_FIFOSE_DISABLED 0x0u
#define UART_IIR_IIR_FIFOSE_FIFOSE_ENABLED 0x3u

/* Enumeration: uart::IIR::IIR::IID::IID                                   */
/* Source filename: DW_apb_uart.csr, line: 382                             */
#define UART_IIR_IIR_IID_IID_BUSY_DETECT 0x7u
#define UART_IIR_IIR_IID_IID_CHARACTER_TIMEOUT 0xcu
#define UART_IIR_IIR_IID_IID_MODEM_STATUS 0x0u
#define UART_IIR_IIR_IID_IID_NO_INTERRUPT_PENDING 0x1u
#define UART_IIR_IIR_IID_IID_RECEIVED_DATA_AVAILABLE 0x4u
#define UART_IIR_IIR_IID_IID_RECEIVER_LINE_STATUS 0x6u
#define UART_IIR_IIR_IID_IID_THR_EMPTY 0x2u

/* Enumeration: uart::LCR::BC::BC                                          */
/* Source filename: DW_apb_uart.csr, line: 805                             */
#define UART_LCR_BC_BC_DISABLED 0x0u
#define UART_LCR_BC_BC_ENABLED 0x1u

/* Enumeration: uart::LCR::DLAB::DLAB                                      */
/* Source filename: DW_apb_uart.csr, line: 833                             */
#define UART_LCR_DLAB_DLAB_DISABLED 0x0u
#define UART_LCR_DLAB_DLAB_ENABLED 0x1u

/* Enumeration: uart::LCR::DLS::DLS                                        */
/* Source filename: DW_apb_uart.csr, line: 640                             */
#define UART_LCR_DLS_DLS_CHAR_5BITS 0x0u
#define UART_LCR_DLS_DLS_CHAR_6BITS 0x1u
#define UART_LCR_DLS_DLS_CHAR_7BITS 0x2u
#define UART_LCR_DLS_DLS_CHAR_8BITS 0x3u

/* Enumeration: uart::LCR::EPS::EPS                                        */
/* Source filename: DW_apb_uart.csr, line: 744                             */
#define UART_LCR_EPS_EPS_EVEN_PARITY 0x1u
#define UART_LCR_EPS_EPS_ODD_PARITY 0x0u

/* Enumeration: uart::LCR::PEN::PEN                                        */
/* Source filename: DW_apb_uart.csr, line: 716                             */
#define UART_LCR_PEN_PEN_DISABLED 0x0u
#define UART_LCR_PEN_PEN_ENABLED 0x1u

/* Enumeration: uart::LCR::SP::SP                                          */
/* Source filename: DW_apb_uart.csr, line: 773                             */
#define UART_LCR_SP_SP_DISABLED 0x0u
#define UART_LCR_SP_SP_ENABLED 0x1u

/* Enumeration: uart::LCR::STOP::STOP                                      */
/* Source filename: DW_apb_uart.csr, line: 689                             */
#define UART_LCR_STOP_STOP_STOP_1BIT 0x0u
#define UART_LCR_STOP_STOP_STOP_1_5BIT_OR_2BIT 0x1u

/* Enumeration: uart::LSR::BI::BI                                          */
/* Source filename: DW_apb_uart.csr, line: 1285                            */
#define UART_LSR_BI_BI_BREAK 0x1u
#define UART_LSR_BI_BI_NO_BREAK 0x0u

/* Enumeration: uart::LSR::DR::DR                                          */
/* Source filename: DW_apb_uart.csr, line: 1109                            */
#define UART_LSR_DR_DR_NOT_READY 0x0u
#define UART_LSR_DR_DR_READY 0x1u

/* Enumeration: uart::LSR::FE::FE                                          */
/* Source filename: DW_apb_uart.csr, line: 1230                            */
#define UART_LSR_FE_FE_FRAMING_ERROR 0x1u
#define UART_LSR_FE_FE_NO_FRAMING_ERROR 0x0u

/* Enumeration: uart::LSR::OE::OE                                          */
/* Source filename: DW_apb_uart.csr, line: 1145                            */
#define UART_LSR_OE_OE_NO_OVER_RUN_ERROR 0x0u
#define UART_LSR_OE_OE_OVER_RUN_ERROR 0x1u

/* Enumeration: uart::LSR::PE::PE                                          */
/* Source filename: DW_apb_uart.csr, line: 1184                            */
#define UART_LSR_PE_PE_NO_PARITY_ERROR 0x0u
#define UART_LSR_PE_PE_PARITY_ERROR 0x1u

/* Enumeration: uart::LSR::RFE::RFE                                        */
/* Source filename: DW_apb_uart.csr, line: 1381                            */
#define UART_LSR_RFE_RFE_NO_RX_FIFO_ERROR 0x0u
#define UART_LSR_RFE_RFE_RX_FIFO_ERROR 0x1u

/* Enumeration: uart::LSR::TEMT::TEMT                                      */
/* Source filename: DW_apb_uart.csr, line: 1352                            */
#define UART_LSR_TEMT_TEMT_DISABLED 0x0u
#define UART_LSR_TEMT_TEMT_ENABLED 0x1u

/* Enumeration: uart::LSR::THRE::THRE                                      */
/* Source filename: DW_apb_uart.csr, line: 1325                            */
#define UART_LSR_THRE_THRE_DISABLED 0x0u
#define UART_LSR_THRE_THRE_ENABLED 0x1u

/* Enumeration: uart::MCR::AFCE::AFCE                                      */
/* Source filename: DW_apb_uart.csr, line: 1040                            */
#define UART_MCR_AFCE_AFCE_DISABLED 0x0u
#define UART_MCR_AFCE_AFCE_ENABLED 0x1u

/* Enumeration: uart::MCR::DTR::DTR                                        */
/* Source filename: DW_apb_uart.csr, line: 880                             */
#define UART_MCR_DTR_DTR_ACTIVE 0x1u
#define UART_MCR_DTR_DTR_INACTIVE 0x0u

/* Enumeration: uart::MCR::LoopBack::LoopBack                              */
/* Source filename: DW_apb_uart.csr, line: 1013                            */
#define UART_MCR_LOOPBACK_LOOPBACK_DISABLED 0x0u
#define UART_MCR_LOOPBACK_LOOPBACK_ENABLED 0x1u

/* Enumeration: uart::MCR::OUT1::OUT1                                      */
/* Source filename: DW_apb_uart.csr, line: 948                             */
#define UART_MCR_OUT1_OUT1_OUT1_0 0x0u
#define UART_MCR_OUT1_OUT1_OUT1_1 0x1u

/* Enumeration: uart::MCR::OUT2::OUT2                                      */
/* Source filename: DW_apb_uart.csr, line: 975                             */
#define UART_MCR_OUT2_OUT2_OUT2_0 0x0u
#define UART_MCR_OUT2_OUT2_OUT2_1 0x1u

/* Enumeration: uart::MCR::RTS::RTS                                        */
/* Source filename: DW_apb_uart.csr, line: 921                             */
#define UART_MCR_RTS_RTS_ACTIVE 0x1u
#define UART_MCR_RTS_RTS_INACTIVE 0x0u

/* Enumeration: uart::MCR::SIRE::SIRE                                      */
/* Source filename: DW_apb_uart.csr, line: 1069                            */
#define UART_MCR_SIRE_SIRE_DISABLED 0x0u
#define UART_MCR_SIRE_SIRE_ENABLED 0x1u

/* Enumeration: uart::MSR::CTS::CTS                                        */
/* Source filename: DW_apb_uart.csr, line: 1566                            */
#define UART_MSR_CTS_CTS_ASSERTED 0x1u
#define UART_MSR_CTS_CTS_DEASSERTED 0x0u

/* Enumeration: uart::MSR::DCD::DCD                                        */
/* Source filename: DW_apb_uart.csr, line: 1653                            */
#define UART_MSR_DCD_DCD_ASSERTED 0x1u
#define UART_MSR_DCD_DCD_DEASSERTED 0x0u

/* Enumeration: uart::MSR::DCTS::DCTS                                      */
/* Source filename: DW_apb_uart.csr, line: 1445                            */
#define UART_MSR_DCTS_DCTS_CHANGE 0x1u
#define UART_MSR_DCTS_DCTS_NO_CHANGE 0x0u

/* Enumeration: uart::MSR::DDCD::DDCD                                      */
/* Source filename: DW_apb_uart.csr, line: 1537                            */
#define UART_MSR_DDCD_DDCD_CHANGE 0x1u
#define UART_MSR_DDCD_DDCD_NO_CHANGE 0x0u

/* Enumeration: uart::MSR::DDSR::DDSR                                      */
/* Source filename: DW_apb_uart.csr, line: 1477                            */
#define UART_MSR_DDSR_DDSR_CHANGE 0x1u
#define UART_MSR_DDSR_DDSR_NO_CHANGE 0x0u

/* Enumeration: uart::MSR::DSR::DSR                                        */
/* Source filename: DW_apb_uart.csr, line: 1595                            */
#define UART_MSR_DSR_DSR_ASSERTED 0x1u
#define UART_MSR_DSR_DSR_DEASSERTED 0x0u

/* Enumeration: uart::MSR::RI::RI                                          */
/* Source filename: DW_apb_uart.csr, line: 1624                            */
#define UART_MSR_RI_RI_ASSERTED 0x1u
#define UART_MSR_RI_RI_DEASSERTED 0x0u

/* Enumeration: uart::MSR::TERI::TERI                                      */
/* Source filename: DW_apb_uart.csr, line: 1505                            */
#define UART_MSR_TERI_TERI_CHANGE 0x1u
#define UART_MSR_TERI_TERI_NO_CHANGE 0x0u

/* Enumeration: uart::RFW::RFFE::RFFE                                      */
/* Source filename: DW_apb_uart.csr, line: 2660                            */
#define UART_RFW_RFFE_RFFE_DISABLED 0x0u
#define UART_RFW_RFFE_RFFE_ENABLED 0x1u

/* Enumeration: uart::RFW::RFPE::RFPE                                      */
/* Source filename: DW_apb_uart.csr, line: 2632                            */
#define UART_RFW_RFPE_RFPE_DISABLED 0x0u
#define UART_RFW_RFPE_RFPE_ENABLED 0x1u

/* Enumeration: uart::SBCR::SBCB::SBCB                                     */
/* Source filename: DW_apb_uart.csr, line: 3091                            */
#define UART_SBCR_SBCB_SBCB_BREAK 0x1u
#define UART_SBCR_SBCB_SBCB_NO_BREAK 0x0u

/* Enumeration: uart::SDMAM::SDMAM::SDMAM                                  */
/* Source filename: DW_apb_uart.csr, line: 3141                            */
#define UART_SDMAM_SDMAM_SDMAM_MODE_0 0x0u
#define UART_SDMAM_SDMAM_SDMAM_MODE_1 0x1u

/* Enumeration: uart::SFE::SFE::SFE                                        */
/* Source filename: DW_apb_uart.csr, line: 3190                            */
#define UART_SFE_SFE_SFE_DISABLED 0x0u
#define UART_SFE_SFE_SFE_ENABLED 0x1u

/* Enumeration: uart::SRR::UR::UR                                          */
/* Source filename: DW_apb_uart.csr, line: 2924                            */
#define UART_SRR_UR_UR_NO_RESET 0x0u
#define UART_SRR_UR_UR_RESET 0x1u

/* Enumeration: uart::SRT::SRT::SRT                                        */
/* Source filename: DW_apb_uart.csr, line: 3241                            */
#define UART_SRT_SRT_SRT_FIFO_CHAR_1 0x0u
#define UART_SRT_SRT_SRT_FIFO_FULL_2 0x3u
#define UART_SRT_SRT_SRT_FIFO_HALF_FULL 0x2u
#define UART_SRT_SRT_SRT_FIFO_QUARTER_FULL 0x1u

/* Enumeration: uart::SRTS::SRTS::SRTS                                     */
/* Source filename: DW_apb_uart.csr, line: 3039                            */
#define UART_SRTS_SRTS_SRTS_ASSERTED 0x1u
#define UART_SRTS_SRTS_SRTS_DEASSERTED 0x0u

/* Enumeration: uart::STET::STET::STET                                     */
/* Source filename: DW_apb_uart.csr, line: 3301                            */
#define UART_STET_STET_STET_FIFO_CHAR_2 0x1u
#define UART_STET_STET_STET_FIFO_EMPTY 0x0u
#define UART_STET_STET_STET_FIFO_HALF_FULL 0x3u
#define UART_STET_STET_STET_FIFO_QUARTER_FULL 0x2u

/* Enumeration: uart::USR::RFF::RFF                                        */
/* Source filename: DW_apb_uart.csr, line: 2823                            */
#define UART_USR_RFF_RFF_FULL 0x1u
#define UART_USR_RFF_RFF_NOT_FULL 0x0u

/* Enumeration: uart::USR::RFNE::RFNE                                      */
/* Source filename: DW_apb_uart.csr, line: 2800                            */
#define UART_USR_RFNE_RFNE_EMPTY 0x0u
#define UART_USR_RFNE_RFNE_NOT_EMPTY 0x1u

/* Enumeration: uart::USR::RSVD_BUSY::RSVD_BUSY                            */
/* Source filename: DW_apb_uart.csr, line: 2731                            */
#define UART_USR_RSVD_BUSY_RSVD_BUSY_BUSY 0x1u
#define UART_USR_RSVD_BUSY_RSVD_BUSY_IDLE 0x0u

/* Enumeration: uart::USR::TFE::TFE                                        */
/* Source filename: DW_apb_uart.csr, line: 2777                            */
#define UART_USR_TFE_TFE_EMPTY 0x1u
#define UART_USR_TFE_TFE_NOT_EMPTY 0x0u

/* Enumeration: uart::USR::TFNF::TFNF                                      */
/* Source filename: DW_apb_uart.csr, line: 2754                            */
#define UART_USR_TFNF_TFNF_FULL 0x0u
#define UART_USR_TFNF_TFNF_NOT_FULL 0x1u


/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: uart                                      */
/* Source filename: DW_apb_uart.csr, line: 3796                            */
/* Union: uart.RBR                                                         */
#define UART_RBR_ADDRESS 0x0u
#define UART_RBR_BYTE_ADDRESS 0x0u
/* Register: uart.RBR.RBR                                                  */
#define UART_RBR_RBR_ADDRESS 0x0u
#define UART_RBR_RBR_BYTE_ADDRESS 0x0u
/* Register: uart.RBR.DLL                                                  */
#define UART_RBR_DLL_ADDRESS 0x0u
#define UART_RBR_DLL_BYTE_ADDRESS 0x0u
/* Register: uart.RBR.THR                                                  */
#define UART_RBR_THR_ADDRESS 0x0u
#define UART_RBR_THR_BYTE_ADDRESS 0x0u
/* Union: uart.IER                                                         */
#define UART_IER_ADDRESS 0x4u
#define UART_IER_BYTE_ADDRESS 0x4u
/* Register: uart.IER.IER                                                  */
#define UART_IER_IER_ADDRESS 0x4u
#define UART_IER_IER_BYTE_ADDRESS 0x4u
/* Register: uart.IER.DLH                                                  */
#define UART_IER_DLH_ADDRESS 0x4u
#define UART_IER_DLH_BYTE_ADDRESS 0x4u
/* Union: uart.IIR                                                         */
#define UART_IIR_ADDRESS 0x8u
#define UART_IIR_BYTE_ADDRESS 0x8u
/* Register: uart.IIR.IIR                                                  */
#define UART_IIR_IIR_ADDRESS 0x8u
#define UART_IIR_IIR_BYTE_ADDRESS 0x8u
/* Register: uart.IIR.FCR                                                  */
#define UART_IIR_FCR_ADDRESS 0x8u
#define UART_IIR_FCR_BYTE_ADDRESS 0x8u
/* Register: uart.LCR                                                      */
#define UART_LCR_ADDRESS 0xcu
#define UART_LCR_BYTE_ADDRESS 0xcu
/* Register: uart.MCR                                                      */
#define UART_MCR_ADDRESS 0x10u
#define UART_MCR_BYTE_ADDRESS 0x10u
/* Register: uart.LSR                                                      */
#define UART_LSR_ADDRESS 0x14u
#define UART_LSR_BYTE_ADDRESS 0x14u
/* Register: uart.MSR                                                      */
#define UART_MSR_ADDRESS 0x18u
#define UART_MSR_BYTE_ADDRESS 0x18u
/* Register: uart.SCR                                                      */
#define UART_SCR_ADDRESS 0x1cu
#define UART_SCR_BYTE_ADDRESS 0x1cu
/* Union: uart.SRBR0                                                       */
#define UART_SRBR0_ADDRESS 0x30u
#define UART_SRBR0_BYTE_ADDRESS 0x30u
/* Register: uart.SRBR0.SRBR0                                              */
#define UART_SRBR0_SRBR0_ADDRESS 0x30u
#define UART_SRBR0_SRBR0_BYTE_ADDRESS 0x30u
/* Register: uart.SRBR0.STHR0                                              */
#define UART_SRBR0_STHR0_ADDRESS 0x30u
#define UART_SRBR0_STHR0_BYTE_ADDRESS 0x30u
/* Union: uart.SRBR1                                                       */
#define UART_SRBR1_ADDRESS 0x34u
#define UART_SRBR1_BYTE_ADDRESS 0x34u
/* Register: uart.SRBR1.SRBR1                                              */
#define UART_SRBR1_SRBR1_ADDRESS 0x34u
#define UART_SRBR1_SRBR1_BYTE_ADDRESS 0x34u
/* Register: uart.SRBR1.STHR1                                              */
#define UART_SRBR1_STHR1_ADDRESS 0x34u
#define UART_SRBR1_STHR1_BYTE_ADDRESS 0x34u
/* Union: uart.SRBR2                                                       */
#define UART_SRBR2_ADDRESS 0x38u
#define UART_SRBR2_BYTE_ADDRESS 0x38u
/* Register: uart.SRBR2.SRBR2                                              */
#define UART_SRBR2_SRBR2_ADDRESS 0x38u
#define UART_SRBR2_SRBR2_BYTE_ADDRESS 0x38u
/* Register: uart.SRBR2.STHR2                                              */
#define UART_SRBR2_STHR2_ADDRESS 0x38u
#define UART_SRBR2_STHR2_BYTE_ADDRESS 0x38u
/* Union: uart.SRBR3                                                       */
#define UART_SRBR3_ADDRESS 0x3cu
#define UART_SRBR3_BYTE_ADDRESS 0x3cu
/* Register: uart.SRBR3.SRBR3                                              */
#define UART_SRBR3_SRBR3_ADDRESS 0x3cu
#define UART_SRBR3_SRBR3_BYTE_ADDRESS 0x3cu
/* Register: uart.SRBR3.STHR3                                              */
#define UART_SRBR3_STHR3_ADDRESS 0x3cu
#define UART_SRBR3_STHR3_BYTE_ADDRESS 0x3cu
/* Union: uart.SRBR4                                                       */
#define UART_SRBR4_ADDRESS 0x40u
#define UART_SRBR4_BYTE_ADDRESS 0x40u
/* Register: uart.SRBR4.SRBR4                                              */
#define UART_SRBR4_SRBR4_ADDRESS 0x40u
#define UART_SRBR4_SRBR4_BYTE_ADDRESS 0x40u
/* Register: uart.SRBR4.STHR4                                              */
#define UART_SRBR4_STHR4_ADDRESS 0x40u
#define UART_SRBR4_STHR4_BYTE_ADDRESS 0x40u
/* Union: uart.SRBR5                                                       */
#define UART_SRBR5_ADDRESS 0x44u
#define UART_SRBR5_BYTE_ADDRESS 0x44u
/* Register: uart.SRBR5.SRBR5                                              */
#define UART_SRBR5_SRBR5_ADDRESS 0x44u
#define UART_SRBR5_SRBR5_BYTE_ADDRESS 0x44u
/* Register: uart.SRBR5.STHR5                                              */
#define UART_SRBR5_STHR5_ADDRESS 0x44u
#define UART_SRBR5_STHR5_BYTE_ADDRESS 0x44u
/* Union: uart.SRBR6                                                       */
#define UART_SRBR6_ADDRESS 0x48u
#define UART_SRBR6_BYTE_ADDRESS 0x48u
/* Register: uart.SRBR6.SRBR6                                              */
#define UART_SRBR6_SRBR6_ADDRESS 0x48u
#define UART_SRBR6_SRBR6_BYTE_ADDRESS 0x48u
/* Register: uart.SRBR6.STHR6                                              */
#define UART_SRBR6_STHR6_ADDRESS 0x48u
#define UART_SRBR6_STHR6_BYTE_ADDRESS 0x48u
/* Union: uart.SRBR7                                                       */
#define UART_SRBR7_ADDRESS 0x4cu
#define UART_SRBR7_BYTE_ADDRESS 0x4cu
/* Register: uart.SRBR7.SRBR7                                              */
#define UART_SRBR7_SRBR7_ADDRESS 0x4cu
#define UART_SRBR7_SRBR7_BYTE_ADDRESS 0x4cu
/* Register: uart.SRBR7.STHR7                                              */
#define UART_SRBR7_STHR7_ADDRESS 0x4cu
#define UART_SRBR7_STHR7_BYTE_ADDRESS 0x4cu
/* Union: uart.SRBR8                                                       */
#define UART_SRBR8_ADDRESS 0x50u
#define UART_SRBR8_BYTE_ADDRESS 0x50u
/* Register: uart.SRBR8.SRBR8                                              */
#define UART_SRBR8_SRBR8_ADDRESS 0x50u
#define UART_SRBR8_SRBR8_BYTE_ADDRESS 0x50u
/* Register: uart.SRBR8.STHR8                                              */
#define UART_SRBR8_STHR8_ADDRESS 0x50u
#define UART_SRBR8_STHR8_BYTE_ADDRESS 0x50u
/* Union: uart.SRBR9                                                       */
#define UART_SRBR9_ADDRESS 0x54u
#define UART_SRBR9_BYTE_ADDRESS 0x54u
/* Register: uart.SRBR9.SRBR9                                              */
#define UART_SRBR9_SRBR9_ADDRESS 0x54u
#define UART_SRBR9_SRBR9_BYTE_ADDRESS 0x54u
/* Register: uart.SRBR9.STHR9                                              */
#define UART_SRBR9_STHR9_ADDRESS 0x54u
#define UART_SRBR9_STHR9_BYTE_ADDRESS 0x54u
/* Union: uart.SRBR10                                                      */
#define UART_SRBR10_ADDRESS 0x58u
#define UART_SRBR10_BYTE_ADDRESS 0x58u
/* Register: uart.SRBR10.SRBR10                                            */
#define UART_SRBR10_SRBR10_ADDRESS 0x58u
#define UART_SRBR10_SRBR10_BYTE_ADDRESS 0x58u
/* Register: uart.SRBR10.STHR10                                            */
#define UART_SRBR10_STHR10_ADDRESS 0x58u
#define UART_SRBR10_STHR10_BYTE_ADDRESS 0x58u
/* Union: uart.SRBR11                                                      */
#define UART_SRBR11_ADDRESS 0x5cu
#define UART_SRBR11_BYTE_ADDRESS 0x5cu
/* Register: uart.SRBR11.SRBR11                                            */
#define UART_SRBR11_SRBR11_ADDRESS 0x5cu
#define UART_SRBR11_SRBR11_BYTE_ADDRESS 0x5cu
/* Register: uart.SRBR11.STHR11                                            */
#define UART_SRBR11_STHR11_ADDRESS 0x5cu
#define UART_SRBR11_STHR11_BYTE_ADDRESS 0x5cu
/* Union: uart.SRBR12                                                      */
#define UART_SRBR12_ADDRESS 0x60u
#define UART_SRBR12_BYTE_ADDRESS 0x60u
/* Register: uart.SRBR12.SRBR12                                            */
#define UART_SRBR12_SRBR12_ADDRESS 0x60u
#define UART_SRBR12_SRBR12_BYTE_ADDRESS 0x60u
/* Register: uart.SRBR12.STHR12                                            */
#define UART_SRBR12_STHR12_ADDRESS 0x60u
#define UART_SRBR12_STHR12_BYTE_ADDRESS 0x60u
/* Union: uart.SRBR13                                                      */
#define UART_SRBR13_ADDRESS 0x64u
#define UART_SRBR13_BYTE_ADDRESS 0x64u
/* Register: uart.SRBR13.SRBR13                                            */
#define UART_SRBR13_SRBR13_ADDRESS 0x64u
#define UART_SRBR13_SRBR13_BYTE_ADDRESS 0x64u
/* Register: uart.SRBR13.STHR13                                            */
#define UART_SRBR13_STHR13_ADDRESS 0x64u
#define UART_SRBR13_STHR13_BYTE_ADDRESS 0x64u
/* Union: uart.SRBR14                                                      */
#define UART_SRBR14_ADDRESS 0x68u
#define UART_SRBR14_BYTE_ADDRESS 0x68u
/* Register: uart.SRBR14.SRBR14                                            */
#define UART_SRBR14_SRBR14_ADDRESS 0x68u
#define UART_SRBR14_SRBR14_BYTE_ADDRESS 0x68u
/* Register: uart.SRBR14.STHR14                                            */
#define UART_SRBR14_STHR14_ADDRESS 0x68u
#define UART_SRBR14_STHR14_BYTE_ADDRESS 0x68u
/* Union: uart.SRBR15                                                      */
#define UART_SRBR15_ADDRESS 0x6cu
#define UART_SRBR15_BYTE_ADDRESS 0x6cu
/* Register: uart.SRBR15.SRBR15                                            */
#define UART_SRBR15_SRBR15_ADDRESS 0x6cu
#define UART_SRBR15_SRBR15_BYTE_ADDRESS 0x6cu
/* Register: uart.SRBR15.STHR15                                            */
#define UART_SRBR15_STHR15_ADDRESS 0x6cu
#define UART_SRBR15_STHR15_BYTE_ADDRESS 0x6cu
/* Register: uart.FAR                                                      */
#define UART_FAR_ADDRESS 0x70u
#define UART_FAR_BYTE_ADDRESS 0x70u
/* Register: uart.TFR                                                      */
#define UART_TFR_ADDRESS 0x74u
#define UART_TFR_BYTE_ADDRESS 0x74u
/* Register: uart.RFW                                                      */
#define UART_RFW_ADDRESS 0x78u
#define UART_RFW_BYTE_ADDRESS 0x78u
/* Register: uart.USR                                                      */
#define UART_USR_ADDRESS 0x7cu
#define UART_USR_BYTE_ADDRESS 0x7cu
/* Register: uart.TFL                                                      */
#define UART_TFL_ADDRESS 0x80u
#define UART_TFL_BYTE_ADDRESS 0x80u
/* Register: uart.RFL                                                      */
#define UART_RFL_ADDRESS 0x84u
#define UART_RFL_BYTE_ADDRESS 0x84u
/* Register: uart.SRR                                                      */
#define UART_SRR_ADDRESS 0x88u
#define UART_SRR_BYTE_ADDRESS 0x88u
/* Register: uart.SRTS                                                     */
#define UART_SRTS_ADDRESS 0x8cu
#define UART_SRTS_BYTE_ADDRESS 0x8cu
/* Register: uart.SBCR                                                     */
#define UART_SBCR_ADDRESS 0x90u
#define UART_SBCR_BYTE_ADDRESS 0x90u
/* Register: uart.SDMAM                                                    */
#define UART_SDMAM_ADDRESS 0x94u
#define UART_SDMAM_BYTE_ADDRESS 0x94u
/* Register: uart.SFE                                                      */
#define UART_SFE_ADDRESS 0x98u
#define UART_SFE_BYTE_ADDRESS 0x98u
/* Register: uart.SRT                                                      */
#define UART_SRT_ADDRESS 0x9cu
#define UART_SRT_BYTE_ADDRESS 0x9cu
/* Register: uart.STET                                                     */
#define UART_STET_ADDRESS 0xa0u
#define UART_STET_BYTE_ADDRESS 0xa0u
/* Register: uart.HTX                                                      */
#define UART_HTX_ADDRESS 0xa4u
#define UART_HTX_BYTE_ADDRESS 0xa4u
/* Register: uart.DMASA                                                    */
#define UART_DMASA_ADDRESS 0xa8u
#define UART_DMASA_BYTE_ADDRESS 0xa8u
/* Register: uart.DLF                                                      */
#define UART_DLF_ADDRESS 0xc0u
#define UART_DLF_BYTE_ADDRESS 0xc0u
/* Register: uart.REG_TIMEOUT_RST                                          */
#define UART_REG_TIMEOUT_RST_ADDRESS 0xd4u
#define UART_REG_TIMEOUT_RST_BYTE_ADDRESS 0xd4u
/* Register: uart.CPR                                                      */
#define UART_CPR_ADDRESS 0xf4u
#define UART_CPR_BYTE_ADDRESS 0xf4u
/* Register: uart.UCV                                                      */
#define UART_UCV_ADDRESS 0xf8u
#define UART_UCV_BYTE_ADDRESS 0xf8u
/* Register: uart.CTR                                                      */
#define UART_CTR_ADDRESS 0xfcu
#define UART_CTR_BYTE_ADDRESS 0xfcu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: uart                                                   */
/* Addressmap template: uart                                               */
/* Source filename: DW_apb_uart.csr, line: 19                              */
#define UART_SIZE 0x100u
#define UART_BYTE_SIZE 0x100u
/* Union member: uart.RBR                                                  */
/* Union type referenced: uart::RBR                                        */
/* Union template referenced: uart::RBR                                    */
#define UART_RBR_OFFSET 0x0u
#define UART_RBR_BYTE_OFFSET 0x0u
#define UART_RBR_READ_ACCESS 1u
#define UART_RBR_WRITE_ACCESS 1u
/* Union member: uart.IER                                                  */
/* Union type referenced: uart::IER                                        */
/* Union template referenced: uart::IER                                    */
#define UART_IER_OFFSET 0x4u
#define UART_IER_BYTE_OFFSET 0x4u
#define UART_IER_READ_ACCESS 1u
#define UART_IER_WRITE_ACCESS 1u
/* Union member: uart.IIR                                                  */
/* Union type referenced: uart::IIR                                        */
/* Union template referenced: uart::IIR                                    */
#define UART_IIR_OFFSET 0x8u
#define UART_IIR_BYTE_OFFSET 0x8u
#define UART_IIR_READ_ACCESS 1u
#define UART_IIR_WRITE_ACCESS 1u
/* Register member: uart.LCR                                               */
/* Register type referenced: uart::LCR                                     */
/* Register template referenced: uart::LCR                                 */
#define UART_LCR_OFFSET 0xcu
#define UART_LCR_BYTE_OFFSET 0xcu
#define UART_LCR_READ_ACCESS 1u
#define UART_LCR_WRITE_ACCESS 1u
#define UART_LCR_RESET_VALUE 0x00000000ul
#define UART_LCR_RESET_MASK 0xfffffffful
#define UART_LCR_READ_MASK 0xfffffffful
#define UART_LCR_WRITE_MASK 0x000000fful
/* Register member: uart.MCR                                               */
/* Register type referenced: uart::MCR                                     */
/* Register template referenced: uart::MCR                                 */
#define UART_MCR_OFFSET 0x10u
#define UART_MCR_BYTE_OFFSET 0x10u
#define UART_MCR_READ_ACCESS 1u
#define UART_MCR_WRITE_ACCESS 1u
#define UART_MCR_RESET_VALUE 0x00000000ul
#define UART_MCR_RESET_MASK 0xfffffffful
#define UART_MCR_READ_MASK 0xfffffffful
#define UART_MCR_WRITE_MASK 0x0000001ful
/* Register member: uart.LSR                                               */
/* Register type referenced: uart::LSR                                     */
/* Register template referenced: uart::LSR                                 */
#define UART_LSR_OFFSET 0x14u
#define UART_LSR_BYTE_OFFSET 0x14u
#define UART_LSR_READ_ACCESS 1u
#define UART_LSR_WRITE_ACCESS 0u
#define UART_LSR_RESET_VALUE 0x00000060ul
#define UART_LSR_RESET_MASK 0xfffffffful
#define UART_LSR_READ_MASK 0xfffffffful
#define UART_LSR_WRITE_MASK 0x00000000ul
/* Register member: uart.MSR                                               */
/* Register type referenced: uart::MSR                                     */
/* Register template referenced: uart::MSR                                 */
#define UART_MSR_OFFSET 0x18u
#define UART_MSR_BYTE_OFFSET 0x18u
#define UART_MSR_READ_ACCESS 1u
#define UART_MSR_WRITE_ACCESS 0u
#define UART_MSR_RESET_VALUE 0x00000000ul
#define UART_MSR_RESET_MASK 0xfffffffful
#define UART_MSR_READ_MASK 0xfffffffful
#define UART_MSR_WRITE_MASK 0x00000000ul
/* Register member: uart.SCR                                               */
/* Register type referenced: uart::SCR                                     */
/* Register template referenced: uart::SCR                                 */
#define UART_SCR_OFFSET 0x1cu
#define UART_SCR_BYTE_OFFSET 0x1cu
#define UART_SCR_READ_ACCESS 1u
#define UART_SCR_WRITE_ACCESS 1u
#define UART_SCR_RESET_VALUE 0x00000000ul
#define UART_SCR_RESET_MASK 0xfffffffful
#define UART_SCR_READ_MASK 0xfffffffful
#define UART_SCR_WRITE_MASK 0x000000fful
/* Union member: uart.SRBR0                                                */
/* Union type referenced: uart::SRBR0                                      */
/* Union template referenced: uart::SRBR0                                  */
#define UART_SRBR0_OFFSET 0x30u
#define UART_SRBR0_BYTE_OFFSET 0x30u
#define UART_SRBR0_READ_ACCESS 1u
#define UART_SRBR0_WRITE_ACCESS 1u
/* Union member: uart.SRBR1                                                */
/* Union type referenced: uart::SRBR1                                      */
/* Union template referenced: uart::SRBR1                                  */
#define UART_SRBR1_OFFSET 0x34u
#define UART_SRBR1_BYTE_OFFSET 0x34u
#define UART_SRBR1_READ_ACCESS 1u
#define UART_SRBR1_WRITE_ACCESS 1u
/* Union member: uart.SRBR2                                                */
/* Union type referenced: uart::SRBR2                                      */
/* Union template referenced: uart::SRBR2                                  */
#define UART_SRBR2_OFFSET 0x38u
#define UART_SRBR2_BYTE_OFFSET 0x38u
#define UART_SRBR2_READ_ACCESS 1u
#define UART_SRBR2_WRITE_ACCESS 1u
/* Union member: uart.SRBR3                                                */
/* Union type referenced: uart::SRBR3                                      */
/* Union template referenced: uart::SRBR3                                  */
#define UART_SRBR3_OFFSET 0x3cu
#define UART_SRBR3_BYTE_OFFSET 0x3cu
#define UART_SRBR3_READ_ACCESS 1u
#define UART_SRBR3_WRITE_ACCESS 1u
/* Union member: uart.SRBR4                                                */
/* Union type referenced: uart::SRBR4                                      */
/* Union template referenced: uart::SRBR4                                  */
#define UART_SRBR4_OFFSET 0x40u
#define UART_SRBR4_BYTE_OFFSET 0x40u
#define UART_SRBR4_READ_ACCESS 1u
#define UART_SRBR4_WRITE_ACCESS 1u
/* Union member: uart.SRBR5                                                */
/* Union type referenced: uart::SRBR5                                      */
/* Union template referenced: uart::SRBR5                                  */
#define UART_SRBR5_OFFSET 0x44u
#define UART_SRBR5_BYTE_OFFSET 0x44u
#define UART_SRBR5_READ_ACCESS 1u
#define UART_SRBR5_WRITE_ACCESS 1u
/* Union member: uart.SRBR6                                                */
/* Union type referenced: uart::SRBR6                                      */
/* Union template referenced: uart::SRBR6                                  */
#define UART_SRBR6_OFFSET 0x48u
#define UART_SRBR6_BYTE_OFFSET 0x48u
#define UART_SRBR6_READ_ACCESS 1u
#define UART_SRBR6_WRITE_ACCESS 1u
/* Union member: uart.SRBR7                                                */
/* Union type referenced: uart::SRBR7                                      */
/* Union template referenced: uart::SRBR7                                  */
#define UART_SRBR7_OFFSET 0x4cu
#define UART_SRBR7_BYTE_OFFSET 0x4cu
#define UART_SRBR7_READ_ACCESS 1u
#define UART_SRBR7_WRITE_ACCESS 1u
/* Union member: uart.SRBR8                                                */
/* Union type referenced: uart::SRBR8                                      */
/* Union template referenced: uart::SRBR8                                  */
#define UART_SRBR8_OFFSET 0x50u
#define UART_SRBR8_BYTE_OFFSET 0x50u
#define UART_SRBR8_READ_ACCESS 1u
#define UART_SRBR8_WRITE_ACCESS 1u
/* Union member: uart.SRBR9                                                */
/* Union type referenced: uart::SRBR9                                      */
/* Union template referenced: uart::SRBR9                                  */
#define UART_SRBR9_OFFSET 0x54u
#define UART_SRBR9_BYTE_OFFSET 0x54u
#define UART_SRBR9_READ_ACCESS 1u
#define UART_SRBR9_WRITE_ACCESS 1u
/* Union member: uart.SRBR10                                               */
/* Union type referenced: uart::SRBR10                                     */
/* Union template referenced: uart::SRBR10                                 */
#define UART_SRBR10_OFFSET 0x58u
#define UART_SRBR10_BYTE_OFFSET 0x58u
#define UART_SRBR10_READ_ACCESS 1u
#define UART_SRBR10_WRITE_ACCESS 1u
/* Union member: uart.SRBR11                                               */
/* Union type referenced: uart::SRBR11                                     */
/* Union template referenced: uart::SRBR11                                 */
#define UART_SRBR11_OFFSET 0x5cu
#define UART_SRBR11_BYTE_OFFSET 0x5cu
#define UART_SRBR11_READ_ACCESS 1u
#define UART_SRBR11_WRITE_ACCESS 1u
/* Union member: uart.SRBR12                                               */
/* Union type referenced: uart::SRBR12                                     */
/* Union template referenced: uart::SRBR12                                 */
#define UART_SRBR12_OFFSET 0x60u
#define UART_SRBR12_BYTE_OFFSET 0x60u
#define UART_SRBR12_READ_ACCESS 1u
#define UART_SRBR12_WRITE_ACCESS 1u
/* Union member: uart.SRBR13                                               */
/* Union type referenced: uart::SRBR13                                     */
/* Union template referenced: uart::SRBR13                                 */
#define UART_SRBR13_OFFSET 0x64u
#define UART_SRBR13_BYTE_OFFSET 0x64u
#define UART_SRBR13_READ_ACCESS 1u
#define UART_SRBR13_WRITE_ACCESS 1u
/* Union member: uart.SRBR14                                               */
/* Union type referenced: uart::SRBR14                                     */
/* Union template referenced: uart::SRBR14                                 */
#define UART_SRBR14_OFFSET 0x68u
#define UART_SRBR14_BYTE_OFFSET 0x68u
#define UART_SRBR14_READ_ACCESS 1u
#define UART_SRBR14_WRITE_ACCESS 1u
/* Union member: uart.SRBR15                                               */
/* Union type referenced: uart::SRBR15                                     */
/* Union template referenced: uart::SRBR15                                 */
#define UART_SRBR15_OFFSET 0x6cu
#define UART_SRBR15_BYTE_OFFSET 0x6cu
#define UART_SRBR15_READ_ACCESS 1u
#define UART_SRBR15_WRITE_ACCESS 1u
/* Register member: uart.FAR                                               */
/* Register type referenced: uart::FAR                                     */
/* Register template referenced: uart::FAR                                 */
#define UART_FAR_OFFSET 0x70u
#define UART_FAR_BYTE_OFFSET 0x70u
#define UART_FAR_READ_ACCESS 1u
#define UART_FAR_WRITE_ACCESS 1u
#define UART_FAR_RESET_VALUE 0x00000000ul
#define UART_FAR_RESET_MASK 0xfffffffful
#define UART_FAR_READ_MASK 0xfffffffful
#define UART_FAR_WRITE_MASK 0x00000001ul
/* Register member: uart.TFR                                               */
/* Register type referenced: uart::TFR                                     */
/* Register template referenced: uart::TFR                                 */
#define UART_TFR_OFFSET 0x74u
#define UART_TFR_BYTE_OFFSET 0x74u
#define UART_TFR_READ_ACCESS 1u
#define UART_TFR_WRITE_ACCESS 0u
#define UART_TFR_RESET_VALUE 0x00000000ul
#define UART_TFR_RESET_MASK 0xfffffffful
#define UART_TFR_READ_MASK 0xfffffffful
#define UART_TFR_WRITE_MASK 0x00000000ul
/* Register member: uart.RFW                                               */
/* Register type referenced: uart::RFW                                     */
/* Register template referenced: uart::RFW                                 */
#define UART_RFW_OFFSET 0x78u
#define UART_RFW_BYTE_OFFSET 0x78u
#define UART_RFW_READ_ACCESS 1u
#define UART_RFW_WRITE_ACCESS 1u
#define UART_RFW_RESET_VALUE 0x00000000ul
#define UART_RFW_RESET_MASK 0xfffffffful
#define UART_RFW_READ_MASK 0xfffffc00ul
#define UART_RFW_WRITE_MASK 0x000003fful
/* Register member: uart.USR                                               */
/* Register type referenced: uart::USR                                     */
/* Register template referenced: uart::USR                                 */
#define UART_USR_OFFSET 0x7cu
#define UART_USR_BYTE_OFFSET 0x7cu
#define UART_USR_READ_ACCESS 1u
#define UART_USR_WRITE_ACCESS 0u
#define UART_USR_RESET_VALUE 0x00000006ul
#define UART_USR_RESET_MASK 0xfffffffful
#define UART_USR_READ_MASK 0xfffffffful
#define UART_USR_WRITE_MASK 0x00000000ul
/* Register member: uart.TFL                                               */
/* Register type referenced: uart::TFL                                     */
/* Register template referenced: uart::TFL                                 */
#define UART_TFL_OFFSET 0x80u
#define UART_TFL_BYTE_OFFSET 0x80u
#define UART_TFL_READ_ACCESS 1u
#define UART_TFL_WRITE_ACCESS 0u
#define UART_TFL_RESET_VALUE 0x00000000ul
#define UART_TFL_RESET_MASK 0xfffffffful
#define UART_TFL_READ_MASK 0xfffffffful
#define UART_TFL_WRITE_MASK 0x00000000ul
/* Register member: uart.RFL                                               */
/* Register type referenced: uart::RFL                                     */
/* Register template referenced: uart::RFL                                 */
#define UART_RFL_OFFSET 0x84u
#define UART_RFL_BYTE_OFFSET 0x84u
#define UART_RFL_READ_ACCESS 1u
#define UART_RFL_WRITE_ACCESS 0u
#define UART_RFL_RESET_VALUE 0x00000000ul
#define UART_RFL_RESET_MASK 0xfffffffful
#define UART_RFL_READ_MASK 0xfffffffful
#define UART_RFL_WRITE_MASK 0x00000000ul
/* Register member: uart.SRR                                               */
/* Register type referenced: uart::SRR                                     */
/* Register template referenced: uart::SRR                                 */
#define UART_SRR_OFFSET 0x88u
#define UART_SRR_BYTE_OFFSET 0x88u
#define UART_SRR_READ_ACCESS 1u
#define UART_SRR_WRITE_ACCESS 1u
#define UART_SRR_RESET_VALUE 0x00000000ul
#define UART_SRR_RESET_MASK 0xfffffffful
#define UART_SRR_READ_MASK 0xfffffff8ul
#define UART_SRR_WRITE_MASK 0x00000007ul
/* Register member: uart.SRTS                                              */
/* Register type referenced: uart::SRTS                                    */
/* Register template referenced: uart::SRTS                                */
#define UART_SRTS_OFFSET 0x8cu
#define UART_SRTS_BYTE_OFFSET 0x8cu
#define UART_SRTS_READ_ACCESS 1u
#define UART_SRTS_WRITE_ACCESS 1u
#define UART_SRTS_RESET_VALUE 0x00000000ul
#define UART_SRTS_RESET_MASK 0xfffffffful
#define UART_SRTS_READ_MASK 0xfffffffful
#define UART_SRTS_WRITE_MASK 0x00000001ul
/* Register member: uart.SBCR                                              */
/* Register type referenced: uart::SBCR                                    */
/* Register template referenced: uart::SBCR                                */
#define UART_SBCR_OFFSET 0x90u
#define UART_SBCR_BYTE_OFFSET 0x90u
#define UART_SBCR_READ_ACCESS 1u
#define UART_SBCR_WRITE_ACCESS 1u
#define UART_SBCR_RESET_VALUE 0x00000000ul
#define UART_SBCR_RESET_MASK 0xfffffffful
#define UART_SBCR_READ_MASK 0xfffffffful
#define UART_SBCR_WRITE_MASK 0x00000001ul
/* Register member: uart.SDMAM                                             */
/* Register type referenced: uart::SDMAM                                   */
/* Register template referenced: uart::SDMAM                               */
#define UART_SDMAM_OFFSET 0x94u
#define UART_SDMAM_BYTE_OFFSET 0x94u
#define UART_SDMAM_READ_ACCESS 1u
#define UART_SDMAM_WRITE_ACCESS 1u
#define UART_SDMAM_RESET_VALUE 0x00000000ul
#define UART_SDMAM_RESET_MASK 0xfffffffful
#define UART_SDMAM_READ_MASK 0xfffffffful
#define UART_SDMAM_WRITE_MASK 0x00000001ul
/* Register member: uart.SFE                                               */
/* Register type referenced: uart::SFE                                     */
/* Register template referenced: uart::SFE                                 */
#define UART_SFE_OFFSET 0x98u
#define UART_SFE_BYTE_OFFSET 0x98u
#define UART_SFE_READ_ACCESS 1u
#define UART_SFE_WRITE_ACCESS 1u
#define UART_SFE_RESET_VALUE 0x00000000ul
#define UART_SFE_RESET_MASK 0xfffffffful
#define UART_SFE_READ_MASK 0xfffffffful
#define UART_SFE_WRITE_MASK 0x00000001ul
/* Register member: uart.SRT                                               */
/* Register type referenced: uart::SRT                                     */
/* Register template referenced: uart::SRT                                 */
#define UART_SRT_OFFSET 0x9cu
#define UART_SRT_BYTE_OFFSET 0x9cu
#define UART_SRT_READ_ACCESS 1u
#define UART_SRT_WRITE_ACCESS 1u
#define UART_SRT_RESET_VALUE 0x00000000ul
#define UART_SRT_RESET_MASK 0xfffffffful
#define UART_SRT_READ_MASK 0xfffffffful
#define UART_SRT_WRITE_MASK 0x00000003ul
/* Register member: uart.STET                                              */
/* Register type referenced: uart::STET                                    */
/* Register template referenced: uart::STET                                */
#define UART_STET_OFFSET 0xa0u
#define UART_STET_BYTE_OFFSET 0xa0u
#define UART_STET_READ_ACCESS 1u
#define UART_STET_WRITE_ACCESS 1u
#define UART_STET_RESET_VALUE 0x00000000ul
#define UART_STET_RESET_MASK 0xfffffffful
#define UART_STET_READ_MASK 0xfffffffful
#define UART_STET_WRITE_MASK 0x00000003ul
/* Register member: uart.HTX                                               */
/* Register type referenced: uart::HTX                                     */
/* Register template referenced: uart::HTX                                 */
#define UART_HTX_OFFSET 0xa4u
#define UART_HTX_BYTE_OFFSET 0xa4u
#define UART_HTX_READ_ACCESS 1u
#define UART_HTX_WRITE_ACCESS 1u
#define UART_HTX_RESET_VALUE 0x00000000ul
#define UART_HTX_RESET_MASK 0xfffffffful
#define UART_HTX_READ_MASK 0xfffffffful
#define UART_HTX_WRITE_MASK 0x00000001ul
/* Register member: uart.DMASA                                             */
/* Register type referenced: uart::DMASA                                   */
/* Register template referenced: uart::DMASA                               */
#define UART_DMASA_OFFSET 0xa8u
#define UART_DMASA_BYTE_OFFSET 0xa8u
#define UART_DMASA_READ_ACCESS 1u
#define UART_DMASA_WRITE_ACCESS 0u
#define UART_DMASA_RESET_VALUE 0x00000000ul
#define UART_DMASA_RESET_MASK 0xfffffffful
#define UART_DMASA_READ_MASK 0xfffffffful
#define UART_DMASA_WRITE_MASK 0x00000000ul
/* Register member: uart.DLF                                               */
/* Register type referenced: uart::DLF                                     */
/* Register template referenced: uart::DLF                                 */
#define UART_DLF_OFFSET 0xc0u
#define UART_DLF_BYTE_OFFSET 0xc0u
#define UART_DLF_READ_ACCESS 1u
#define UART_DLF_WRITE_ACCESS 1u
#define UART_DLF_RESET_VALUE 0x00000000ul
#define UART_DLF_RESET_MASK 0xfffffffful
#define UART_DLF_READ_MASK 0xfffffffful
#define UART_DLF_WRITE_MASK 0x0000000ful
/* Register member: uart.REG_TIMEOUT_RST                                   */
/* Register type referenced: uart::REG_TIMEOUT_RST                         */
/* Register template referenced: uart::REG_TIMEOUT_RST                     */
#define UART_REG_TIMEOUT_RST_OFFSET 0xd4u
#define UART_REG_TIMEOUT_RST_BYTE_OFFSET 0xd4u
#define UART_REG_TIMEOUT_RST_READ_ACCESS 1u
#define UART_REG_TIMEOUT_RST_WRITE_ACCESS 1u
#define UART_REG_TIMEOUT_RST_RESET_VALUE 0x00000008ul
#define UART_REG_TIMEOUT_RST_RESET_MASK 0xfffffffful
#define UART_REG_TIMEOUT_RST_READ_MASK 0xfffffffful
#define UART_REG_TIMEOUT_RST_WRITE_MASK 0x0000000ful
/* Register member: uart.CPR                                               */
/* Register type referenced: uart::CPR                                     */
/* Register template referenced: uart::CPR                                 */
#define UART_CPR_OFFSET 0xf4u
#define UART_CPR_BYTE_OFFSET 0xf4u
#define UART_CPR_READ_ACCESS 1u
#define UART_CPR_WRITE_ACCESS 0u
#define UART_CPR_RESET_VALUE 0x00041f22ul
#define UART_CPR_RESET_MASK 0xfffffffful
#define UART_CPR_READ_MASK 0xfffffffful
#define UART_CPR_WRITE_MASK 0x00000000ul
/* Register member: uart.UCV                                               */
/* Register type referenced: uart::UCV                                     */
/* Register template referenced: uart::UCV                                 */
#define UART_UCV_OFFSET 0xf8u
#define UART_UCV_BYTE_OFFSET 0xf8u
#define UART_UCV_READ_ACCESS 1u
#define UART_UCV_WRITE_ACCESS 0u
#define UART_UCV_RESET_VALUE 0x3430322aul
#define UART_UCV_RESET_MASK 0xfffffffful
#define UART_UCV_READ_MASK 0xfffffffful
#define UART_UCV_WRITE_MASK 0x00000000ul
/* Register member: uart.CTR                                               */
/* Register type referenced: uart::CTR                                     */
/* Register template referenced: uart::CTR                                 */
#define UART_CTR_OFFSET 0xfcu
#define UART_CTR_BYTE_OFFSET 0xfcu
#define UART_CTR_READ_ACCESS 1u
#define UART_CTR_WRITE_ACCESS 0u
#define UART_CTR_RESET_VALUE 0x44570110ul
#define UART_CTR_RESET_MASK 0xfffffffful
#define UART_CTR_READ_MASK 0xfffffffful
#define UART_CTR_WRITE_MASK 0x00000000ul

/* Union type: uart::RBR                                                   */
/* Union template: uart::RBR                                               */
/* Source filename: DW_apb_uart.csr, line: 21                              */
#define UART_RBR_SIZE 0x4u
#define UART_RBR_BYTE_SIZE 0x4u
/* Register member: uart::RBR.RBR                                          */
/* Register type referenced: uart::RBR::RBR                                */
/* Register template referenced: uart::RBR::RBR                            */
#define UART_RBR_RBR_OFFSET 0x0u
#define UART_RBR_RBR_BYTE_OFFSET 0x0u
#define UART_RBR_RBR_READ_ACCESS 1u
#define UART_RBR_RBR_WRITE_ACCESS 0u
#define UART_RBR_RBR_RESET_VALUE 0x00000000ul
#define UART_RBR_RBR_RESET_MASK 0xfffffffful
#define UART_RBR_RBR_READ_MASK 0xfffffffful
#define UART_RBR_RBR_WRITE_MASK 0x00000000ul
/* Register member: uart::RBR.DLL                                          */
/* Register type referenced: uart::RBR::DLL                                */
/* Register template referenced: uart::RBR::DLL                            */
#define UART_RBR_DLL_OFFSET 0x0u
#define UART_RBR_DLL_BYTE_OFFSET 0x0u
#define UART_RBR_DLL_READ_ACCESS 1u
#define UART_RBR_DLL_WRITE_ACCESS 1u
#define UART_RBR_DLL_RESET_VALUE 0x00000000ul
#define UART_RBR_DLL_RESET_MASK 0xfffffffful
#define UART_RBR_DLL_READ_MASK 0xfffffffful
#define UART_RBR_DLL_WRITE_MASK 0x000000fful
/* Register member: uart::RBR.THR                                          */
/* Register type referenced: uart::RBR::THR                                */
/* Register template referenced: uart::RBR::THR                            */
#define UART_RBR_THR_OFFSET 0x0u
#define UART_RBR_THR_BYTE_OFFSET 0x0u
#define UART_RBR_THR_READ_ACCESS 1u
#define UART_RBR_THR_WRITE_ACCESS 1u
#define UART_RBR_THR_RESET_VALUE 0x00000000ul
#define UART_RBR_THR_RESET_MASK 0xfffffffful
#define UART_RBR_THR_READ_MASK 0xffffff00ul
#define UART_RBR_THR_WRITE_MASK 0x000000fful

/* Register type: uart::RBR::RBR                                           */
/* Register template: uart::RBR::RBR                                       */
/* Source filename: DW_apb_uart.csr, line: 23                              */
/* Field member: uart::RBR::RBR.RSVD_RBR                                   */
/* Source filename: DW_apb_uart.csr, line: 60                              */
#define UART_RBR_RBR_RSVD_RBR_MSB 31u
#define UART_RBR_RBR_RSVD_RBR_LSB 8u
#define UART_RBR_RBR_RSVD_RBR_WIDTH 24u
#define UART_RBR_RBR_RSVD_RBR_READ_ACCESS 1u
#define UART_RBR_RBR_RSVD_RBR_WRITE_ACCESS 0u
#define UART_RBR_RBR_RSVD_RBR_RESET 0x000000ul
#define UART_RBR_RBR_RSVD_RBR_FIELD_MASK 0xffffff00ul
#define UART_RBR_RBR_RSVD_RBR_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_RBR_RBR_RSVD_RBR_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_RBR_RBR_RSVD_RBR_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::RBR::RBR.RBR                                        */
/* Source filename: DW_apb_uart.csr, line: 30                              */
#define UART_RBR_RBR_RBR_MSB 7u
#define UART_RBR_RBR_RBR_LSB 0u
#define UART_RBR_RBR_RBR_WIDTH 8u
#define UART_RBR_RBR_RBR_READ_ACCESS 1u
#define UART_RBR_RBR_RBR_WRITE_ACCESS 0u
#define UART_RBR_RBR_RBR_RESET 0x00u
#define UART_RBR_RBR_RBR_FIELD_MASK 0x000000fful
#define UART_RBR_RBR_RBR_GET(x) ((x) & 0x000000fful)
#define UART_RBR_RBR_RBR_SET(x) ((x) & 0x000000fful)
#define UART_RBR_RBR_RBR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::RBR::DLL                                           */
/* Register template: uart::RBR::DLL                                       */
/* Source filename: DW_apb_uart.csr, line: 68                              */
/* Field member: uart::RBR::DLL.RSVD_DLL_31to8                             */
/* Source filename: DW_apb_uart.csr, line: 100                             */
#define UART_RBR_DLL_RSVD_DLL_31TO8_MSB 31u
#define UART_RBR_DLL_RSVD_DLL_31TO8_LSB 8u
#define UART_RBR_DLL_RSVD_DLL_31TO8_WIDTH 24u
#define UART_RBR_DLL_RSVD_DLL_31TO8_READ_ACCESS 1u
#define UART_RBR_DLL_RSVD_DLL_31TO8_WRITE_ACCESS 0u
#define UART_RBR_DLL_RSVD_DLL_31TO8_RESET 0x000000ul
#define UART_RBR_DLL_RSVD_DLL_31TO8_FIELD_MASK 0xffffff00ul
#define UART_RBR_DLL_RSVD_DLL_31TO8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_RBR_DLL_RSVD_DLL_31TO8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_RBR_DLL_RSVD_DLL_31TO8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::RBR::DLL.DLL                                        */
/* Source filename: DW_apb_uart.csr, line: 79                              */
#define UART_RBR_DLL_DLL_MSB 7u
#define UART_RBR_DLL_DLL_LSB 0u
#define UART_RBR_DLL_DLL_WIDTH 8u
#define UART_RBR_DLL_DLL_READ_ACCESS 1u
#define UART_RBR_DLL_DLL_WRITE_ACCESS 1u
#define UART_RBR_DLL_DLL_RESET 0x00u
#define UART_RBR_DLL_DLL_FIELD_MASK 0x000000fful
#define UART_RBR_DLL_DLL_GET(x) ((x) & 0x000000fful)
#define UART_RBR_DLL_DLL_SET(x) ((x) & 0x000000fful)
#define UART_RBR_DLL_DLL_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::RBR::THR                                           */
/* Register template: uart::RBR::THR                                       */
/* Source filename: DW_apb_uart.csr, line: 109                             */
/* Field member: uart::RBR::THR.RSVD_THR                                   */
/* Source filename: DW_apb_uart.csr, line: 149                             */
#define UART_RBR_THR_RSVD_THR_MSB 31u
#define UART_RBR_THR_RSVD_THR_LSB 8u
#define UART_RBR_THR_RSVD_THR_WIDTH 24u
#define UART_RBR_THR_RSVD_THR_READ_ACCESS 1u
#define UART_RBR_THR_RSVD_THR_WRITE_ACCESS 0u
#define UART_RBR_THR_RSVD_THR_RESET 0x000000ul
#define UART_RBR_THR_RSVD_THR_FIELD_MASK 0xffffff00ul
#define UART_RBR_THR_RSVD_THR_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_RBR_THR_RSVD_THR_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_RBR_THR_RSVD_THR_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::RBR::THR.THR                                        */
/* Source filename: DW_apb_uart.csr, line: 117                             */
#define UART_RBR_THR_THR_MSB 7u
#define UART_RBR_THR_THR_LSB 0u
#define UART_RBR_THR_THR_WIDTH 8u
#define UART_RBR_THR_THR_READ_ACCESS 0u
#define UART_RBR_THR_THR_WRITE_ACCESS 1u
#define UART_RBR_THR_THR_RESET 0x00u
#define UART_RBR_THR_THR_FIELD_MASK 0x000000fful
#define UART_RBR_THR_THR_GET(x) ((x) & 0x000000fful)
#define UART_RBR_THR_THR_SET(x) ((x) & 0x000000fful)
#define UART_RBR_THR_THR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::IER                                                   */
/* Union template: uart::IER                                               */
/* Source filename: DW_apb_uart.csr, line: 159                             */
#define UART_IER_SIZE 0x4u
#define UART_IER_BYTE_SIZE 0x4u
/* Register member: uart::IER.IER                                          */
/* Register type referenced: uart::IER::IER                                */
/* Register template referenced: uart::IER::IER                            */
#define UART_IER_IER_OFFSET 0x0u
#define UART_IER_IER_BYTE_OFFSET 0x0u
#define UART_IER_IER_READ_ACCESS 1u
#define UART_IER_IER_WRITE_ACCESS 1u
#define UART_IER_IER_RESET_VALUE 0x00000000ul
#define UART_IER_IER_RESET_MASK 0xfffffffful
#define UART_IER_IER_READ_MASK 0xfffffffful
#define UART_IER_IER_WRITE_MASK 0x0000008ful
/* Register member: uart::IER.DLH                                          */
/* Register type referenced: uart::IER::DLH                                */
/* Register template referenced: uart::IER::DLH                            */
#define UART_IER_DLH_OFFSET 0x0u
#define UART_IER_DLH_BYTE_OFFSET 0x0u
#define UART_IER_DLH_READ_ACCESS 1u
#define UART_IER_DLH_WRITE_ACCESS 1u
#define UART_IER_DLH_RESET_VALUE 0x00000000ul
#define UART_IER_DLH_RESET_MASK 0xfffffffful
#define UART_IER_DLH_READ_MASK 0xfffffffful
#define UART_IER_DLH_WRITE_MASK 0x000000fful

/* Register type: uart::IER::IER                                           */
/* Register template: uart::IER::IER                                       */
/* Source filename: DW_apb_uart.csr, line: 160                             */
/* Field member: uart::IER::IER.RSVD_IER_31to8                             */
/* Source filename: DW_apb_uart.csr, line: 309                             */
#define UART_IER_IER_RSVD_IER_31TO8_MSB 31u
#define UART_IER_IER_RSVD_IER_31TO8_LSB 8u
#define UART_IER_IER_RSVD_IER_31TO8_WIDTH 24u
#define UART_IER_IER_RSVD_IER_31TO8_READ_ACCESS 1u
#define UART_IER_IER_RSVD_IER_31TO8_WRITE_ACCESS 0u
#define UART_IER_IER_RSVD_IER_31TO8_RESET 0x000000ul
#define UART_IER_IER_RSVD_IER_31TO8_FIELD_MASK 0xffffff00ul
#define UART_IER_IER_RSVD_IER_31TO8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_IER_IER_RSVD_IER_31TO8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_IER_IER_RSVD_IER_31TO8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::IER::IER.PTIME                                      */
/* Source filename: DW_apb_uart.csr, line: 288                             */
#define UART_IER_IER_PTIME_MSB 7u
#define UART_IER_IER_PTIME_LSB 7u
#define UART_IER_IER_PTIME_WIDTH 1u
#define UART_IER_IER_PTIME_READ_ACCESS 1u
#define UART_IER_IER_PTIME_WRITE_ACCESS 1u
#define UART_IER_IER_PTIME_RESET 0x0u
#define UART_IER_IER_PTIME_FIELD_MASK 0x00000080ul
#define UART_IER_IER_PTIME_GET(x) (((x) & 0x00000080ul) >> 7)
#define UART_IER_IER_PTIME_SET(x) (((x) << 7) & 0x00000080ul)
#define UART_IER_IER_PTIME_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: uart::IER::IER.RSVD_IER_6to5                              */
/* Source filename: DW_apb_uart.csr, line: 280                             */
#define UART_IER_IER_RSVD_IER_6TO5_MSB 6u
#define UART_IER_IER_RSVD_IER_6TO5_LSB 5u
#define UART_IER_IER_RSVD_IER_6TO5_WIDTH 2u
#define UART_IER_IER_RSVD_IER_6TO5_READ_ACCESS 1u
#define UART_IER_IER_RSVD_IER_6TO5_WRITE_ACCESS 0u
#define UART_IER_IER_RSVD_IER_6TO5_RESET 0x0u
#define UART_IER_IER_RSVD_IER_6TO5_FIELD_MASK 0x00000060ul
#define UART_IER_IER_RSVD_IER_6TO5_GET(x) (((x) & 0x00000060ul) >> 5)
#define UART_IER_IER_RSVD_IER_6TO5_SET(x) (((x) << 5) & 0x00000060ul)
#define UART_IER_IER_RSVD_IER_6TO5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000060ul) | ((r) & 0xffffff9ful))
/* Field member: uart::IER::IER.ELCOLR                                     */
/* Source filename: DW_apb_uart.csr, line: 251                             */
#define UART_IER_IER_ELCOLR_MSB 4u
#define UART_IER_IER_ELCOLR_LSB 4u
#define UART_IER_IER_ELCOLR_WIDTH 1u
#define UART_IER_IER_ELCOLR_READ_ACCESS 1u
#define UART_IER_IER_ELCOLR_WRITE_ACCESS 0u
#define UART_IER_IER_ELCOLR_RESET 0x0u
#define UART_IER_IER_ELCOLR_FIELD_MASK 0x00000010ul
#define UART_IER_IER_ELCOLR_GET(x) (((x) & 0x00000010ul) >> 4)
#define UART_IER_IER_ELCOLR_SET(x) (((x) << 4) & 0x00000010ul)
#define UART_IER_IER_ELCOLR_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: uart::IER::IER.EDSSI                                      */
/* Source filename: DW_apb_uart.csr, line: 230                             */
#define UART_IER_IER_EDSSI_MSB 3u
#define UART_IER_IER_EDSSI_LSB 3u
#define UART_IER_IER_EDSSI_WIDTH 1u
#define UART_IER_IER_EDSSI_READ_ACCESS 1u
#define UART_IER_IER_EDSSI_WRITE_ACCESS 1u
#define UART_IER_IER_EDSSI_RESET 0x0u
#define UART_IER_IER_EDSSI_FIELD_MASK 0x00000008ul
#define UART_IER_IER_EDSSI_GET(x) (((x) & 0x00000008ul) >> 3)
#define UART_IER_IER_EDSSI_SET(x) (((x) << 3) & 0x00000008ul)
#define UART_IER_IER_EDSSI_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: uart::IER::IER.ELSI                                       */
/* Source filename: DW_apb_uart.csr, line: 210                             */
#define UART_IER_IER_ELSI_MSB 2u
#define UART_IER_IER_ELSI_LSB 2u
#define UART_IER_IER_ELSI_WIDTH 1u
#define UART_IER_IER_ELSI_READ_ACCESS 1u
#define UART_IER_IER_ELSI_WRITE_ACCESS 1u
#define UART_IER_IER_ELSI_RESET 0x0u
#define UART_IER_IER_ELSI_FIELD_MASK 0x00000004ul
#define UART_IER_IER_ELSI_GET(x) (((x) & 0x00000004ul) >> 2)
#define UART_IER_IER_ELSI_SET(x) (((x) << 2) & 0x00000004ul)
#define UART_IER_IER_ELSI_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: uart::IER::IER.ETBEI                                      */
/* Source filename: DW_apb_uart.csr, line: 189                             */
#define UART_IER_IER_ETBEI_MSB 1u
#define UART_IER_IER_ETBEI_LSB 1u
#define UART_IER_IER_ETBEI_WIDTH 1u
#define UART_IER_IER_ETBEI_READ_ACCESS 1u
#define UART_IER_IER_ETBEI_WRITE_ACCESS 1u
#define UART_IER_IER_ETBEI_RESET 0x0u
#define UART_IER_IER_ETBEI_FIELD_MASK 0x00000002ul
#define UART_IER_IER_ETBEI_GET(x) (((x) & 0x00000002ul) >> 1)
#define UART_IER_IER_ETBEI_SET(x) (((x) << 1) & 0x00000002ul)
#define UART_IER_IER_ETBEI_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: uart::IER::IER.ERBFI                                      */
/* Source filename: DW_apb_uart.csr, line: 167                             */
#define UART_IER_IER_ERBFI_MSB 0u
#define UART_IER_IER_ERBFI_LSB 0u
#define UART_IER_IER_ERBFI_WIDTH 1u
#define UART_IER_IER_ERBFI_READ_ACCESS 1u
#define UART_IER_IER_ERBFI_WRITE_ACCESS 1u
#define UART_IER_IER_ERBFI_RESET 0x0u
#define UART_IER_IER_ERBFI_FIELD_MASK 0x00000001ul
#define UART_IER_IER_ERBFI_GET(x) ((x) & 0x00000001ul)
#define UART_IER_IER_ERBFI_SET(x) ((x) & 0x00000001ul)
#define UART_IER_IER_ERBFI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::IER::DLH                                           */
/* Register template: uart::IER::DLH                                       */
/* Source filename: DW_apb_uart.csr, line: 318                             */
/* Field member: uart::IER::DLH.RSVD_DLH                                   */
/* Source filename: DW_apb_uart.csr, line: 348                             */
#define UART_IER_DLH_RSVD_DLH_MSB 31u
#define UART_IER_DLH_RSVD_DLH_LSB 8u
#define UART_IER_DLH_RSVD_DLH_WIDTH 24u
#define UART_IER_DLH_RSVD_DLH_READ_ACCESS 1u
#define UART_IER_DLH_RSVD_DLH_WRITE_ACCESS 0u
#define UART_IER_DLH_RSVD_DLH_RESET 0x000000ul
#define UART_IER_DLH_RSVD_DLH_FIELD_MASK 0xffffff00ul
#define UART_IER_DLH_RSVD_DLH_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_IER_DLH_RSVD_DLH_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_IER_DLH_RSVD_DLH_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::IER::DLH.dlh                                        */
/* Source filename: DW_apb_uart.csr, line: 328                             */
#define UART_IER_DLH_DLH_MSB 7u
#define UART_IER_DLH_DLH_LSB 0u
#define UART_IER_DLH_DLH_WIDTH 8u
#define UART_IER_DLH_DLH_READ_ACCESS 1u
#define UART_IER_DLH_DLH_WRITE_ACCESS 1u
#define UART_IER_DLH_DLH_RESET 0x00u
#define UART_IER_DLH_DLH_FIELD_MASK 0x000000fful
#define UART_IER_DLH_DLH_GET(x) ((x) & 0x000000fful)
#define UART_IER_DLH_DLH_SET(x) ((x) & 0x000000fful)
#define UART_IER_DLH_DLH_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::IIR                                                   */
/* Union template: uart::IIR                                               */
/* Source filename: DW_apb_uart.csr, line: 358                             */
#define UART_IIR_SIZE 0x4u
#define UART_IIR_BYTE_SIZE 0x4u
/* Register member: uart::IIR.IIR                                          */
/* Register type referenced: uart::IIR::IIR                                */
/* Register template referenced: uart::IIR::IIR                            */
#define UART_IIR_IIR_OFFSET 0x0u
#define UART_IIR_IIR_BYTE_OFFSET 0x0u
#define UART_IIR_IIR_READ_ACCESS 1u
#define UART_IIR_IIR_WRITE_ACCESS 0u
#define UART_IIR_IIR_RESET_VALUE 0x00000001ul
#define UART_IIR_IIR_RESET_MASK 0xfffffffful
#define UART_IIR_IIR_READ_MASK 0xfffffffful
#define UART_IIR_IIR_WRITE_MASK 0x00000000ul
/* Register member: uart::IIR.FCR                                          */
/* Register type referenced: uart::IIR::FCR                                */
/* Register template referenced: uart::IIR::FCR                            */
#define UART_IIR_FCR_OFFSET 0x0u
#define UART_IIR_FCR_BYTE_OFFSET 0x0u
#define UART_IIR_FCR_READ_ACCESS 1u
#define UART_IIR_FCR_WRITE_ACCESS 1u
#define UART_IIR_FCR_RESET_VALUE 0x00000000ul
#define UART_IIR_FCR_RESET_MASK 0xfffffffful
#define UART_IIR_FCR_READ_MASK 0xffffff00ul
#define UART_IIR_FCR_WRITE_MASK 0x000000fful

/* Register type: uart::IIR::IIR                                           */
/* Register template: uart::IIR::IIR                                       */
/* Source filename: DW_apb_uart.csr, line: 360                             */
/* Field member: uart::IIR::IIR.RSVD_IIR_31to8                             */
/* Source filename: DW_apb_uart.csr, line: 440                             */
#define UART_IIR_IIR_RSVD_IIR_31TO8_MSB 31u
#define UART_IIR_IIR_RSVD_IIR_31TO8_LSB 8u
#define UART_IIR_IIR_RSVD_IIR_31TO8_WIDTH 24u
#define UART_IIR_IIR_RSVD_IIR_31TO8_READ_ACCESS 1u
#define UART_IIR_IIR_RSVD_IIR_31TO8_WRITE_ACCESS 0u
#define UART_IIR_IIR_RSVD_IIR_31TO8_RESET 0x000000ul
#define UART_IIR_IIR_RSVD_IIR_31TO8_FIELD_MASK 0xffffff00ul
#define UART_IIR_IIR_RSVD_IIR_31TO8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_IIR_IIR_RSVD_IIR_31TO8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_IIR_IIR_RSVD_IIR_31TO8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::IIR::IIR.FIFOSE                                     */
/* Source filename: DW_apb_uart.csr, line: 421                             */
#define UART_IIR_IIR_FIFOSE_MSB 7u
#define UART_IIR_IIR_FIFOSE_LSB 6u
#define UART_IIR_IIR_FIFOSE_WIDTH 2u
#define UART_IIR_IIR_FIFOSE_READ_ACCESS 1u
#define UART_IIR_IIR_FIFOSE_WRITE_ACCESS 0u
#define UART_IIR_IIR_FIFOSE_RESET 0x0u
#define UART_IIR_IIR_FIFOSE_FIELD_MASK 0x000000c0ul
#define UART_IIR_IIR_FIFOSE_GET(x) (((x) & 0x000000c0ul) >> 6)
#define UART_IIR_IIR_FIFOSE_SET(x) (((x) << 6) & 0x000000c0ul)
#define UART_IIR_IIR_FIFOSE_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0ul) | ((r) & 0xffffff3ful))
/* Field member: uart::IIR::IIR.RSVD_IIR_5to4                              */
/* Source filename: DW_apb_uart.csr, line: 414                             */
#define UART_IIR_IIR_RSVD_IIR_5TO4_MSB 5u
#define UART_IIR_IIR_RSVD_IIR_5TO4_LSB 4u
#define UART_IIR_IIR_RSVD_IIR_5TO4_WIDTH 2u
#define UART_IIR_IIR_RSVD_IIR_5TO4_READ_ACCESS 1u
#define UART_IIR_IIR_RSVD_IIR_5TO4_WRITE_ACCESS 0u
#define UART_IIR_IIR_RSVD_IIR_5TO4_RESET 0x0u
#define UART_IIR_IIR_RSVD_IIR_5TO4_FIELD_MASK 0x00000030ul
#define UART_IIR_IIR_RSVD_IIR_5TO4_GET(x) (((x) & 0x00000030ul) >> 4)
#define UART_IIR_IIR_RSVD_IIR_5TO4_SET(x) (((x) << 4) & 0x00000030ul)
#define UART_IIR_IIR_RSVD_IIR_5TO4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030ul) | ((r) & 0xffffffcful))
/* Field member: uart::IIR::IIR.IID                                        */
/* Source filename: DW_apb_uart.csr, line: 365                             */
#define UART_IIR_IIR_IID_MSB 3u
#define UART_IIR_IIR_IID_LSB 0u
#define UART_IIR_IIR_IID_WIDTH 4u
#define UART_IIR_IIR_IID_READ_ACCESS 1u
#define UART_IIR_IIR_IID_WRITE_ACCESS 0u
#define UART_IIR_IIR_IID_RESET 0x1u
#define UART_IIR_IIR_IID_FIELD_MASK 0x0000000ful
#define UART_IIR_IIR_IID_GET(x) ((x) & 0x0000000ful)
#define UART_IIR_IIR_IID_SET(x) ((x) & 0x0000000ful)
#define UART_IIR_IIR_IID_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: uart::IIR::FCR                                           */
/* Register template: uart::IIR::FCR                                       */
/* Source filename: DW_apb_uart.csr, line: 448                             */
/* Field member: uart::IIR::FCR.RSVD_FCR_31to8                             */
/* Source filename: DW_apb_uart.csr, line: 614                             */
#define UART_IIR_FCR_RSVD_FCR_31TO8_MSB 31u
#define UART_IIR_FCR_RSVD_FCR_31TO8_LSB 8u
#define UART_IIR_FCR_RSVD_FCR_31TO8_WIDTH 24u
#define UART_IIR_FCR_RSVD_FCR_31TO8_READ_ACCESS 1u
#define UART_IIR_FCR_RSVD_FCR_31TO8_WRITE_ACCESS 0u
#define UART_IIR_FCR_RSVD_FCR_31TO8_RESET 0x000000ul
#define UART_IIR_FCR_RSVD_FCR_31TO8_FIELD_MASK 0xffffff00ul
#define UART_IIR_FCR_RSVD_FCR_31TO8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_IIR_FCR_RSVD_FCR_31TO8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_IIR_FCR_RSVD_FCR_31TO8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::IIR::FCR.RT                                         */
/* Source filename: DW_apb_uart.csr, line: 579                             */
#define UART_IIR_FCR_RT_MSB 7u
#define UART_IIR_FCR_RT_LSB 6u
#define UART_IIR_FCR_RT_WIDTH 2u
#define UART_IIR_FCR_RT_READ_ACCESS 0u
#define UART_IIR_FCR_RT_WRITE_ACCESS 1u
#define UART_IIR_FCR_RT_RESET 0x0u
#define UART_IIR_FCR_RT_FIELD_MASK 0x000000c0ul
#define UART_IIR_FCR_RT_GET(x) (((x) & 0x000000c0ul) >> 6)
#define UART_IIR_FCR_RT_SET(x) (((x) << 6) & 0x000000c0ul)
#define UART_IIR_FCR_RT_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0ul) | ((r) & 0xffffff3ful))
/* Field member: uart::IIR::FCR.TET                                        */
/* Source filename: DW_apb_uart.csr, line: 545                             */
#define UART_IIR_FCR_TET_MSB 5u
#define UART_IIR_FCR_TET_LSB 4u
#define UART_IIR_FCR_TET_WIDTH 2u
#define UART_IIR_FCR_TET_READ_ACCESS 0u
#define UART_IIR_FCR_TET_WRITE_ACCESS 1u
#define UART_IIR_FCR_TET_RESET 0x0u
#define UART_IIR_FCR_TET_FIELD_MASK 0x00000030ul
#define UART_IIR_FCR_TET_GET(x) (((x) & 0x00000030ul) >> 4)
#define UART_IIR_FCR_TET_SET(x) (((x) << 4) & 0x00000030ul)
#define UART_IIR_FCR_TET_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030ul) | ((r) & 0xffffffcful))
/* Field member: uart::IIR::FCR.DMAM                                       */
/* Source filename: DW_apb_uart.csr, line: 522                             */
#define UART_IIR_FCR_DMAM_MSB 3u
#define UART_IIR_FCR_DMAM_LSB 3u
#define UART_IIR_FCR_DMAM_WIDTH 1u
#define UART_IIR_FCR_DMAM_READ_ACCESS 0u
#define UART_IIR_FCR_DMAM_WRITE_ACCESS 1u
#define UART_IIR_FCR_DMAM_RESET 0x0u
#define UART_IIR_FCR_DMAM_FIELD_MASK 0x00000008ul
#define UART_IIR_FCR_DMAM_GET(x) (((x) & 0x00000008ul) >> 3)
#define UART_IIR_FCR_DMAM_SET(x) (((x) << 3) & 0x00000008ul)
#define UART_IIR_FCR_DMAM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: uart::IIR::FCR.XFIFOR                                     */
/* Source filename: DW_apb_uart.csr, line: 501                             */
#define UART_IIR_FCR_XFIFOR_MSB 2u
#define UART_IIR_FCR_XFIFOR_LSB 2u
#define UART_IIR_FCR_XFIFOR_WIDTH 1u
#define UART_IIR_FCR_XFIFOR_READ_ACCESS 0u
#define UART_IIR_FCR_XFIFOR_WRITE_ACCESS 1u
#define UART_IIR_FCR_XFIFOR_RESET 0x0u
#define UART_IIR_FCR_XFIFOR_FIELD_MASK 0x00000004ul
#define UART_IIR_FCR_XFIFOR_GET(x) (((x) & 0x00000004ul) >> 2)
#define UART_IIR_FCR_XFIFOR_SET(x) (((x) << 2) & 0x00000004ul)
#define UART_IIR_FCR_XFIFOR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: uart::IIR::FCR.RFIFOR                                     */
/* Source filename: DW_apb_uart.csr, line: 480                             */
#define UART_IIR_FCR_RFIFOR_MSB 1u
#define UART_IIR_FCR_RFIFOR_LSB 1u
#define UART_IIR_FCR_RFIFOR_WIDTH 1u
#define UART_IIR_FCR_RFIFOR_READ_ACCESS 0u
#define UART_IIR_FCR_RFIFOR_WRITE_ACCESS 1u
#define UART_IIR_FCR_RFIFOR_RESET 0x0u
#define UART_IIR_FCR_RFIFOR_FIELD_MASK 0x00000002ul
#define UART_IIR_FCR_RFIFOR_GET(x) (((x) & 0x00000002ul) >> 1)
#define UART_IIR_FCR_RFIFOR_SET(x) (((x) << 1) & 0x00000002ul)
#define UART_IIR_FCR_RFIFOR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: uart::IIR::FCR.FIFOE                                      */
/* Source filename: DW_apb_uart.csr, line: 458                             */
#define UART_IIR_FCR_FIFOE_MSB 0u
#define UART_IIR_FCR_FIFOE_LSB 0u
#define UART_IIR_FCR_FIFOE_WIDTH 1u
#define UART_IIR_FCR_FIFOE_READ_ACCESS 0u
#define UART_IIR_FCR_FIFOE_WRITE_ACCESS 1u
#define UART_IIR_FCR_FIFOE_RESET 0x0u
#define UART_IIR_FCR_FIFOE_FIELD_MASK 0x00000001ul
#define UART_IIR_FCR_FIFOE_GET(x) ((x) & 0x00000001ul)
#define UART_IIR_FCR_FIFOE_SET(x) ((x) & 0x00000001ul)
#define UART_IIR_FCR_FIFOE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::LCR                                                */
/* Register template: uart::LCR                                            */
/* Source filename: DW_apb_uart.csr, line: 624                             */
/* Field member: uart::LCR.RSVD_LCR_31to8                                  */
/* Source filename: DW_apb_uart.csr, line: 848                             */
#define UART_LCR_RSVD_LCR_31TO8_MSB 31u
#define UART_LCR_RSVD_LCR_31TO8_LSB 8u
#define UART_LCR_RSVD_LCR_31TO8_WIDTH 24u
#define UART_LCR_RSVD_LCR_31TO8_READ_ACCESS 1u
#define UART_LCR_RSVD_LCR_31TO8_WRITE_ACCESS 0u
#define UART_LCR_RSVD_LCR_31TO8_RESET 0x000000ul
#define UART_LCR_RSVD_LCR_31TO8_FIELD_MASK 0xffffff00ul
#define UART_LCR_RSVD_LCR_31TO8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_LCR_RSVD_LCR_31TO8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_LCR_RSVD_LCR_31TO8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::LCR.DLAB                                            */
/* Source filename: DW_apb_uart.csr, line: 818                             */
#define UART_LCR_DLAB_MSB 7u
#define UART_LCR_DLAB_LSB 7u
#define UART_LCR_DLAB_WIDTH 1u
#define UART_LCR_DLAB_READ_ACCESS 1u
#define UART_LCR_DLAB_WRITE_ACCESS 1u
#define UART_LCR_DLAB_RESET 0x0u
#define UART_LCR_DLAB_FIELD_MASK 0x00000080ul
#define UART_LCR_DLAB_GET(x) (((x) & 0x00000080ul) >> 7)
#define UART_LCR_DLAB_SET(x) (((x) << 7) & 0x00000080ul)
#define UART_LCR_DLAB_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: uart::LCR.BC                                              */
/* Source filename: DW_apb_uart.csr, line: 786                             */
#define UART_LCR_BC_MSB 6u
#define UART_LCR_BC_LSB 6u
#define UART_LCR_BC_WIDTH 1u
#define UART_LCR_BC_READ_ACCESS 1u
#define UART_LCR_BC_WRITE_ACCESS 1u
#define UART_LCR_BC_RESET 0x0u
#define UART_LCR_BC_FIELD_MASK 0x00000040ul
#define UART_LCR_BC_GET(x) (((x) & 0x00000040ul) >> 6)
#define UART_LCR_BC_SET(x) (((x) << 6) & 0x00000040ul)
#define UART_LCR_BC_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: uart::LCR.SP                                              */
/* Source filename: DW_apb_uart.csr, line: 757                             */
#define UART_LCR_SP_MSB 5u
#define UART_LCR_SP_LSB 5u
#define UART_LCR_SP_WIDTH 1u
#define UART_LCR_SP_READ_ACCESS 1u
#define UART_LCR_SP_WRITE_ACCESS 1u
#define UART_LCR_SP_RESET 0x0u
#define UART_LCR_SP_FIELD_MASK 0x00000020ul
#define UART_LCR_SP_GET(x) (((x) & 0x00000020ul) >> 5)
#define UART_LCR_SP_SET(x) (((x) << 5) & 0x00000020ul)
#define UART_LCR_SP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: uart::LCR.EPS                                             */
/* Source filename: DW_apb_uart.csr, line: 729                             */
#define UART_LCR_EPS_MSB 4u
#define UART_LCR_EPS_LSB 4u
#define UART_LCR_EPS_WIDTH 1u
#define UART_LCR_EPS_READ_ACCESS 1u
#define UART_LCR_EPS_WRITE_ACCESS 1u
#define UART_LCR_EPS_RESET 0x0u
#define UART_LCR_EPS_FIELD_MASK 0x00000010ul
#define UART_LCR_EPS_GET(x) (((x) & 0x00000010ul) >> 4)
#define UART_LCR_EPS_SET(x) (((x) << 4) & 0x00000010ul)
#define UART_LCR_EPS_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: uart::LCR.PEN                                             */
/* Source filename: DW_apb_uart.csr, line: 703                             */
#define UART_LCR_PEN_MSB 3u
#define UART_LCR_PEN_LSB 3u
#define UART_LCR_PEN_WIDTH 1u
#define UART_LCR_PEN_READ_ACCESS 1u
#define UART_LCR_PEN_WRITE_ACCESS 1u
#define UART_LCR_PEN_RESET 0x0u
#define UART_LCR_PEN_FIELD_MASK 0x00000008ul
#define UART_LCR_PEN_GET(x) (((x) & 0x00000008ul) >> 3)
#define UART_LCR_PEN_SET(x) (((x) << 3) & 0x00000008ul)
#define UART_LCR_PEN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: uart::LCR.STOP                                            */
/* Source filename: DW_apb_uart.csr, line: 661                             */
#define UART_LCR_STOP_MSB 2u
#define UART_LCR_STOP_LSB 2u
#define UART_LCR_STOP_WIDTH 1u
#define UART_LCR_STOP_READ_ACCESS 1u
#define UART_LCR_STOP_WRITE_ACCESS 1u
#define UART_LCR_STOP_RESET 0x0u
#define UART_LCR_STOP_FIELD_MASK 0x00000004ul
#define UART_LCR_STOP_GET(x) (((x) & 0x00000004ul) >> 2)
#define UART_LCR_STOP_SET(x) (((x) << 2) & 0x00000004ul)
#define UART_LCR_STOP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: uart::LCR.DLS                                             */
/* Source filename: DW_apb_uart.csr, line: 629                             */
#define UART_LCR_DLS_MSB 1u
#define UART_LCR_DLS_LSB 0u
#define UART_LCR_DLS_WIDTH 2u
#define UART_LCR_DLS_READ_ACCESS 1u
#define UART_LCR_DLS_WRITE_ACCESS 1u
#define UART_LCR_DLS_RESET 0x0u
#define UART_LCR_DLS_FIELD_MASK 0x00000003ul
#define UART_LCR_DLS_GET(x) ((x) & 0x00000003ul)
#define UART_LCR_DLS_SET(x) ((x) & 0x00000003ul)
#define UART_LCR_DLS_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: uart::MCR                                                */
/* Register template: uart::MCR                                            */
/* Source filename: DW_apb_uart.csr, line: 857                             */
/* Field member: uart::MCR.RSVD_MCR_31to7                                  */
/* Source filename: DW_apb_uart.csr, line: 1081                            */
#define UART_MCR_RSVD_MCR_31TO7_MSB 31u
#define UART_MCR_RSVD_MCR_31TO7_LSB 7u
#define UART_MCR_RSVD_MCR_31TO7_WIDTH 25u
#define UART_MCR_RSVD_MCR_31TO7_READ_ACCESS 1u
#define UART_MCR_RSVD_MCR_31TO7_WRITE_ACCESS 0u
#define UART_MCR_RSVD_MCR_31TO7_RESET 0x0000000ul
#define UART_MCR_RSVD_MCR_31TO7_FIELD_MASK 0xffffff80ul
#define UART_MCR_RSVD_MCR_31TO7_GET(x) (((x) & 0xffffff80ul) >> 7)
#define UART_MCR_RSVD_MCR_31TO7_SET(x) (((x) << 7) & 0xffffff80ul)
#define UART_MCR_RSVD_MCR_31TO7_MODIFY(r, x) \
   ((((x) << 7) & 0xffffff80ul) | ((r) & 0x0000007ful))
/* Field member: uart::MCR.SIRE                                            */
/* Source filename: DW_apb_uart.csr, line: 1052                            */
#define UART_MCR_SIRE_MSB 6u
#define UART_MCR_SIRE_LSB 6u
#define UART_MCR_SIRE_WIDTH 1u
#define UART_MCR_SIRE_READ_ACCESS 1u
#define UART_MCR_SIRE_WRITE_ACCESS 0u
#define UART_MCR_SIRE_RESET 0x0u
#define UART_MCR_SIRE_FIELD_MASK 0x00000040ul
#define UART_MCR_SIRE_GET(x) (((x) & 0x00000040ul) >> 6)
#define UART_MCR_SIRE_SET(x) (((x) << 6) & 0x00000040ul)
#define UART_MCR_SIRE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: uart::MCR.AFCE                                            */
/* Source filename: DW_apb_uart.csr, line: 1026                            */
#define UART_MCR_AFCE_MSB 5u
#define UART_MCR_AFCE_LSB 5u
#define UART_MCR_AFCE_WIDTH 1u
#define UART_MCR_AFCE_READ_ACCESS 1u
#define UART_MCR_AFCE_WRITE_ACCESS 0u
#define UART_MCR_AFCE_RESET 0x0u
#define UART_MCR_AFCE_FIELD_MASK 0x00000020ul
#define UART_MCR_AFCE_GET(x) (((x) & 0x00000020ul) >> 5)
#define UART_MCR_AFCE_SET(x) (((x) << 5) & 0x00000020ul)
#define UART_MCR_AFCE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: uart::MCR.LoopBack                                        */
/* Source filename: DW_apb_uart.csr, line: 988                             */
#define UART_MCR_LOOPBACK_MSB 4u
#define UART_MCR_LOOPBACK_LSB 4u
#define UART_MCR_LOOPBACK_WIDTH 1u
#define UART_MCR_LOOPBACK_READ_ACCESS 1u
#define UART_MCR_LOOPBACK_WRITE_ACCESS 1u
#define UART_MCR_LOOPBACK_RESET 0x0u
#define UART_MCR_LOOPBACK_FIELD_MASK 0x00000010ul
#define UART_MCR_LOOPBACK_GET(x) (((x) & 0x00000010ul) >> 4)
#define UART_MCR_LOOPBACK_SET(x) (((x) << 4) & 0x00000010ul)
#define UART_MCR_LOOPBACK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: uart::MCR.OUT2                                            */
/* Source filename: DW_apb_uart.csr, line: 961                             */
#define UART_MCR_OUT2_MSB 3u
#define UART_MCR_OUT2_LSB 3u
#define UART_MCR_OUT2_WIDTH 1u
#define UART_MCR_OUT2_READ_ACCESS 1u
#define UART_MCR_OUT2_WRITE_ACCESS 1u
#define UART_MCR_OUT2_RESET 0x0u
#define UART_MCR_OUT2_FIELD_MASK 0x00000008ul
#define UART_MCR_OUT2_GET(x) (((x) & 0x00000008ul) >> 3)
#define UART_MCR_OUT2_SET(x) (((x) << 3) & 0x00000008ul)
#define UART_MCR_OUT2_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: uart::MCR.OUT1                                            */
/* Source filename: DW_apb_uart.csr, line: 934                             */
#define UART_MCR_OUT1_MSB 2u
#define UART_MCR_OUT1_LSB 2u
#define UART_MCR_OUT1_WIDTH 1u
#define UART_MCR_OUT1_READ_ACCESS 1u
#define UART_MCR_OUT1_WRITE_ACCESS 1u
#define UART_MCR_OUT1_RESET 0x0u
#define UART_MCR_OUT1_FIELD_MASK 0x00000004ul
#define UART_MCR_OUT1_GET(x) (((x) & 0x00000004ul) >> 2)
#define UART_MCR_OUT1_SET(x) (((x) << 2) & 0x00000004ul)
#define UART_MCR_OUT1_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: uart::MCR.RTS                                             */
/* Source filename: DW_apb_uart.csr, line: 893                             */
#define UART_MCR_RTS_MSB 1u
#define UART_MCR_RTS_LSB 1u
#define UART_MCR_RTS_WIDTH 1u
#define UART_MCR_RTS_READ_ACCESS 1u
#define UART_MCR_RTS_WRITE_ACCESS 1u
#define UART_MCR_RTS_RESET 0x0u
#define UART_MCR_RTS_FIELD_MASK 0x00000002ul
#define UART_MCR_RTS_GET(x) (((x) & 0x00000002ul) >> 1)
#define UART_MCR_RTS_SET(x) (((x) << 1) & 0x00000002ul)
#define UART_MCR_RTS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: uart::MCR.DTR                                             */
/* Source filename: DW_apb_uart.csr, line: 862                             */
#define UART_MCR_DTR_MSB 0u
#define UART_MCR_DTR_LSB 0u
#define UART_MCR_DTR_WIDTH 1u
#define UART_MCR_DTR_READ_ACCESS 1u
#define UART_MCR_DTR_WRITE_ACCESS 1u
#define UART_MCR_DTR_RESET 0x0u
#define UART_MCR_DTR_FIELD_MASK 0x00000001ul
#define UART_MCR_DTR_GET(x) ((x) & 0x00000001ul)
#define UART_MCR_DTR_SET(x) ((x) & 0x00000001ul)
#define UART_MCR_DTR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::LSR                                                */
/* Register template: uart::LSR                                            */
/* Source filename: DW_apb_uart.csr, line: 1090                            */
/* Field member: uart::LSR.RSVD_LSR_31to9                                  */
/* Source filename: DW_apb_uart.csr, line: 1400                            */
#define UART_LSR_RSVD_LSR_31TO9_MSB 31u
#define UART_LSR_RSVD_LSR_31TO9_LSB 9u
#define UART_LSR_RSVD_LSR_31TO9_WIDTH 23u
#define UART_LSR_RSVD_LSR_31TO9_READ_ACCESS 1u
#define UART_LSR_RSVD_LSR_31TO9_WRITE_ACCESS 0u
#define UART_LSR_RSVD_LSR_31TO9_RESET 0x000000ul
#define UART_LSR_RSVD_LSR_31TO9_FIELD_MASK 0xfffffe00ul
#define UART_LSR_RSVD_LSR_31TO9_GET(x) (((x) & 0xfffffe00ul) >> 9)
#define UART_LSR_RSVD_LSR_31TO9_SET(x) (((x) << 9) & 0xfffffe00ul)
#define UART_LSR_RSVD_LSR_31TO9_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00ul) | ((r) & 0x000001fful))
/* Field member: uart::LSR.RSVD_ADDR_RCVD                                  */
/* Source filename: DW_apb_uart.csr, line: 1393                            */
#define UART_LSR_RSVD_ADDR_RCVD_MSB 8u
#define UART_LSR_RSVD_ADDR_RCVD_LSB 8u
#define UART_LSR_RSVD_ADDR_RCVD_WIDTH 1u
#define UART_LSR_RSVD_ADDR_RCVD_READ_ACCESS 1u
#define UART_LSR_RSVD_ADDR_RCVD_WRITE_ACCESS 0u
#define UART_LSR_RSVD_ADDR_RCVD_RESET 0x0u
#define UART_LSR_RSVD_ADDR_RCVD_FIELD_MASK 0x00000100ul
#define UART_LSR_RSVD_ADDR_RCVD_GET(x) (((x) & 0x00000100ul) >> 8)
#define UART_LSR_RSVD_ADDR_RCVD_SET(x) (((x) << 8) & 0x00000100ul)
#define UART_LSR_RSVD_ADDR_RCVD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: uart::LSR.RFE                                             */
/* Source filename: DW_apb_uart.csr, line: 1364                            */
#define UART_LSR_RFE_MSB 7u
#define UART_LSR_RFE_LSB 7u
#define UART_LSR_RFE_WIDTH 1u
#define UART_LSR_RFE_READ_ACCESS 1u
#define UART_LSR_RFE_WRITE_ACCESS 0u
#define UART_LSR_RFE_RESET 0x0u
#define UART_LSR_RFE_FIELD_MASK 0x00000080ul
#define UART_LSR_RFE_GET(x) (((x) & 0x00000080ul) >> 7)
#define UART_LSR_RFE_SET(x) (((x) << 7) & 0x00000080ul)
#define UART_LSR_RFE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: uart::LSR.TEMT                                            */
/* Source filename: DW_apb_uart.csr, line: 1337                            */
#define UART_LSR_TEMT_MSB 6u
#define UART_LSR_TEMT_LSB 6u
#define UART_LSR_TEMT_WIDTH 1u
#define UART_LSR_TEMT_READ_ACCESS 1u
#define UART_LSR_TEMT_WRITE_ACCESS 0u
#define UART_LSR_TEMT_RESET 0x1u
#define UART_LSR_TEMT_FIELD_MASK 0x00000040ul
#define UART_LSR_TEMT_GET(x) (((x) & 0x00000040ul) >> 6)
#define UART_LSR_TEMT_SET(x) (((x) << 6) & 0x00000040ul)
#define UART_LSR_TEMT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: uart::LSR.THRE                                            */
/* Source filename: DW_apb_uart.csr, line: 1297                            */
#define UART_LSR_THRE_MSB 5u
#define UART_LSR_THRE_LSB 5u
#define UART_LSR_THRE_WIDTH 1u
#define UART_LSR_THRE_READ_ACCESS 1u
#define UART_LSR_THRE_WRITE_ACCESS 0u
#define UART_LSR_THRE_RESET 0x1u
#define UART_LSR_THRE_FIELD_MASK 0x00000020ul
#define UART_LSR_THRE_GET(x) (((x) & 0x00000020ul) >> 5)
#define UART_LSR_THRE_SET(x) (((x) << 5) & 0x00000020ul)
#define UART_LSR_THRE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: uart::LSR.BI                                              */
/* Source filename: DW_apb_uart.csr, line: 1242                            */
#define UART_LSR_BI_MSB 4u
#define UART_LSR_BI_LSB 4u
#define UART_LSR_BI_WIDTH 1u
#define UART_LSR_BI_READ_ACCESS 1u
#define UART_LSR_BI_WRITE_ACCESS 0u
#define UART_LSR_BI_RESET 0x0u
#define UART_LSR_BI_FIELD_MASK 0x00000010ul
#define UART_LSR_BI_GET(x) (((x) & 0x00000010ul) >> 4)
#define UART_LSR_BI_SET(x) (((x) << 4) & 0x00000010ul)
#define UART_LSR_BI_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: uart::LSR.FE                                              */
/* Source filename: DW_apb_uart.csr, line: 1196                            */
#define UART_LSR_FE_MSB 3u
#define UART_LSR_FE_LSB 3u
#define UART_LSR_FE_WIDTH 1u
#define UART_LSR_FE_READ_ACCESS 1u
#define UART_LSR_FE_WRITE_ACCESS 0u
#define UART_LSR_FE_RESET 0x0u
#define UART_LSR_FE_FIELD_MASK 0x00000008ul
#define UART_LSR_FE_GET(x) (((x) & 0x00000008ul) >> 3)
#define UART_LSR_FE_SET(x) (((x) << 3) & 0x00000008ul)
#define UART_LSR_FE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: uart::LSR.PE                                              */
/* Source filename: DW_apb_uart.csr, line: 1157                            */
#define UART_LSR_PE_MSB 2u
#define UART_LSR_PE_LSB 2u
#define UART_LSR_PE_WIDTH 1u
#define UART_LSR_PE_READ_ACCESS 1u
#define UART_LSR_PE_WRITE_ACCESS 0u
#define UART_LSR_PE_RESET 0x0u
#define UART_LSR_PE_FIELD_MASK 0x00000004ul
#define UART_LSR_PE_GET(x) (((x) & 0x00000004ul) >> 2)
#define UART_LSR_PE_SET(x) (((x) << 2) & 0x00000004ul)
#define UART_LSR_PE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: uart::LSR.OE                                              */
/* Source filename: DW_apb_uart.csr, line: 1121                            */
#define UART_LSR_OE_MSB 1u
#define UART_LSR_OE_LSB 1u
#define UART_LSR_OE_WIDTH 1u
#define UART_LSR_OE_READ_ACCESS 1u
#define UART_LSR_OE_WRITE_ACCESS 0u
#define UART_LSR_OE_RESET 0x0u
#define UART_LSR_OE_FIELD_MASK 0x00000002ul
#define UART_LSR_OE_GET(x) (((x) & 0x00000002ul) >> 1)
#define UART_LSR_OE_SET(x) (((x) << 1) & 0x00000002ul)
#define UART_LSR_OE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: uart::LSR.DR                                              */
/* Source filename: DW_apb_uart.csr, line: 1096                            */
#define UART_LSR_DR_MSB 0u
#define UART_LSR_DR_LSB 0u
#define UART_LSR_DR_WIDTH 1u
#define UART_LSR_DR_READ_ACCESS 1u
#define UART_LSR_DR_WRITE_ACCESS 0u
#define UART_LSR_DR_RESET 0x0u
#define UART_LSR_DR_FIELD_MASK 0x00000001ul
#define UART_LSR_DR_GET(x) ((x) & 0x00000001ul)
#define UART_LSR_DR_SET(x) ((x) & 0x00000001ul)
#define UART_LSR_DR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::MSR                                                */
/* Register template: uart::MSR                                            */
/* Source filename: DW_apb_uart.csr, line: 1408                            */
/* Field member: uart::MSR.RSVD_MSR_31to8                                  */
/* Source filename: DW_apb_uart.csr, line: 1665                            */
#define UART_MSR_RSVD_MSR_31TO8_MSB 31u
#define UART_MSR_RSVD_MSR_31TO8_LSB 8u
#define UART_MSR_RSVD_MSR_31TO8_WIDTH 24u
#define UART_MSR_RSVD_MSR_31TO8_READ_ACCESS 1u
#define UART_MSR_RSVD_MSR_31TO8_WRITE_ACCESS 0u
#define UART_MSR_RSVD_MSR_31TO8_RESET 0x000000ul
#define UART_MSR_RSVD_MSR_31TO8_FIELD_MASK 0xffffff00ul
#define UART_MSR_RSVD_MSR_31TO8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_MSR_RSVD_MSR_31TO8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_MSR_RSVD_MSR_31TO8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::MSR.DCD                                             */
/* Source filename: DW_apb_uart.csr, line: 1636                            */
#define UART_MSR_DCD_MSB 7u
#define UART_MSR_DCD_LSB 7u
#define UART_MSR_DCD_WIDTH 1u
#define UART_MSR_DCD_READ_ACCESS 1u
#define UART_MSR_DCD_WRITE_ACCESS 0u
#define UART_MSR_DCD_RESET 0x0u
#define UART_MSR_DCD_FIELD_MASK 0x00000080ul
#define UART_MSR_DCD_GET(x) (((x) & 0x00000080ul) >> 7)
#define UART_MSR_DCD_SET(x) (((x) << 7) & 0x00000080ul)
#define UART_MSR_DCD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: uart::MSR.RI                                              */
/* Source filename: DW_apb_uart.csr, line: 1607                            */
#define UART_MSR_RI_MSB 6u
#define UART_MSR_RI_LSB 6u
#define UART_MSR_RI_WIDTH 1u
#define UART_MSR_RI_READ_ACCESS 1u
#define UART_MSR_RI_WRITE_ACCESS 0u
#define UART_MSR_RI_RESET 0x0u
#define UART_MSR_RI_FIELD_MASK 0x00000040ul
#define UART_MSR_RI_GET(x) (((x) & 0x00000040ul) >> 6)
#define UART_MSR_RI_SET(x) (((x) << 6) & 0x00000040ul)
#define UART_MSR_RI_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: uart::MSR.DSR                                             */
/* Source filename: DW_apb_uart.csr, line: 1578                            */
#define UART_MSR_DSR_MSB 5u
#define UART_MSR_DSR_LSB 5u
#define UART_MSR_DSR_WIDTH 1u
#define UART_MSR_DSR_READ_ACCESS 1u
#define UART_MSR_DSR_WRITE_ACCESS 0u
#define UART_MSR_DSR_RESET 0x0u
#define UART_MSR_DSR_FIELD_MASK 0x00000020ul
#define UART_MSR_DSR_GET(x) (((x) & 0x00000020ul) >> 5)
#define UART_MSR_DSR_SET(x) (((x) << 5) & 0x00000020ul)
#define UART_MSR_DSR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: uart::MSR.CTS                                             */
/* Source filename: DW_apb_uart.csr, line: 1549                            */
#define UART_MSR_CTS_MSB 4u
#define UART_MSR_CTS_LSB 4u
#define UART_MSR_CTS_WIDTH 1u
#define UART_MSR_CTS_READ_ACCESS 1u
#define UART_MSR_CTS_WRITE_ACCESS 0u
#define UART_MSR_CTS_RESET 0x0u
#define UART_MSR_CTS_FIELD_MASK 0x00000010ul
#define UART_MSR_CTS_GET(x) (((x) & 0x00000010ul) >> 4)
#define UART_MSR_CTS_SET(x) (((x) << 4) & 0x00000010ul)
#define UART_MSR_CTS_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: uart::MSR.DDCD                                            */
/* Source filename: DW_apb_uart.csr, line: 1517                            */
#define UART_MSR_DDCD_MSB 3u
#define UART_MSR_DDCD_LSB 3u
#define UART_MSR_DDCD_WIDTH 1u
#define UART_MSR_DDCD_READ_ACCESS 1u
#define UART_MSR_DDCD_WRITE_ACCESS 0u
#define UART_MSR_DDCD_RESET 0x0u
#define UART_MSR_DDCD_FIELD_MASK 0x00000008ul
#define UART_MSR_DDCD_GET(x) (((x) & 0x00000008ul) >> 3)
#define UART_MSR_DDCD_SET(x) (((x) << 3) & 0x00000008ul)
#define UART_MSR_DDCD_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: uart::MSR.TERI                                            */
/* Source filename: DW_apb_uart.csr, line: 1489                            */
#define UART_MSR_TERI_MSB 2u
#define UART_MSR_TERI_LSB 2u
#define UART_MSR_TERI_WIDTH 1u
#define UART_MSR_TERI_READ_ACCESS 1u
#define UART_MSR_TERI_WRITE_ACCESS 0u
#define UART_MSR_TERI_RESET 0x0u
#define UART_MSR_TERI_FIELD_MASK 0x00000004ul
#define UART_MSR_TERI_GET(x) (((x) & 0x00000004ul) >> 2)
#define UART_MSR_TERI_SET(x) (((x) << 2) & 0x00000004ul)
#define UART_MSR_TERI_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: uart::MSR.DDSR                                            */
/* Source filename: DW_apb_uart.csr, line: 1457                            */
#define UART_MSR_DDSR_MSB 1u
#define UART_MSR_DDSR_LSB 1u
#define UART_MSR_DDSR_WIDTH 1u
#define UART_MSR_DDSR_READ_ACCESS 1u
#define UART_MSR_DDSR_WRITE_ACCESS 0u
#define UART_MSR_DDSR_RESET 0x0u
#define UART_MSR_DDSR_FIELD_MASK 0x00000002ul
#define UART_MSR_DDSR_GET(x) (((x) & 0x00000002ul) >> 1)
#define UART_MSR_DDSR_SET(x) (((x) << 1) & 0x00000002ul)
#define UART_MSR_DDSR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: uart::MSR.DCTS                                            */
/* Source filename: DW_apb_uart.csr, line: 1425                            */
#define UART_MSR_DCTS_MSB 0u
#define UART_MSR_DCTS_LSB 0u
#define UART_MSR_DCTS_WIDTH 1u
#define UART_MSR_DCTS_READ_ACCESS 1u
#define UART_MSR_DCTS_WRITE_ACCESS 0u
#define UART_MSR_DCTS_RESET 0x0u
#define UART_MSR_DCTS_FIELD_MASK 0x00000001ul
#define UART_MSR_DCTS_GET(x) ((x) & 0x00000001ul)
#define UART_MSR_DCTS_SET(x) ((x) & 0x00000001ul)
#define UART_MSR_DCTS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::SCR                                                */
/* Register template: uart::SCR                                            */
/* Source filename: DW_apb_uart.csr, line: 1673                            */
/* Field member: uart::SCR.RSVD_SCR_31to8                                  */
/* Source filename: DW_apb_uart.csr, line: 1687                            */
#define UART_SCR_RSVD_SCR_31TO8_MSB 31u
#define UART_SCR_RSVD_SCR_31TO8_LSB 8u
#define UART_SCR_RSVD_SCR_31TO8_WIDTH 24u
#define UART_SCR_RSVD_SCR_31TO8_READ_ACCESS 1u
#define UART_SCR_RSVD_SCR_31TO8_WRITE_ACCESS 0u
#define UART_SCR_RSVD_SCR_31TO8_RESET 0x000000ul
#define UART_SCR_RSVD_SCR_31TO8_FIELD_MASK 0xffffff00ul
#define UART_SCR_RSVD_SCR_31TO8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SCR_RSVD_SCR_31TO8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SCR_RSVD_SCR_31TO8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SCR.SCR                                             */
/* Source filename: DW_apb_uart.csr, line: 1678                            */
#define UART_SCR_SCR_MSB 7u
#define UART_SCR_SCR_LSB 0u
#define UART_SCR_SCR_WIDTH 8u
#define UART_SCR_SCR_READ_ACCESS 1u
#define UART_SCR_SCR_WRITE_ACCESS 1u
#define UART_SCR_SCR_RESET 0x00u
#define UART_SCR_SCR_FIELD_MASK 0x000000fful
#define UART_SCR_SCR_GET(x) ((x) & 0x000000fful)
#define UART_SCR_SCR_SET(x) ((x) & 0x000000fful)
#define UART_SCR_SCR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR0                                                 */
/* Union template: uart::SRBR0                                             */
/* Source filename: DW_apb_uart.csr, line: 1696                            */
#define UART_SRBR0_SIZE 0x4u
#define UART_SRBR0_BYTE_SIZE 0x4u
/* Register member: uart::SRBR0.SRBR0                                      */
/* Register type referenced: uart::SRBR0::SRBR0                            */
/* Register template referenced: uart::SRBR0::SRBR0                        */
#define UART_SRBR0_SRBR0_OFFSET 0x0u
#define UART_SRBR0_SRBR0_BYTE_OFFSET 0x0u
#define UART_SRBR0_SRBR0_READ_ACCESS 1u
#define UART_SRBR0_SRBR0_WRITE_ACCESS 0u
#define UART_SRBR0_SRBR0_RESET_VALUE 0x00000000ul
#define UART_SRBR0_SRBR0_RESET_MASK 0xfffffffful
#define UART_SRBR0_SRBR0_READ_MASK 0xfffffffful
#define UART_SRBR0_SRBR0_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR0.STHR0                                      */
/* Register type referenced: uart::SRBR0::STHR0                            */
/* Register template referenced: uart::SRBR0::STHR0                        */
#define UART_SRBR0_STHR0_OFFSET 0x0u
#define UART_SRBR0_STHR0_BYTE_OFFSET 0x0u
#define UART_SRBR0_STHR0_READ_ACCESS 1u
#define UART_SRBR0_STHR0_WRITE_ACCESS 1u
#define UART_SRBR0_STHR0_RESET_VALUE 0x00000000ul
#define UART_SRBR0_STHR0_RESET_MASK 0xfffffffful
#define UART_SRBR0_STHR0_READ_MASK 0xffffff00ul
#define UART_SRBR0_STHR0_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR0::SRBR0                                       */
/* Register template: uart::SRBR0::SRBR0                                   */
/* Source filename: DW_apb_uart.csr, line: 1698                            */
/* Field member: uart::SRBR0::SRBR0.RSVD_SRBRn                             */
/* Source filename: DW_apb_uart.csr, line: 1746                            */
#define UART_SRBR0_SRBR0_RSVD_SRBRN_MSB 31u
#define UART_SRBR0_SRBR0_RSVD_SRBRN_LSB 8u
#define UART_SRBR0_SRBR0_RSVD_SRBRN_WIDTH 24u
#define UART_SRBR0_SRBR0_RSVD_SRBRN_READ_ACCESS 1u
#define UART_SRBR0_SRBR0_RSVD_SRBRN_WRITE_ACCESS 0u
#define UART_SRBR0_SRBR0_RSVD_SRBRN_RESET 0x000000ul
#define UART_SRBR0_SRBR0_RSVD_SRBRN_FIELD_MASK 0xffffff00ul
#define UART_SRBR0_SRBR0_RSVD_SRBRN_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR0_SRBR0_RSVD_SRBRN_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR0_SRBR0_RSVD_SRBRN_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR0::SRBR0.SRBRn                                  */
/* Source filename: DW_apb_uart.csr, line: 1710                            */
#define UART_SRBR0_SRBR0_SRBRN_MSB 7u
#define UART_SRBR0_SRBR0_SRBRN_LSB 0u
#define UART_SRBR0_SRBR0_SRBRN_WIDTH 8u
#define UART_SRBR0_SRBR0_SRBRN_READ_ACCESS 1u
#define UART_SRBR0_SRBR0_SRBRN_WRITE_ACCESS 0u
#define UART_SRBR0_SRBR0_SRBRN_RESET 0x00u
#define UART_SRBR0_SRBR0_SRBRN_FIELD_MASK 0x000000fful
#define UART_SRBR0_SRBR0_SRBRN_GET(x) ((x) & 0x000000fful)
#define UART_SRBR0_SRBR0_SRBRN_SET(x) ((x) & 0x000000fful)
#define UART_SRBR0_SRBR0_SRBRN_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR0::STHR0                                       */
/* Register template: uart::SRBR0::STHR0                                   */
/* Source filename: DW_apb_uart.csr, line: 1754                            */
/* Field member: uart::SRBR0::STHR0.RSVD_STHRn                             */
/* Source filename: DW_apb_uart.csr, line: 1806                            */
#define UART_SRBR0_STHR0_RSVD_STHRN_MSB 31u
#define UART_SRBR0_STHR0_RSVD_STHRN_LSB 8u
#define UART_SRBR0_STHR0_RSVD_STHRN_WIDTH 24u
#define UART_SRBR0_STHR0_RSVD_STHRN_READ_ACCESS 1u
#define UART_SRBR0_STHR0_RSVD_STHRN_WRITE_ACCESS 0u
#define UART_SRBR0_STHR0_RSVD_STHRN_RESET 0x000000ul
#define UART_SRBR0_STHR0_RSVD_STHRN_FIELD_MASK 0xffffff00ul
#define UART_SRBR0_STHR0_RSVD_STHRN_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR0_STHR0_RSVD_STHRN_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR0_STHR0_RSVD_STHRN_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR0::STHR0.STHRn                                  */
/* Source filename: DW_apb_uart.csr, line: 1768                            */
#define UART_SRBR0_STHR0_STHRN_MSB 7u
#define UART_SRBR0_STHR0_STHRN_LSB 0u
#define UART_SRBR0_STHR0_STHRN_WIDTH 8u
#define UART_SRBR0_STHR0_STHRN_READ_ACCESS 0u
#define UART_SRBR0_STHR0_STHRN_WRITE_ACCESS 1u
#define UART_SRBR0_STHR0_STHRN_RESET 0x00u
#define UART_SRBR0_STHR0_STHRN_FIELD_MASK 0x000000fful
#define UART_SRBR0_STHR0_STHRN_GET(x) ((x) & 0x000000fful)
#define UART_SRBR0_STHR0_STHRN_SET(x) ((x) & 0x000000fful)
#define UART_SRBR0_STHR0_STHRN_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR1                                                 */
/* Union template: uart::SRBR1                                             */
/* Source filename: DW_apb_uart.csr, line: 1816                            */
#define UART_SRBR1_SIZE 0x4u
#define UART_SRBR1_BYTE_SIZE 0x4u
/* Register member: uart::SRBR1.SRBR1                                      */
/* Register type referenced: uart::SRBR1::SRBR1                            */
/* Register template referenced: uart::SRBR1::SRBR1                        */
#define UART_SRBR1_SRBR1_OFFSET 0x0u
#define UART_SRBR1_SRBR1_BYTE_OFFSET 0x0u
#define UART_SRBR1_SRBR1_READ_ACCESS 1u
#define UART_SRBR1_SRBR1_WRITE_ACCESS 0u
#define UART_SRBR1_SRBR1_RESET_VALUE 0x00000000ul
#define UART_SRBR1_SRBR1_RESET_MASK 0xfffffffful
#define UART_SRBR1_SRBR1_READ_MASK 0xfffffffful
#define UART_SRBR1_SRBR1_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR1.STHR1                                      */
/* Register type referenced: uart::SRBR1::STHR1                            */
/* Register template referenced: uart::SRBR1::STHR1                        */
#define UART_SRBR1_STHR1_OFFSET 0x0u
#define UART_SRBR1_STHR1_BYTE_OFFSET 0x0u
#define UART_SRBR1_STHR1_READ_ACCESS 1u
#define UART_SRBR1_STHR1_WRITE_ACCESS 1u
#define UART_SRBR1_STHR1_RESET_VALUE 0x00000000ul
#define UART_SRBR1_STHR1_RESET_MASK 0xfffffffful
#define UART_SRBR1_STHR1_READ_MASK 0xffffff00ul
#define UART_SRBR1_STHR1_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR1::SRBR1                                       */
/* Register template: uart::SRBR1::SRBR1                                   */
/* Source filename: DW_apb_uart.csr, line: 1818                            */
/* Field member: uart::SRBR1::SRBR1.RSVD_SRBR1                             */
/* Source filename: DW_apb_uart.csr, line: 1830                            */
#define UART_SRBR1_SRBR1_RSVD_SRBR1_MSB 31u
#define UART_SRBR1_SRBR1_RSVD_SRBR1_LSB 8u
#define UART_SRBR1_SRBR1_RSVD_SRBR1_WIDTH 24u
#define UART_SRBR1_SRBR1_RSVD_SRBR1_READ_ACCESS 1u
#define UART_SRBR1_SRBR1_RSVD_SRBR1_WRITE_ACCESS 0u
#define UART_SRBR1_SRBR1_RSVD_SRBR1_RESET 0x000000ul
#define UART_SRBR1_SRBR1_RSVD_SRBR1_FIELD_MASK 0xffffff00ul
#define UART_SRBR1_SRBR1_RSVD_SRBR1_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR1_SRBR1_RSVD_SRBR1_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR1_SRBR1_RSVD_SRBR1_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR1::SRBR1.SRBR1                                  */
/* Source filename: DW_apb_uart.csr, line: 1823                            */
#define UART_SRBR1_SRBR1_SRBR1_MSB 7u
#define UART_SRBR1_SRBR1_SRBR1_LSB 0u
#define UART_SRBR1_SRBR1_SRBR1_WIDTH 8u
#define UART_SRBR1_SRBR1_SRBR1_READ_ACCESS 1u
#define UART_SRBR1_SRBR1_SRBR1_WRITE_ACCESS 0u
#define UART_SRBR1_SRBR1_SRBR1_RESET 0x00u
#define UART_SRBR1_SRBR1_SRBR1_FIELD_MASK 0x000000fful
#define UART_SRBR1_SRBR1_SRBR1_GET(x) ((x) & 0x000000fful)
#define UART_SRBR1_SRBR1_SRBR1_SET(x) ((x) & 0x000000fful)
#define UART_SRBR1_SRBR1_SRBR1_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR1::STHR1                                       */
/* Register template: uart::SRBR1::STHR1                                   */
/* Source filename: DW_apb_uart.csr, line: 1838                            */
/* Field member: uart::SRBR1::STHR1.RSVD_STHR1                             */
/* Source filename: DW_apb_uart.csr, line: 1852                            */
#define UART_SRBR1_STHR1_RSVD_STHR1_MSB 31u
#define UART_SRBR1_STHR1_RSVD_STHR1_LSB 8u
#define UART_SRBR1_STHR1_RSVD_STHR1_WIDTH 24u
#define UART_SRBR1_STHR1_RSVD_STHR1_READ_ACCESS 1u
#define UART_SRBR1_STHR1_RSVD_STHR1_WRITE_ACCESS 0u
#define UART_SRBR1_STHR1_RSVD_STHR1_RESET 0x000000ul
#define UART_SRBR1_STHR1_RSVD_STHR1_FIELD_MASK 0xffffff00ul
#define UART_SRBR1_STHR1_RSVD_STHR1_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR1_STHR1_RSVD_STHR1_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR1_STHR1_RSVD_STHR1_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR1::STHR1.STHR1                                  */
/* Source filename: DW_apb_uart.csr, line: 1844                            */
#define UART_SRBR1_STHR1_STHR1_MSB 7u
#define UART_SRBR1_STHR1_STHR1_LSB 0u
#define UART_SRBR1_STHR1_STHR1_WIDTH 8u
#define UART_SRBR1_STHR1_STHR1_READ_ACCESS 0u
#define UART_SRBR1_STHR1_STHR1_WRITE_ACCESS 1u
#define UART_SRBR1_STHR1_STHR1_RESET 0x00u
#define UART_SRBR1_STHR1_STHR1_FIELD_MASK 0x000000fful
#define UART_SRBR1_STHR1_STHR1_GET(x) ((x) & 0x000000fful)
#define UART_SRBR1_STHR1_STHR1_SET(x) ((x) & 0x000000fful)
#define UART_SRBR1_STHR1_STHR1_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR2                                                 */
/* Union template: uart::SRBR2                                             */
/* Source filename: DW_apb_uart.csr, line: 1862                            */
#define UART_SRBR2_SIZE 0x4u
#define UART_SRBR2_BYTE_SIZE 0x4u
/* Register member: uart::SRBR2.SRBR2                                      */
/* Register type referenced: uart::SRBR2::SRBR2                            */
/* Register template referenced: uart::SRBR2::SRBR2                        */
#define UART_SRBR2_SRBR2_OFFSET 0x0u
#define UART_SRBR2_SRBR2_BYTE_OFFSET 0x0u
#define UART_SRBR2_SRBR2_READ_ACCESS 1u
#define UART_SRBR2_SRBR2_WRITE_ACCESS 0u
#define UART_SRBR2_SRBR2_RESET_VALUE 0x00000000ul
#define UART_SRBR2_SRBR2_RESET_MASK 0xfffffffful
#define UART_SRBR2_SRBR2_READ_MASK 0xfffffffful
#define UART_SRBR2_SRBR2_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR2.STHR2                                      */
/* Register type referenced: uart::SRBR2::STHR2                            */
/* Register template referenced: uart::SRBR2::STHR2                        */
#define UART_SRBR2_STHR2_OFFSET 0x0u
#define UART_SRBR2_STHR2_BYTE_OFFSET 0x0u
#define UART_SRBR2_STHR2_READ_ACCESS 1u
#define UART_SRBR2_STHR2_WRITE_ACCESS 1u
#define UART_SRBR2_STHR2_RESET_VALUE 0x00000000ul
#define UART_SRBR2_STHR2_RESET_MASK 0xfffffffful
#define UART_SRBR2_STHR2_READ_MASK 0xffffff00ul
#define UART_SRBR2_STHR2_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR2::SRBR2                                       */
/* Register template: uart::SRBR2::SRBR2                                   */
/* Source filename: DW_apb_uart.csr, line: 1864                            */
/* Field member: uart::SRBR2::SRBR2.RSVD_SRBR2                             */
/* Source filename: DW_apb_uart.csr, line: 1876                            */
#define UART_SRBR2_SRBR2_RSVD_SRBR2_MSB 31u
#define UART_SRBR2_SRBR2_RSVD_SRBR2_LSB 8u
#define UART_SRBR2_SRBR2_RSVD_SRBR2_WIDTH 24u
#define UART_SRBR2_SRBR2_RSVD_SRBR2_READ_ACCESS 1u
#define UART_SRBR2_SRBR2_RSVD_SRBR2_WRITE_ACCESS 0u
#define UART_SRBR2_SRBR2_RSVD_SRBR2_RESET 0x000000ul
#define UART_SRBR2_SRBR2_RSVD_SRBR2_FIELD_MASK 0xffffff00ul
#define UART_SRBR2_SRBR2_RSVD_SRBR2_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR2_SRBR2_RSVD_SRBR2_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR2_SRBR2_RSVD_SRBR2_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR2::SRBR2.SRBR2                                  */
/* Source filename: DW_apb_uart.csr, line: 1869                            */
#define UART_SRBR2_SRBR2_SRBR2_MSB 7u
#define UART_SRBR2_SRBR2_SRBR2_LSB 0u
#define UART_SRBR2_SRBR2_SRBR2_WIDTH 8u
#define UART_SRBR2_SRBR2_SRBR2_READ_ACCESS 1u
#define UART_SRBR2_SRBR2_SRBR2_WRITE_ACCESS 0u
#define UART_SRBR2_SRBR2_SRBR2_RESET 0x00u
#define UART_SRBR2_SRBR2_SRBR2_FIELD_MASK 0x000000fful
#define UART_SRBR2_SRBR2_SRBR2_GET(x) ((x) & 0x000000fful)
#define UART_SRBR2_SRBR2_SRBR2_SET(x) ((x) & 0x000000fful)
#define UART_SRBR2_SRBR2_SRBR2_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR2::STHR2                                       */
/* Register template: uart::SRBR2::STHR2                                   */
/* Source filename: DW_apb_uart.csr, line: 1884                            */
/* Field member: uart::SRBR2::STHR2.RSVD_STHR2                             */
/* Source filename: DW_apb_uart.csr, line: 1898                            */
#define UART_SRBR2_STHR2_RSVD_STHR2_MSB 31u
#define UART_SRBR2_STHR2_RSVD_STHR2_LSB 8u
#define UART_SRBR2_STHR2_RSVD_STHR2_WIDTH 24u
#define UART_SRBR2_STHR2_RSVD_STHR2_READ_ACCESS 1u
#define UART_SRBR2_STHR2_RSVD_STHR2_WRITE_ACCESS 0u
#define UART_SRBR2_STHR2_RSVD_STHR2_RESET 0x000000ul
#define UART_SRBR2_STHR2_RSVD_STHR2_FIELD_MASK 0xffffff00ul
#define UART_SRBR2_STHR2_RSVD_STHR2_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR2_STHR2_RSVD_STHR2_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR2_STHR2_RSVD_STHR2_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR2::STHR2.sthr2                                  */
/* Source filename: DW_apb_uart.csr, line: 1890                            */
#define UART_SRBR2_STHR2_STHR2_MSB 7u
#define UART_SRBR2_STHR2_STHR2_LSB 0u
#define UART_SRBR2_STHR2_STHR2_WIDTH 8u
#define UART_SRBR2_STHR2_STHR2_READ_ACCESS 0u
#define UART_SRBR2_STHR2_STHR2_WRITE_ACCESS 1u
#define UART_SRBR2_STHR2_STHR2_RESET 0x00u
#define UART_SRBR2_STHR2_STHR2_FIELD_MASK 0x000000fful
#define UART_SRBR2_STHR2_STHR2_GET(x) ((x) & 0x000000fful)
#define UART_SRBR2_STHR2_STHR2_SET(x) ((x) & 0x000000fful)
#define UART_SRBR2_STHR2_STHR2_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR3                                                 */
/* Union template: uart::SRBR3                                             */
/* Source filename: DW_apb_uart.csr, line: 1908                            */
#define UART_SRBR3_SIZE 0x4u
#define UART_SRBR3_BYTE_SIZE 0x4u
/* Register member: uart::SRBR3.SRBR3                                      */
/* Register type referenced: uart::SRBR3::SRBR3                            */
/* Register template referenced: uart::SRBR3::SRBR3                        */
#define UART_SRBR3_SRBR3_OFFSET 0x0u
#define UART_SRBR3_SRBR3_BYTE_OFFSET 0x0u
#define UART_SRBR3_SRBR3_READ_ACCESS 1u
#define UART_SRBR3_SRBR3_WRITE_ACCESS 0u
#define UART_SRBR3_SRBR3_RESET_VALUE 0x00000000ul
#define UART_SRBR3_SRBR3_RESET_MASK 0xfffffffful
#define UART_SRBR3_SRBR3_READ_MASK 0xfffffffful
#define UART_SRBR3_SRBR3_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR3.STHR3                                      */
/* Register type referenced: uart::SRBR3::STHR3                            */
/* Register template referenced: uart::SRBR3::STHR3                        */
#define UART_SRBR3_STHR3_OFFSET 0x0u
#define UART_SRBR3_STHR3_BYTE_OFFSET 0x0u
#define UART_SRBR3_STHR3_READ_ACCESS 1u
#define UART_SRBR3_STHR3_WRITE_ACCESS 1u
#define UART_SRBR3_STHR3_RESET_VALUE 0x00000000ul
#define UART_SRBR3_STHR3_RESET_MASK 0xfffffffful
#define UART_SRBR3_STHR3_READ_MASK 0xffffff00ul
#define UART_SRBR3_STHR3_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR3::SRBR3                                       */
/* Register template: uart::SRBR3::SRBR3                                   */
/* Source filename: DW_apb_uart.csr, line: 1910                            */
/* Field member: uart::SRBR3::SRBR3.RSVD_SRBR3                             */
/* Source filename: DW_apb_uart.csr, line: 1922                            */
#define UART_SRBR3_SRBR3_RSVD_SRBR3_MSB 31u
#define UART_SRBR3_SRBR3_RSVD_SRBR3_LSB 8u
#define UART_SRBR3_SRBR3_RSVD_SRBR3_WIDTH 24u
#define UART_SRBR3_SRBR3_RSVD_SRBR3_READ_ACCESS 1u
#define UART_SRBR3_SRBR3_RSVD_SRBR3_WRITE_ACCESS 0u
#define UART_SRBR3_SRBR3_RSVD_SRBR3_RESET 0x000000ul
#define UART_SRBR3_SRBR3_RSVD_SRBR3_FIELD_MASK 0xffffff00ul
#define UART_SRBR3_SRBR3_RSVD_SRBR3_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR3_SRBR3_RSVD_SRBR3_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR3_SRBR3_RSVD_SRBR3_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR3::SRBR3.SRBR3                                  */
/* Source filename: DW_apb_uart.csr, line: 1915                            */
#define UART_SRBR3_SRBR3_SRBR3_MSB 7u
#define UART_SRBR3_SRBR3_SRBR3_LSB 0u
#define UART_SRBR3_SRBR3_SRBR3_WIDTH 8u
#define UART_SRBR3_SRBR3_SRBR3_READ_ACCESS 1u
#define UART_SRBR3_SRBR3_SRBR3_WRITE_ACCESS 0u
#define UART_SRBR3_SRBR3_SRBR3_RESET 0x00u
#define UART_SRBR3_SRBR3_SRBR3_FIELD_MASK 0x000000fful
#define UART_SRBR3_SRBR3_SRBR3_GET(x) ((x) & 0x000000fful)
#define UART_SRBR3_SRBR3_SRBR3_SET(x) ((x) & 0x000000fful)
#define UART_SRBR3_SRBR3_SRBR3_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR3::STHR3                                       */
/* Register template: uart::SRBR3::STHR3                                   */
/* Source filename: DW_apb_uart.csr, line: 1930                            */
/* Field member: uart::SRBR3::STHR3.RSVD_STHR3                             */
/* Source filename: DW_apb_uart.csr, line: 1944                            */
#define UART_SRBR3_STHR3_RSVD_STHR3_MSB 31u
#define UART_SRBR3_STHR3_RSVD_STHR3_LSB 8u
#define UART_SRBR3_STHR3_RSVD_STHR3_WIDTH 24u
#define UART_SRBR3_STHR3_RSVD_STHR3_READ_ACCESS 1u
#define UART_SRBR3_STHR3_RSVD_STHR3_WRITE_ACCESS 0u
#define UART_SRBR3_STHR3_RSVD_STHR3_RESET 0x000000ul
#define UART_SRBR3_STHR3_RSVD_STHR3_FIELD_MASK 0xffffff00ul
#define UART_SRBR3_STHR3_RSVD_STHR3_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR3_STHR3_RSVD_STHR3_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR3_STHR3_RSVD_STHR3_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR3::STHR3.sthr3                                  */
/* Source filename: DW_apb_uart.csr, line: 1936                            */
#define UART_SRBR3_STHR3_STHR3_MSB 7u
#define UART_SRBR3_STHR3_STHR3_LSB 0u
#define UART_SRBR3_STHR3_STHR3_WIDTH 8u
#define UART_SRBR3_STHR3_STHR3_READ_ACCESS 0u
#define UART_SRBR3_STHR3_STHR3_WRITE_ACCESS 1u
#define UART_SRBR3_STHR3_STHR3_RESET 0x00u
#define UART_SRBR3_STHR3_STHR3_FIELD_MASK 0x000000fful
#define UART_SRBR3_STHR3_STHR3_GET(x) ((x) & 0x000000fful)
#define UART_SRBR3_STHR3_STHR3_SET(x) ((x) & 0x000000fful)
#define UART_SRBR3_STHR3_STHR3_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR4                                                 */
/* Union template: uart::SRBR4                                             */
/* Source filename: DW_apb_uart.csr, line: 1954                            */
#define UART_SRBR4_SIZE 0x4u
#define UART_SRBR4_BYTE_SIZE 0x4u
/* Register member: uart::SRBR4.SRBR4                                      */
/* Register type referenced: uart::SRBR4::SRBR4                            */
/* Register template referenced: uart::SRBR4::SRBR4                        */
#define UART_SRBR4_SRBR4_OFFSET 0x0u
#define UART_SRBR4_SRBR4_BYTE_OFFSET 0x0u
#define UART_SRBR4_SRBR4_READ_ACCESS 1u
#define UART_SRBR4_SRBR4_WRITE_ACCESS 0u
#define UART_SRBR4_SRBR4_RESET_VALUE 0x00000000ul
#define UART_SRBR4_SRBR4_RESET_MASK 0xfffffffful
#define UART_SRBR4_SRBR4_READ_MASK 0xfffffffful
#define UART_SRBR4_SRBR4_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR4.STHR4                                      */
/* Register type referenced: uart::SRBR4::STHR4                            */
/* Register template referenced: uart::SRBR4::STHR4                        */
#define UART_SRBR4_STHR4_OFFSET 0x0u
#define UART_SRBR4_STHR4_BYTE_OFFSET 0x0u
#define UART_SRBR4_STHR4_READ_ACCESS 1u
#define UART_SRBR4_STHR4_WRITE_ACCESS 1u
#define UART_SRBR4_STHR4_RESET_VALUE 0x00000000ul
#define UART_SRBR4_STHR4_RESET_MASK 0xfffffffful
#define UART_SRBR4_STHR4_READ_MASK 0xffffff00ul
#define UART_SRBR4_STHR4_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR4::SRBR4                                       */
/* Register template: uart::SRBR4::SRBR4                                   */
/* Source filename: DW_apb_uart.csr, line: 1956                            */
/* Field member: uart::SRBR4::SRBR4.RSVD_SRBR4                             */
/* Source filename: DW_apb_uart.csr, line: 1968                            */
#define UART_SRBR4_SRBR4_RSVD_SRBR4_MSB 31u
#define UART_SRBR4_SRBR4_RSVD_SRBR4_LSB 8u
#define UART_SRBR4_SRBR4_RSVD_SRBR4_WIDTH 24u
#define UART_SRBR4_SRBR4_RSVD_SRBR4_READ_ACCESS 1u
#define UART_SRBR4_SRBR4_RSVD_SRBR4_WRITE_ACCESS 0u
#define UART_SRBR4_SRBR4_RSVD_SRBR4_RESET 0x000000ul
#define UART_SRBR4_SRBR4_RSVD_SRBR4_FIELD_MASK 0xffffff00ul
#define UART_SRBR4_SRBR4_RSVD_SRBR4_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR4_SRBR4_RSVD_SRBR4_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR4_SRBR4_RSVD_SRBR4_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR4::SRBR4.SRBR4                                  */
/* Source filename: DW_apb_uart.csr, line: 1961                            */
#define UART_SRBR4_SRBR4_SRBR4_MSB 7u
#define UART_SRBR4_SRBR4_SRBR4_LSB 0u
#define UART_SRBR4_SRBR4_SRBR4_WIDTH 8u
#define UART_SRBR4_SRBR4_SRBR4_READ_ACCESS 1u
#define UART_SRBR4_SRBR4_SRBR4_WRITE_ACCESS 0u
#define UART_SRBR4_SRBR4_SRBR4_RESET 0x00u
#define UART_SRBR4_SRBR4_SRBR4_FIELD_MASK 0x000000fful
#define UART_SRBR4_SRBR4_SRBR4_GET(x) ((x) & 0x000000fful)
#define UART_SRBR4_SRBR4_SRBR4_SET(x) ((x) & 0x000000fful)
#define UART_SRBR4_SRBR4_SRBR4_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR4::STHR4                                       */
/* Register template: uart::SRBR4::STHR4                                   */
/* Source filename: DW_apb_uart.csr, line: 1976                            */
/* Field member: uart::SRBR4::STHR4.RSVD_STHR4                             */
/* Source filename: DW_apb_uart.csr, line: 1990                            */
#define UART_SRBR4_STHR4_RSVD_STHR4_MSB 31u
#define UART_SRBR4_STHR4_RSVD_STHR4_LSB 8u
#define UART_SRBR4_STHR4_RSVD_STHR4_WIDTH 24u
#define UART_SRBR4_STHR4_RSVD_STHR4_READ_ACCESS 1u
#define UART_SRBR4_STHR4_RSVD_STHR4_WRITE_ACCESS 0u
#define UART_SRBR4_STHR4_RSVD_STHR4_RESET 0x000000ul
#define UART_SRBR4_STHR4_RSVD_STHR4_FIELD_MASK 0xffffff00ul
#define UART_SRBR4_STHR4_RSVD_STHR4_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR4_STHR4_RSVD_STHR4_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR4_STHR4_RSVD_STHR4_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR4::STHR4.sthr4                                  */
/* Source filename: DW_apb_uart.csr, line: 1982                            */
#define UART_SRBR4_STHR4_STHR4_MSB 7u
#define UART_SRBR4_STHR4_STHR4_LSB 0u
#define UART_SRBR4_STHR4_STHR4_WIDTH 8u
#define UART_SRBR4_STHR4_STHR4_READ_ACCESS 0u
#define UART_SRBR4_STHR4_STHR4_WRITE_ACCESS 1u
#define UART_SRBR4_STHR4_STHR4_RESET 0x00u
#define UART_SRBR4_STHR4_STHR4_FIELD_MASK 0x000000fful
#define UART_SRBR4_STHR4_STHR4_GET(x) ((x) & 0x000000fful)
#define UART_SRBR4_STHR4_STHR4_SET(x) ((x) & 0x000000fful)
#define UART_SRBR4_STHR4_STHR4_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR5                                                 */
/* Union template: uart::SRBR5                                             */
/* Source filename: DW_apb_uart.csr, line: 2000                            */
#define UART_SRBR5_SIZE 0x4u
#define UART_SRBR5_BYTE_SIZE 0x4u
/* Register member: uart::SRBR5.SRBR5                                      */
/* Register type referenced: uart::SRBR5::SRBR5                            */
/* Register template referenced: uart::SRBR5::SRBR5                        */
#define UART_SRBR5_SRBR5_OFFSET 0x0u
#define UART_SRBR5_SRBR5_BYTE_OFFSET 0x0u
#define UART_SRBR5_SRBR5_READ_ACCESS 1u
#define UART_SRBR5_SRBR5_WRITE_ACCESS 0u
#define UART_SRBR5_SRBR5_RESET_VALUE 0x00000000ul
#define UART_SRBR5_SRBR5_RESET_MASK 0xfffffffful
#define UART_SRBR5_SRBR5_READ_MASK 0xfffffffful
#define UART_SRBR5_SRBR5_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR5.STHR5                                      */
/* Register type referenced: uart::SRBR5::STHR5                            */
/* Register template referenced: uart::SRBR5::STHR5                        */
#define UART_SRBR5_STHR5_OFFSET 0x0u
#define UART_SRBR5_STHR5_BYTE_OFFSET 0x0u
#define UART_SRBR5_STHR5_READ_ACCESS 1u
#define UART_SRBR5_STHR5_WRITE_ACCESS 1u
#define UART_SRBR5_STHR5_RESET_VALUE 0x00000000ul
#define UART_SRBR5_STHR5_RESET_MASK 0xfffffffful
#define UART_SRBR5_STHR5_READ_MASK 0xffffff00ul
#define UART_SRBR5_STHR5_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR5::SRBR5                                       */
/* Register template: uart::SRBR5::SRBR5                                   */
/* Source filename: DW_apb_uart.csr, line: 2002                            */
/* Field member: uart::SRBR5::SRBR5.RSVD_SRBR5                             */
/* Source filename: DW_apb_uart.csr, line: 2014                            */
#define UART_SRBR5_SRBR5_RSVD_SRBR5_MSB 31u
#define UART_SRBR5_SRBR5_RSVD_SRBR5_LSB 8u
#define UART_SRBR5_SRBR5_RSVD_SRBR5_WIDTH 24u
#define UART_SRBR5_SRBR5_RSVD_SRBR5_READ_ACCESS 1u
#define UART_SRBR5_SRBR5_RSVD_SRBR5_WRITE_ACCESS 0u
#define UART_SRBR5_SRBR5_RSVD_SRBR5_RESET 0x000000ul
#define UART_SRBR5_SRBR5_RSVD_SRBR5_FIELD_MASK 0xffffff00ul
#define UART_SRBR5_SRBR5_RSVD_SRBR5_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR5_SRBR5_RSVD_SRBR5_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR5_SRBR5_RSVD_SRBR5_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR5::SRBR5.SRBR5                                  */
/* Source filename: DW_apb_uart.csr, line: 2007                            */
#define UART_SRBR5_SRBR5_SRBR5_MSB 7u
#define UART_SRBR5_SRBR5_SRBR5_LSB 0u
#define UART_SRBR5_SRBR5_SRBR5_WIDTH 8u
#define UART_SRBR5_SRBR5_SRBR5_READ_ACCESS 1u
#define UART_SRBR5_SRBR5_SRBR5_WRITE_ACCESS 0u
#define UART_SRBR5_SRBR5_SRBR5_RESET 0x00u
#define UART_SRBR5_SRBR5_SRBR5_FIELD_MASK 0x000000fful
#define UART_SRBR5_SRBR5_SRBR5_GET(x) ((x) & 0x000000fful)
#define UART_SRBR5_SRBR5_SRBR5_SET(x) ((x) & 0x000000fful)
#define UART_SRBR5_SRBR5_SRBR5_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR5::STHR5                                       */
/* Register template: uart::SRBR5::STHR5                                   */
/* Source filename: DW_apb_uart.csr, line: 2022                            */
/* Field member: uart::SRBR5::STHR5.RSVD_STHR5                             */
/* Source filename: DW_apb_uart.csr, line: 2036                            */
#define UART_SRBR5_STHR5_RSVD_STHR5_MSB 31u
#define UART_SRBR5_STHR5_RSVD_STHR5_LSB 8u
#define UART_SRBR5_STHR5_RSVD_STHR5_WIDTH 24u
#define UART_SRBR5_STHR5_RSVD_STHR5_READ_ACCESS 1u
#define UART_SRBR5_STHR5_RSVD_STHR5_WRITE_ACCESS 0u
#define UART_SRBR5_STHR5_RSVD_STHR5_RESET 0x000000ul
#define UART_SRBR5_STHR5_RSVD_STHR5_FIELD_MASK 0xffffff00ul
#define UART_SRBR5_STHR5_RSVD_STHR5_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR5_STHR5_RSVD_STHR5_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR5_STHR5_RSVD_STHR5_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR5::STHR5.sthr5                                  */
/* Source filename: DW_apb_uart.csr, line: 2028                            */
#define UART_SRBR5_STHR5_STHR5_MSB 7u
#define UART_SRBR5_STHR5_STHR5_LSB 0u
#define UART_SRBR5_STHR5_STHR5_WIDTH 8u
#define UART_SRBR5_STHR5_STHR5_READ_ACCESS 0u
#define UART_SRBR5_STHR5_STHR5_WRITE_ACCESS 1u
#define UART_SRBR5_STHR5_STHR5_RESET 0x00u
#define UART_SRBR5_STHR5_STHR5_FIELD_MASK 0x000000fful
#define UART_SRBR5_STHR5_STHR5_GET(x) ((x) & 0x000000fful)
#define UART_SRBR5_STHR5_STHR5_SET(x) ((x) & 0x000000fful)
#define UART_SRBR5_STHR5_STHR5_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR6                                                 */
/* Union template: uart::SRBR6                                             */
/* Source filename: DW_apb_uart.csr, line: 2046                            */
#define UART_SRBR6_SIZE 0x4u
#define UART_SRBR6_BYTE_SIZE 0x4u
/* Register member: uart::SRBR6.SRBR6                                      */
/* Register type referenced: uart::SRBR6::SRBR6                            */
/* Register template referenced: uart::SRBR6::SRBR6                        */
#define UART_SRBR6_SRBR6_OFFSET 0x0u
#define UART_SRBR6_SRBR6_BYTE_OFFSET 0x0u
#define UART_SRBR6_SRBR6_READ_ACCESS 1u
#define UART_SRBR6_SRBR6_WRITE_ACCESS 0u
#define UART_SRBR6_SRBR6_RESET_VALUE 0x00000000ul
#define UART_SRBR6_SRBR6_RESET_MASK 0xfffffffful
#define UART_SRBR6_SRBR6_READ_MASK 0xfffffffful
#define UART_SRBR6_SRBR6_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR6.STHR6                                      */
/* Register type referenced: uart::SRBR6::STHR6                            */
/* Register template referenced: uart::SRBR6::STHR6                        */
#define UART_SRBR6_STHR6_OFFSET 0x0u
#define UART_SRBR6_STHR6_BYTE_OFFSET 0x0u
#define UART_SRBR6_STHR6_READ_ACCESS 1u
#define UART_SRBR6_STHR6_WRITE_ACCESS 1u
#define UART_SRBR6_STHR6_RESET_VALUE 0x00000000ul
#define UART_SRBR6_STHR6_RESET_MASK 0xfffffffful
#define UART_SRBR6_STHR6_READ_MASK 0xffffff00ul
#define UART_SRBR6_STHR6_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR6::SRBR6                                       */
/* Register template: uart::SRBR6::SRBR6                                   */
/* Source filename: DW_apb_uart.csr, line: 2048                            */
/* Field member: uart::SRBR6::SRBR6.RSVD_SRBR6                             */
/* Source filename: DW_apb_uart.csr, line: 2060                            */
#define UART_SRBR6_SRBR6_RSVD_SRBR6_MSB 31u
#define UART_SRBR6_SRBR6_RSVD_SRBR6_LSB 8u
#define UART_SRBR6_SRBR6_RSVD_SRBR6_WIDTH 24u
#define UART_SRBR6_SRBR6_RSVD_SRBR6_READ_ACCESS 1u
#define UART_SRBR6_SRBR6_RSVD_SRBR6_WRITE_ACCESS 0u
#define UART_SRBR6_SRBR6_RSVD_SRBR6_RESET 0x000000ul
#define UART_SRBR6_SRBR6_RSVD_SRBR6_FIELD_MASK 0xffffff00ul
#define UART_SRBR6_SRBR6_RSVD_SRBR6_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR6_SRBR6_RSVD_SRBR6_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR6_SRBR6_RSVD_SRBR6_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR6::SRBR6.SRBR6                                  */
/* Source filename: DW_apb_uart.csr, line: 2053                            */
#define UART_SRBR6_SRBR6_SRBR6_MSB 7u
#define UART_SRBR6_SRBR6_SRBR6_LSB 0u
#define UART_SRBR6_SRBR6_SRBR6_WIDTH 8u
#define UART_SRBR6_SRBR6_SRBR6_READ_ACCESS 1u
#define UART_SRBR6_SRBR6_SRBR6_WRITE_ACCESS 0u
#define UART_SRBR6_SRBR6_SRBR6_RESET 0x00u
#define UART_SRBR6_SRBR6_SRBR6_FIELD_MASK 0x000000fful
#define UART_SRBR6_SRBR6_SRBR6_GET(x) ((x) & 0x000000fful)
#define UART_SRBR6_SRBR6_SRBR6_SET(x) ((x) & 0x000000fful)
#define UART_SRBR6_SRBR6_SRBR6_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR6::STHR6                                       */
/* Register template: uart::SRBR6::STHR6                                   */
/* Source filename: DW_apb_uart.csr, line: 2068                            */
/* Field member: uart::SRBR6::STHR6.RSVD_STHR6                             */
/* Source filename: DW_apb_uart.csr, line: 2082                            */
#define UART_SRBR6_STHR6_RSVD_STHR6_MSB 31u
#define UART_SRBR6_STHR6_RSVD_STHR6_LSB 8u
#define UART_SRBR6_STHR6_RSVD_STHR6_WIDTH 24u
#define UART_SRBR6_STHR6_RSVD_STHR6_READ_ACCESS 1u
#define UART_SRBR6_STHR6_RSVD_STHR6_WRITE_ACCESS 0u
#define UART_SRBR6_STHR6_RSVD_STHR6_RESET 0x000000ul
#define UART_SRBR6_STHR6_RSVD_STHR6_FIELD_MASK 0xffffff00ul
#define UART_SRBR6_STHR6_RSVD_STHR6_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR6_STHR6_RSVD_STHR6_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR6_STHR6_RSVD_STHR6_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR6::STHR6.sthr6                                  */
/* Source filename: DW_apb_uart.csr, line: 2074                            */
#define UART_SRBR6_STHR6_STHR6_MSB 7u
#define UART_SRBR6_STHR6_STHR6_LSB 0u
#define UART_SRBR6_STHR6_STHR6_WIDTH 8u
#define UART_SRBR6_STHR6_STHR6_READ_ACCESS 0u
#define UART_SRBR6_STHR6_STHR6_WRITE_ACCESS 1u
#define UART_SRBR6_STHR6_STHR6_RESET 0x00u
#define UART_SRBR6_STHR6_STHR6_FIELD_MASK 0x000000fful
#define UART_SRBR6_STHR6_STHR6_GET(x) ((x) & 0x000000fful)
#define UART_SRBR6_STHR6_STHR6_SET(x) ((x) & 0x000000fful)
#define UART_SRBR6_STHR6_STHR6_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR7                                                 */
/* Union template: uart::SRBR7                                             */
/* Source filename: DW_apb_uart.csr, line: 2092                            */
#define UART_SRBR7_SIZE 0x4u
#define UART_SRBR7_BYTE_SIZE 0x4u
/* Register member: uart::SRBR7.SRBR7                                      */
/* Register type referenced: uart::SRBR7::SRBR7                            */
/* Register template referenced: uart::SRBR7::SRBR7                        */
#define UART_SRBR7_SRBR7_OFFSET 0x0u
#define UART_SRBR7_SRBR7_BYTE_OFFSET 0x0u
#define UART_SRBR7_SRBR7_READ_ACCESS 1u
#define UART_SRBR7_SRBR7_WRITE_ACCESS 0u
#define UART_SRBR7_SRBR7_RESET_VALUE 0x00000000ul
#define UART_SRBR7_SRBR7_RESET_MASK 0xfffffffful
#define UART_SRBR7_SRBR7_READ_MASK 0xfffffffful
#define UART_SRBR7_SRBR7_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR7.STHR7                                      */
/* Register type referenced: uart::SRBR7::STHR7                            */
/* Register template referenced: uart::SRBR7::STHR7                        */
#define UART_SRBR7_STHR7_OFFSET 0x0u
#define UART_SRBR7_STHR7_BYTE_OFFSET 0x0u
#define UART_SRBR7_STHR7_READ_ACCESS 1u
#define UART_SRBR7_STHR7_WRITE_ACCESS 1u
#define UART_SRBR7_STHR7_RESET_VALUE 0x00000000ul
#define UART_SRBR7_STHR7_RESET_MASK 0xfffffffful
#define UART_SRBR7_STHR7_READ_MASK 0xffffff00ul
#define UART_SRBR7_STHR7_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR7::SRBR7                                       */
/* Register template: uart::SRBR7::SRBR7                                   */
/* Source filename: DW_apb_uart.csr, line: 2094                            */
/* Field member: uart::SRBR7::SRBR7.RSVD_SRBR7                             */
/* Source filename: DW_apb_uart.csr, line: 2106                            */
#define UART_SRBR7_SRBR7_RSVD_SRBR7_MSB 31u
#define UART_SRBR7_SRBR7_RSVD_SRBR7_LSB 8u
#define UART_SRBR7_SRBR7_RSVD_SRBR7_WIDTH 24u
#define UART_SRBR7_SRBR7_RSVD_SRBR7_READ_ACCESS 1u
#define UART_SRBR7_SRBR7_RSVD_SRBR7_WRITE_ACCESS 0u
#define UART_SRBR7_SRBR7_RSVD_SRBR7_RESET 0x000000ul
#define UART_SRBR7_SRBR7_RSVD_SRBR7_FIELD_MASK 0xffffff00ul
#define UART_SRBR7_SRBR7_RSVD_SRBR7_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR7_SRBR7_RSVD_SRBR7_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR7_SRBR7_RSVD_SRBR7_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR7::SRBR7.SRBR7                                  */
/* Source filename: DW_apb_uart.csr, line: 2099                            */
#define UART_SRBR7_SRBR7_SRBR7_MSB 7u
#define UART_SRBR7_SRBR7_SRBR7_LSB 0u
#define UART_SRBR7_SRBR7_SRBR7_WIDTH 8u
#define UART_SRBR7_SRBR7_SRBR7_READ_ACCESS 1u
#define UART_SRBR7_SRBR7_SRBR7_WRITE_ACCESS 0u
#define UART_SRBR7_SRBR7_SRBR7_RESET 0x00u
#define UART_SRBR7_SRBR7_SRBR7_FIELD_MASK 0x000000fful
#define UART_SRBR7_SRBR7_SRBR7_GET(x) ((x) & 0x000000fful)
#define UART_SRBR7_SRBR7_SRBR7_SET(x) ((x) & 0x000000fful)
#define UART_SRBR7_SRBR7_SRBR7_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR7::STHR7                                       */
/* Register template: uart::SRBR7::STHR7                                   */
/* Source filename: DW_apb_uart.csr, line: 2114                            */
/* Field member: uart::SRBR7::STHR7.RSVD_STHR7                             */
/* Source filename: DW_apb_uart.csr, line: 2128                            */
#define UART_SRBR7_STHR7_RSVD_STHR7_MSB 31u
#define UART_SRBR7_STHR7_RSVD_STHR7_LSB 8u
#define UART_SRBR7_STHR7_RSVD_STHR7_WIDTH 24u
#define UART_SRBR7_STHR7_RSVD_STHR7_READ_ACCESS 1u
#define UART_SRBR7_STHR7_RSVD_STHR7_WRITE_ACCESS 0u
#define UART_SRBR7_STHR7_RSVD_STHR7_RESET 0x000000ul
#define UART_SRBR7_STHR7_RSVD_STHR7_FIELD_MASK 0xffffff00ul
#define UART_SRBR7_STHR7_RSVD_STHR7_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR7_STHR7_RSVD_STHR7_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR7_STHR7_RSVD_STHR7_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR7::STHR7.sthr7                                  */
/* Source filename: DW_apb_uart.csr, line: 2120                            */
#define UART_SRBR7_STHR7_STHR7_MSB 7u
#define UART_SRBR7_STHR7_STHR7_LSB 0u
#define UART_SRBR7_STHR7_STHR7_WIDTH 8u
#define UART_SRBR7_STHR7_STHR7_READ_ACCESS 0u
#define UART_SRBR7_STHR7_STHR7_WRITE_ACCESS 1u
#define UART_SRBR7_STHR7_STHR7_RESET 0x00u
#define UART_SRBR7_STHR7_STHR7_FIELD_MASK 0x000000fful
#define UART_SRBR7_STHR7_STHR7_GET(x) ((x) & 0x000000fful)
#define UART_SRBR7_STHR7_STHR7_SET(x) ((x) & 0x000000fful)
#define UART_SRBR7_STHR7_STHR7_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR8                                                 */
/* Union template: uart::SRBR8                                             */
/* Source filename: DW_apb_uart.csr, line: 2138                            */
#define UART_SRBR8_SIZE 0x4u
#define UART_SRBR8_BYTE_SIZE 0x4u
/* Register member: uart::SRBR8.SRBR8                                      */
/* Register type referenced: uart::SRBR8::SRBR8                            */
/* Register template referenced: uart::SRBR8::SRBR8                        */
#define UART_SRBR8_SRBR8_OFFSET 0x0u
#define UART_SRBR8_SRBR8_BYTE_OFFSET 0x0u
#define UART_SRBR8_SRBR8_READ_ACCESS 1u
#define UART_SRBR8_SRBR8_WRITE_ACCESS 0u
#define UART_SRBR8_SRBR8_RESET_VALUE 0x00000000ul
#define UART_SRBR8_SRBR8_RESET_MASK 0xfffffffful
#define UART_SRBR8_SRBR8_READ_MASK 0xfffffffful
#define UART_SRBR8_SRBR8_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR8.STHR8                                      */
/* Register type referenced: uart::SRBR8::STHR8                            */
/* Register template referenced: uart::SRBR8::STHR8                        */
#define UART_SRBR8_STHR8_OFFSET 0x0u
#define UART_SRBR8_STHR8_BYTE_OFFSET 0x0u
#define UART_SRBR8_STHR8_READ_ACCESS 1u
#define UART_SRBR8_STHR8_WRITE_ACCESS 1u
#define UART_SRBR8_STHR8_RESET_VALUE 0x00000000ul
#define UART_SRBR8_STHR8_RESET_MASK 0xfffffffful
#define UART_SRBR8_STHR8_READ_MASK 0xffffff00ul
#define UART_SRBR8_STHR8_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR8::SRBR8                                       */
/* Register template: uart::SRBR8::SRBR8                                   */
/* Source filename: DW_apb_uart.csr, line: 2140                            */
/* Field member: uart::SRBR8::SRBR8.RSVD_SRBR8                             */
/* Source filename: DW_apb_uart.csr, line: 2152                            */
#define UART_SRBR8_SRBR8_RSVD_SRBR8_MSB 31u
#define UART_SRBR8_SRBR8_RSVD_SRBR8_LSB 8u
#define UART_SRBR8_SRBR8_RSVD_SRBR8_WIDTH 24u
#define UART_SRBR8_SRBR8_RSVD_SRBR8_READ_ACCESS 1u
#define UART_SRBR8_SRBR8_RSVD_SRBR8_WRITE_ACCESS 0u
#define UART_SRBR8_SRBR8_RSVD_SRBR8_RESET 0x000000ul
#define UART_SRBR8_SRBR8_RSVD_SRBR8_FIELD_MASK 0xffffff00ul
#define UART_SRBR8_SRBR8_RSVD_SRBR8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR8_SRBR8_RSVD_SRBR8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR8_SRBR8_RSVD_SRBR8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR8::SRBR8.SRBR8                                  */
/* Source filename: DW_apb_uart.csr, line: 2145                            */
#define UART_SRBR8_SRBR8_SRBR8_MSB 7u
#define UART_SRBR8_SRBR8_SRBR8_LSB 0u
#define UART_SRBR8_SRBR8_SRBR8_WIDTH 8u
#define UART_SRBR8_SRBR8_SRBR8_READ_ACCESS 1u
#define UART_SRBR8_SRBR8_SRBR8_WRITE_ACCESS 0u
#define UART_SRBR8_SRBR8_SRBR8_RESET 0x00u
#define UART_SRBR8_SRBR8_SRBR8_FIELD_MASK 0x000000fful
#define UART_SRBR8_SRBR8_SRBR8_GET(x) ((x) & 0x000000fful)
#define UART_SRBR8_SRBR8_SRBR8_SET(x) ((x) & 0x000000fful)
#define UART_SRBR8_SRBR8_SRBR8_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR8::STHR8                                       */
/* Register template: uart::SRBR8::STHR8                                   */
/* Source filename: DW_apb_uart.csr, line: 2160                            */
/* Field member: uart::SRBR8::STHR8.RSVD_STHR8                             */
/* Source filename: DW_apb_uart.csr, line: 2174                            */
#define UART_SRBR8_STHR8_RSVD_STHR8_MSB 31u
#define UART_SRBR8_STHR8_RSVD_STHR8_LSB 8u
#define UART_SRBR8_STHR8_RSVD_STHR8_WIDTH 24u
#define UART_SRBR8_STHR8_RSVD_STHR8_READ_ACCESS 1u
#define UART_SRBR8_STHR8_RSVD_STHR8_WRITE_ACCESS 0u
#define UART_SRBR8_STHR8_RSVD_STHR8_RESET 0x000000ul
#define UART_SRBR8_STHR8_RSVD_STHR8_FIELD_MASK 0xffffff00ul
#define UART_SRBR8_STHR8_RSVD_STHR8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR8_STHR8_RSVD_STHR8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR8_STHR8_RSVD_STHR8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR8::STHR8.sthr8                                  */
/* Source filename: DW_apb_uart.csr, line: 2166                            */
#define UART_SRBR8_STHR8_STHR8_MSB 7u
#define UART_SRBR8_STHR8_STHR8_LSB 0u
#define UART_SRBR8_STHR8_STHR8_WIDTH 8u
#define UART_SRBR8_STHR8_STHR8_READ_ACCESS 0u
#define UART_SRBR8_STHR8_STHR8_WRITE_ACCESS 1u
#define UART_SRBR8_STHR8_STHR8_RESET 0x00u
#define UART_SRBR8_STHR8_STHR8_FIELD_MASK 0x000000fful
#define UART_SRBR8_STHR8_STHR8_GET(x) ((x) & 0x000000fful)
#define UART_SRBR8_STHR8_STHR8_SET(x) ((x) & 0x000000fful)
#define UART_SRBR8_STHR8_STHR8_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR9                                                 */
/* Union template: uart::SRBR9                                             */
/* Source filename: DW_apb_uart.csr, line: 2184                            */
#define UART_SRBR9_SIZE 0x4u
#define UART_SRBR9_BYTE_SIZE 0x4u
/* Register member: uart::SRBR9.SRBR9                                      */
/* Register type referenced: uart::SRBR9::SRBR9                            */
/* Register template referenced: uart::SRBR9::SRBR9                        */
#define UART_SRBR9_SRBR9_OFFSET 0x0u
#define UART_SRBR9_SRBR9_BYTE_OFFSET 0x0u
#define UART_SRBR9_SRBR9_READ_ACCESS 1u
#define UART_SRBR9_SRBR9_WRITE_ACCESS 0u
#define UART_SRBR9_SRBR9_RESET_VALUE 0x00000000ul
#define UART_SRBR9_SRBR9_RESET_MASK 0xfffffffful
#define UART_SRBR9_SRBR9_READ_MASK 0xfffffffful
#define UART_SRBR9_SRBR9_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR9.STHR9                                      */
/* Register type referenced: uart::SRBR9::STHR9                            */
/* Register template referenced: uart::SRBR9::STHR9                        */
#define UART_SRBR9_STHR9_OFFSET 0x0u
#define UART_SRBR9_STHR9_BYTE_OFFSET 0x0u
#define UART_SRBR9_STHR9_READ_ACCESS 1u
#define UART_SRBR9_STHR9_WRITE_ACCESS 1u
#define UART_SRBR9_STHR9_RESET_VALUE 0x00000000ul
#define UART_SRBR9_STHR9_RESET_MASK 0xfffffffful
#define UART_SRBR9_STHR9_READ_MASK 0xffffff00ul
#define UART_SRBR9_STHR9_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR9::SRBR9                                       */
/* Register template: uart::SRBR9::SRBR9                                   */
/* Source filename: DW_apb_uart.csr, line: 2186                            */
/* Field member: uart::SRBR9::SRBR9.RSVD_SRBR9                             */
/* Source filename: DW_apb_uart.csr, line: 2198                            */
#define UART_SRBR9_SRBR9_RSVD_SRBR9_MSB 31u
#define UART_SRBR9_SRBR9_RSVD_SRBR9_LSB 8u
#define UART_SRBR9_SRBR9_RSVD_SRBR9_WIDTH 24u
#define UART_SRBR9_SRBR9_RSVD_SRBR9_READ_ACCESS 1u
#define UART_SRBR9_SRBR9_RSVD_SRBR9_WRITE_ACCESS 0u
#define UART_SRBR9_SRBR9_RSVD_SRBR9_RESET 0x000000ul
#define UART_SRBR9_SRBR9_RSVD_SRBR9_FIELD_MASK 0xffffff00ul
#define UART_SRBR9_SRBR9_RSVD_SRBR9_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR9_SRBR9_RSVD_SRBR9_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR9_SRBR9_RSVD_SRBR9_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR9::SRBR9.SRBR9                                  */
/* Source filename: DW_apb_uart.csr, line: 2191                            */
#define UART_SRBR9_SRBR9_SRBR9_MSB 7u
#define UART_SRBR9_SRBR9_SRBR9_LSB 0u
#define UART_SRBR9_SRBR9_SRBR9_WIDTH 8u
#define UART_SRBR9_SRBR9_SRBR9_READ_ACCESS 1u
#define UART_SRBR9_SRBR9_SRBR9_WRITE_ACCESS 0u
#define UART_SRBR9_SRBR9_SRBR9_RESET 0x00u
#define UART_SRBR9_SRBR9_SRBR9_FIELD_MASK 0x000000fful
#define UART_SRBR9_SRBR9_SRBR9_GET(x) ((x) & 0x000000fful)
#define UART_SRBR9_SRBR9_SRBR9_SET(x) ((x) & 0x000000fful)
#define UART_SRBR9_SRBR9_SRBR9_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR9::STHR9                                       */
/* Register template: uart::SRBR9::STHR9                                   */
/* Source filename: DW_apb_uart.csr, line: 2206                            */
/* Field member: uart::SRBR9::STHR9.RSVD_STHR9                             */
/* Source filename: DW_apb_uart.csr, line: 2220                            */
#define UART_SRBR9_STHR9_RSVD_STHR9_MSB 31u
#define UART_SRBR9_STHR9_RSVD_STHR9_LSB 8u
#define UART_SRBR9_STHR9_RSVD_STHR9_WIDTH 24u
#define UART_SRBR9_STHR9_RSVD_STHR9_READ_ACCESS 1u
#define UART_SRBR9_STHR9_RSVD_STHR9_WRITE_ACCESS 0u
#define UART_SRBR9_STHR9_RSVD_STHR9_RESET 0x000000ul
#define UART_SRBR9_STHR9_RSVD_STHR9_FIELD_MASK 0xffffff00ul
#define UART_SRBR9_STHR9_RSVD_STHR9_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR9_STHR9_RSVD_STHR9_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR9_STHR9_RSVD_STHR9_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR9::STHR9.sthr9                                  */
/* Source filename: DW_apb_uart.csr, line: 2212                            */
#define UART_SRBR9_STHR9_STHR9_MSB 7u
#define UART_SRBR9_STHR9_STHR9_LSB 0u
#define UART_SRBR9_STHR9_STHR9_WIDTH 8u
#define UART_SRBR9_STHR9_STHR9_READ_ACCESS 0u
#define UART_SRBR9_STHR9_STHR9_WRITE_ACCESS 1u
#define UART_SRBR9_STHR9_STHR9_RESET 0x00u
#define UART_SRBR9_STHR9_STHR9_FIELD_MASK 0x000000fful
#define UART_SRBR9_STHR9_STHR9_GET(x) ((x) & 0x000000fful)
#define UART_SRBR9_STHR9_STHR9_SET(x) ((x) & 0x000000fful)
#define UART_SRBR9_STHR9_STHR9_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR10                                                */
/* Union template: uart::SRBR10                                            */
/* Source filename: DW_apb_uart.csr, line: 2230                            */
#define UART_SRBR10_SIZE 0x4u
#define UART_SRBR10_BYTE_SIZE 0x4u
/* Register member: uart::SRBR10.SRBR10                                    */
/* Register type referenced: uart::SRBR10::SRBR10                          */
/* Register template referenced: uart::SRBR10::SRBR10                      */
#define UART_SRBR10_SRBR10_OFFSET 0x0u
#define UART_SRBR10_SRBR10_BYTE_OFFSET 0x0u
#define UART_SRBR10_SRBR10_READ_ACCESS 1u
#define UART_SRBR10_SRBR10_WRITE_ACCESS 0u
#define UART_SRBR10_SRBR10_RESET_VALUE 0x00000000ul
#define UART_SRBR10_SRBR10_RESET_MASK 0xfffffffful
#define UART_SRBR10_SRBR10_READ_MASK 0xfffffffful
#define UART_SRBR10_SRBR10_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR10.STHR10                                    */
/* Register type referenced: uart::SRBR10::STHR10                          */
/* Register template referenced: uart::SRBR10::STHR10                      */
#define UART_SRBR10_STHR10_OFFSET 0x0u
#define UART_SRBR10_STHR10_BYTE_OFFSET 0x0u
#define UART_SRBR10_STHR10_READ_ACCESS 1u
#define UART_SRBR10_STHR10_WRITE_ACCESS 1u
#define UART_SRBR10_STHR10_RESET_VALUE 0x00000000ul
#define UART_SRBR10_STHR10_RESET_MASK 0xfffffffful
#define UART_SRBR10_STHR10_READ_MASK 0xffffff00ul
#define UART_SRBR10_STHR10_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR10::SRBR10                                     */
/* Register template: uart::SRBR10::SRBR10                                 */
/* Source filename: DW_apb_uart.csr, line: 2232                            */
/* Field member: uart::SRBR10::SRBR10.RSVD_SRBR10                          */
/* Source filename: DW_apb_uart.csr, line: 2244                            */
#define UART_SRBR10_SRBR10_RSVD_SRBR10_MSB 31u
#define UART_SRBR10_SRBR10_RSVD_SRBR10_LSB 8u
#define UART_SRBR10_SRBR10_RSVD_SRBR10_WIDTH 24u
#define UART_SRBR10_SRBR10_RSVD_SRBR10_READ_ACCESS 1u
#define UART_SRBR10_SRBR10_RSVD_SRBR10_WRITE_ACCESS 0u
#define UART_SRBR10_SRBR10_RSVD_SRBR10_RESET 0x000000ul
#define UART_SRBR10_SRBR10_RSVD_SRBR10_FIELD_MASK 0xffffff00ul
#define UART_SRBR10_SRBR10_RSVD_SRBR10_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR10_SRBR10_RSVD_SRBR10_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR10_SRBR10_RSVD_SRBR10_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR10::SRBR10.SRBR10                               */
/* Source filename: DW_apb_uart.csr, line: 2237                            */
#define UART_SRBR10_SRBR10_SRBR10_MSB 7u
#define UART_SRBR10_SRBR10_SRBR10_LSB 0u
#define UART_SRBR10_SRBR10_SRBR10_WIDTH 8u
#define UART_SRBR10_SRBR10_SRBR10_READ_ACCESS 1u
#define UART_SRBR10_SRBR10_SRBR10_WRITE_ACCESS 0u
#define UART_SRBR10_SRBR10_SRBR10_RESET 0x00u
#define UART_SRBR10_SRBR10_SRBR10_FIELD_MASK 0x000000fful
#define UART_SRBR10_SRBR10_SRBR10_GET(x) ((x) & 0x000000fful)
#define UART_SRBR10_SRBR10_SRBR10_SET(x) ((x) & 0x000000fful)
#define UART_SRBR10_SRBR10_SRBR10_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR10::STHR10                                     */
/* Register template: uart::SRBR10::STHR10                                 */
/* Source filename: DW_apb_uart.csr, line: 2252                            */
/* Field member: uart::SRBR10::STHR10.RSVD_STHR10                          */
/* Source filename: DW_apb_uart.csr, line: 2266                            */
#define UART_SRBR10_STHR10_RSVD_STHR10_MSB 31u
#define UART_SRBR10_STHR10_RSVD_STHR10_LSB 8u
#define UART_SRBR10_STHR10_RSVD_STHR10_WIDTH 24u
#define UART_SRBR10_STHR10_RSVD_STHR10_READ_ACCESS 1u
#define UART_SRBR10_STHR10_RSVD_STHR10_WRITE_ACCESS 0u
#define UART_SRBR10_STHR10_RSVD_STHR10_RESET 0x000000ul
#define UART_SRBR10_STHR10_RSVD_STHR10_FIELD_MASK 0xffffff00ul
#define UART_SRBR10_STHR10_RSVD_STHR10_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR10_STHR10_RSVD_STHR10_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR10_STHR10_RSVD_STHR10_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR10::STHR10.sthr10                               */
/* Source filename: DW_apb_uart.csr, line: 2258                            */
#define UART_SRBR10_STHR10_STHR10_MSB 7u
#define UART_SRBR10_STHR10_STHR10_LSB 0u
#define UART_SRBR10_STHR10_STHR10_WIDTH 8u
#define UART_SRBR10_STHR10_STHR10_READ_ACCESS 0u
#define UART_SRBR10_STHR10_STHR10_WRITE_ACCESS 1u
#define UART_SRBR10_STHR10_STHR10_RESET 0x00u
#define UART_SRBR10_STHR10_STHR10_FIELD_MASK 0x000000fful
#define UART_SRBR10_STHR10_STHR10_GET(x) ((x) & 0x000000fful)
#define UART_SRBR10_STHR10_STHR10_SET(x) ((x) & 0x000000fful)
#define UART_SRBR10_STHR10_STHR10_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR11                                                */
/* Union template: uart::SRBR11                                            */
/* Source filename: DW_apb_uart.csr, line: 2276                            */
#define UART_SRBR11_SIZE 0x4u
#define UART_SRBR11_BYTE_SIZE 0x4u
/* Register member: uart::SRBR11.SRBR11                                    */
/* Register type referenced: uart::SRBR11::SRBR11                          */
/* Register template referenced: uart::SRBR11::SRBR11                      */
#define UART_SRBR11_SRBR11_OFFSET 0x0u
#define UART_SRBR11_SRBR11_BYTE_OFFSET 0x0u
#define UART_SRBR11_SRBR11_READ_ACCESS 1u
#define UART_SRBR11_SRBR11_WRITE_ACCESS 0u
#define UART_SRBR11_SRBR11_RESET_VALUE 0x00000000ul
#define UART_SRBR11_SRBR11_RESET_MASK 0xfffffffful
#define UART_SRBR11_SRBR11_READ_MASK 0xfffffffful
#define UART_SRBR11_SRBR11_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR11.STHR11                                    */
/* Register type referenced: uart::SRBR11::STHR11                          */
/* Register template referenced: uart::SRBR11::STHR11                      */
#define UART_SRBR11_STHR11_OFFSET 0x0u
#define UART_SRBR11_STHR11_BYTE_OFFSET 0x0u
#define UART_SRBR11_STHR11_READ_ACCESS 1u
#define UART_SRBR11_STHR11_WRITE_ACCESS 1u
#define UART_SRBR11_STHR11_RESET_VALUE 0x00000000ul
#define UART_SRBR11_STHR11_RESET_MASK 0xfffffffful
#define UART_SRBR11_STHR11_READ_MASK 0xffffff00ul
#define UART_SRBR11_STHR11_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR11::SRBR11                                     */
/* Register template: uart::SRBR11::SRBR11                                 */
/* Source filename: DW_apb_uart.csr, line: 2278                            */
/* Field member: uart::SRBR11::SRBR11.RSVD_SRBR11                          */
/* Source filename: DW_apb_uart.csr, line: 2290                            */
#define UART_SRBR11_SRBR11_RSVD_SRBR11_MSB 31u
#define UART_SRBR11_SRBR11_RSVD_SRBR11_LSB 8u
#define UART_SRBR11_SRBR11_RSVD_SRBR11_WIDTH 24u
#define UART_SRBR11_SRBR11_RSVD_SRBR11_READ_ACCESS 1u
#define UART_SRBR11_SRBR11_RSVD_SRBR11_WRITE_ACCESS 0u
#define UART_SRBR11_SRBR11_RSVD_SRBR11_RESET 0x000000ul
#define UART_SRBR11_SRBR11_RSVD_SRBR11_FIELD_MASK 0xffffff00ul
#define UART_SRBR11_SRBR11_RSVD_SRBR11_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR11_SRBR11_RSVD_SRBR11_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR11_SRBR11_RSVD_SRBR11_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR11::SRBR11.SRBR11                               */
/* Source filename: DW_apb_uart.csr, line: 2283                            */
#define UART_SRBR11_SRBR11_SRBR11_MSB 7u
#define UART_SRBR11_SRBR11_SRBR11_LSB 0u
#define UART_SRBR11_SRBR11_SRBR11_WIDTH 8u
#define UART_SRBR11_SRBR11_SRBR11_READ_ACCESS 1u
#define UART_SRBR11_SRBR11_SRBR11_WRITE_ACCESS 0u
#define UART_SRBR11_SRBR11_SRBR11_RESET 0x00u
#define UART_SRBR11_SRBR11_SRBR11_FIELD_MASK 0x000000fful
#define UART_SRBR11_SRBR11_SRBR11_GET(x) ((x) & 0x000000fful)
#define UART_SRBR11_SRBR11_SRBR11_SET(x) ((x) & 0x000000fful)
#define UART_SRBR11_SRBR11_SRBR11_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR11::STHR11                                     */
/* Register template: uart::SRBR11::STHR11                                 */
/* Source filename: DW_apb_uart.csr, line: 2298                            */
/* Field member: uart::SRBR11::STHR11.RSVD_STHR11                          */
/* Source filename: DW_apb_uart.csr, line: 2312                            */
#define UART_SRBR11_STHR11_RSVD_STHR11_MSB 31u
#define UART_SRBR11_STHR11_RSVD_STHR11_LSB 8u
#define UART_SRBR11_STHR11_RSVD_STHR11_WIDTH 24u
#define UART_SRBR11_STHR11_RSVD_STHR11_READ_ACCESS 1u
#define UART_SRBR11_STHR11_RSVD_STHR11_WRITE_ACCESS 0u
#define UART_SRBR11_STHR11_RSVD_STHR11_RESET 0x000000ul
#define UART_SRBR11_STHR11_RSVD_STHR11_FIELD_MASK 0xffffff00ul
#define UART_SRBR11_STHR11_RSVD_STHR11_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR11_STHR11_RSVD_STHR11_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR11_STHR11_RSVD_STHR11_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR11::STHR11.sthr11                               */
/* Source filename: DW_apb_uart.csr, line: 2304                            */
#define UART_SRBR11_STHR11_STHR11_MSB 7u
#define UART_SRBR11_STHR11_STHR11_LSB 0u
#define UART_SRBR11_STHR11_STHR11_WIDTH 8u
#define UART_SRBR11_STHR11_STHR11_READ_ACCESS 0u
#define UART_SRBR11_STHR11_STHR11_WRITE_ACCESS 1u
#define UART_SRBR11_STHR11_STHR11_RESET 0x00u
#define UART_SRBR11_STHR11_STHR11_FIELD_MASK 0x000000fful
#define UART_SRBR11_STHR11_STHR11_GET(x) ((x) & 0x000000fful)
#define UART_SRBR11_STHR11_STHR11_SET(x) ((x) & 0x000000fful)
#define UART_SRBR11_STHR11_STHR11_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR12                                                */
/* Union template: uart::SRBR12                                            */
/* Source filename: DW_apb_uart.csr, line: 2322                            */
#define UART_SRBR12_SIZE 0x4u
#define UART_SRBR12_BYTE_SIZE 0x4u
/* Register member: uart::SRBR12.SRBR12                                    */
/* Register type referenced: uart::SRBR12::SRBR12                          */
/* Register template referenced: uart::SRBR12::SRBR12                      */
#define UART_SRBR12_SRBR12_OFFSET 0x0u
#define UART_SRBR12_SRBR12_BYTE_OFFSET 0x0u
#define UART_SRBR12_SRBR12_READ_ACCESS 1u
#define UART_SRBR12_SRBR12_WRITE_ACCESS 0u
#define UART_SRBR12_SRBR12_RESET_VALUE 0x00000000ul
#define UART_SRBR12_SRBR12_RESET_MASK 0xfffffffful
#define UART_SRBR12_SRBR12_READ_MASK 0xfffffffful
#define UART_SRBR12_SRBR12_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR12.STHR12                                    */
/* Register type referenced: uart::SRBR12::STHR12                          */
/* Register template referenced: uart::SRBR12::STHR12                      */
#define UART_SRBR12_STHR12_OFFSET 0x0u
#define UART_SRBR12_STHR12_BYTE_OFFSET 0x0u
#define UART_SRBR12_STHR12_READ_ACCESS 1u
#define UART_SRBR12_STHR12_WRITE_ACCESS 1u
#define UART_SRBR12_STHR12_RESET_VALUE 0x00000000ul
#define UART_SRBR12_STHR12_RESET_MASK 0xfffffffful
#define UART_SRBR12_STHR12_READ_MASK 0xffffff00ul
#define UART_SRBR12_STHR12_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR12::SRBR12                                     */
/* Register template: uart::SRBR12::SRBR12                                 */
/* Source filename: DW_apb_uart.csr, line: 2324                            */
/* Field member: uart::SRBR12::SRBR12.RSVD_SRBR12                          */
/* Source filename: DW_apb_uart.csr, line: 2336                            */
#define UART_SRBR12_SRBR12_RSVD_SRBR12_MSB 31u
#define UART_SRBR12_SRBR12_RSVD_SRBR12_LSB 8u
#define UART_SRBR12_SRBR12_RSVD_SRBR12_WIDTH 24u
#define UART_SRBR12_SRBR12_RSVD_SRBR12_READ_ACCESS 1u
#define UART_SRBR12_SRBR12_RSVD_SRBR12_WRITE_ACCESS 0u
#define UART_SRBR12_SRBR12_RSVD_SRBR12_RESET 0x000000ul
#define UART_SRBR12_SRBR12_RSVD_SRBR12_FIELD_MASK 0xffffff00ul
#define UART_SRBR12_SRBR12_RSVD_SRBR12_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR12_SRBR12_RSVD_SRBR12_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR12_SRBR12_RSVD_SRBR12_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR12::SRBR12.SRBR12                               */
/* Source filename: DW_apb_uart.csr, line: 2329                            */
#define UART_SRBR12_SRBR12_SRBR12_MSB 7u
#define UART_SRBR12_SRBR12_SRBR12_LSB 0u
#define UART_SRBR12_SRBR12_SRBR12_WIDTH 8u
#define UART_SRBR12_SRBR12_SRBR12_READ_ACCESS 1u
#define UART_SRBR12_SRBR12_SRBR12_WRITE_ACCESS 0u
#define UART_SRBR12_SRBR12_SRBR12_RESET 0x00u
#define UART_SRBR12_SRBR12_SRBR12_FIELD_MASK 0x000000fful
#define UART_SRBR12_SRBR12_SRBR12_GET(x) ((x) & 0x000000fful)
#define UART_SRBR12_SRBR12_SRBR12_SET(x) ((x) & 0x000000fful)
#define UART_SRBR12_SRBR12_SRBR12_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR12::STHR12                                     */
/* Register template: uart::SRBR12::STHR12                                 */
/* Source filename: DW_apb_uart.csr, line: 2344                            */
/* Field member: uart::SRBR12::STHR12.RSVD_STHR12                          */
/* Source filename: DW_apb_uart.csr, line: 2358                            */
#define UART_SRBR12_STHR12_RSVD_STHR12_MSB 31u
#define UART_SRBR12_STHR12_RSVD_STHR12_LSB 8u
#define UART_SRBR12_STHR12_RSVD_STHR12_WIDTH 24u
#define UART_SRBR12_STHR12_RSVD_STHR12_READ_ACCESS 1u
#define UART_SRBR12_STHR12_RSVD_STHR12_WRITE_ACCESS 0u
#define UART_SRBR12_STHR12_RSVD_STHR12_RESET 0x000000ul
#define UART_SRBR12_STHR12_RSVD_STHR12_FIELD_MASK 0xffffff00ul
#define UART_SRBR12_STHR12_RSVD_STHR12_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR12_STHR12_RSVD_STHR12_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR12_STHR12_RSVD_STHR12_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR12::STHR12.sthr12                               */
/* Source filename: DW_apb_uart.csr, line: 2350                            */
#define UART_SRBR12_STHR12_STHR12_MSB 7u
#define UART_SRBR12_STHR12_STHR12_LSB 0u
#define UART_SRBR12_STHR12_STHR12_WIDTH 8u
#define UART_SRBR12_STHR12_STHR12_READ_ACCESS 0u
#define UART_SRBR12_STHR12_STHR12_WRITE_ACCESS 1u
#define UART_SRBR12_STHR12_STHR12_RESET 0x00u
#define UART_SRBR12_STHR12_STHR12_FIELD_MASK 0x000000fful
#define UART_SRBR12_STHR12_STHR12_GET(x) ((x) & 0x000000fful)
#define UART_SRBR12_STHR12_STHR12_SET(x) ((x) & 0x000000fful)
#define UART_SRBR12_STHR12_STHR12_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR13                                                */
/* Union template: uart::SRBR13                                            */
/* Source filename: DW_apb_uart.csr, line: 2368                            */
#define UART_SRBR13_SIZE 0x4u
#define UART_SRBR13_BYTE_SIZE 0x4u
/* Register member: uart::SRBR13.SRBR13                                    */
/* Register type referenced: uart::SRBR13::SRBR13                          */
/* Register template referenced: uart::SRBR13::SRBR13                      */
#define UART_SRBR13_SRBR13_OFFSET 0x0u
#define UART_SRBR13_SRBR13_BYTE_OFFSET 0x0u
#define UART_SRBR13_SRBR13_READ_ACCESS 1u
#define UART_SRBR13_SRBR13_WRITE_ACCESS 0u
#define UART_SRBR13_SRBR13_RESET_VALUE 0x00000000ul
#define UART_SRBR13_SRBR13_RESET_MASK 0xfffffffful
#define UART_SRBR13_SRBR13_READ_MASK 0xfffffffful
#define UART_SRBR13_SRBR13_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR13.STHR13                                    */
/* Register type referenced: uart::SRBR13::STHR13                          */
/* Register template referenced: uart::SRBR13::STHR13                      */
#define UART_SRBR13_STHR13_OFFSET 0x0u
#define UART_SRBR13_STHR13_BYTE_OFFSET 0x0u
#define UART_SRBR13_STHR13_READ_ACCESS 1u
#define UART_SRBR13_STHR13_WRITE_ACCESS 1u
#define UART_SRBR13_STHR13_RESET_VALUE 0x00000000ul
#define UART_SRBR13_STHR13_RESET_MASK 0xfffffffful
#define UART_SRBR13_STHR13_READ_MASK 0xffffff00ul
#define UART_SRBR13_STHR13_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR13::SRBR13                                     */
/* Register template: uart::SRBR13::SRBR13                                 */
/* Source filename: DW_apb_uart.csr, line: 2370                            */
/* Field member: uart::SRBR13::SRBR13.RSVD_SRBR13                          */
/* Source filename: DW_apb_uart.csr, line: 2382                            */
#define UART_SRBR13_SRBR13_RSVD_SRBR13_MSB 31u
#define UART_SRBR13_SRBR13_RSVD_SRBR13_LSB 8u
#define UART_SRBR13_SRBR13_RSVD_SRBR13_WIDTH 24u
#define UART_SRBR13_SRBR13_RSVD_SRBR13_READ_ACCESS 1u
#define UART_SRBR13_SRBR13_RSVD_SRBR13_WRITE_ACCESS 0u
#define UART_SRBR13_SRBR13_RSVD_SRBR13_RESET 0x000000ul
#define UART_SRBR13_SRBR13_RSVD_SRBR13_FIELD_MASK 0xffffff00ul
#define UART_SRBR13_SRBR13_RSVD_SRBR13_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR13_SRBR13_RSVD_SRBR13_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR13_SRBR13_RSVD_SRBR13_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR13::SRBR13.SRBR13                               */
/* Source filename: DW_apb_uart.csr, line: 2375                            */
#define UART_SRBR13_SRBR13_SRBR13_MSB 7u
#define UART_SRBR13_SRBR13_SRBR13_LSB 0u
#define UART_SRBR13_SRBR13_SRBR13_WIDTH 8u
#define UART_SRBR13_SRBR13_SRBR13_READ_ACCESS 1u
#define UART_SRBR13_SRBR13_SRBR13_WRITE_ACCESS 0u
#define UART_SRBR13_SRBR13_SRBR13_RESET 0x00u
#define UART_SRBR13_SRBR13_SRBR13_FIELD_MASK 0x000000fful
#define UART_SRBR13_SRBR13_SRBR13_GET(x) ((x) & 0x000000fful)
#define UART_SRBR13_SRBR13_SRBR13_SET(x) ((x) & 0x000000fful)
#define UART_SRBR13_SRBR13_SRBR13_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR13::STHR13                                     */
/* Register template: uart::SRBR13::STHR13                                 */
/* Source filename: DW_apb_uart.csr, line: 2390                            */
/* Field member: uart::SRBR13::STHR13.RSVD_STHR13                          */
/* Source filename: DW_apb_uart.csr, line: 2404                            */
#define UART_SRBR13_STHR13_RSVD_STHR13_MSB 31u
#define UART_SRBR13_STHR13_RSVD_STHR13_LSB 8u
#define UART_SRBR13_STHR13_RSVD_STHR13_WIDTH 24u
#define UART_SRBR13_STHR13_RSVD_STHR13_READ_ACCESS 1u
#define UART_SRBR13_STHR13_RSVD_STHR13_WRITE_ACCESS 0u
#define UART_SRBR13_STHR13_RSVD_STHR13_RESET 0x000000ul
#define UART_SRBR13_STHR13_RSVD_STHR13_FIELD_MASK 0xffffff00ul
#define UART_SRBR13_STHR13_RSVD_STHR13_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR13_STHR13_RSVD_STHR13_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR13_STHR13_RSVD_STHR13_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR13::STHR13.sthr13                               */
/* Source filename: DW_apb_uart.csr, line: 2396                            */
#define UART_SRBR13_STHR13_STHR13_MSB 7u
#define UART_SRBR13_STHR13_STHR13_LSB 0u
#define UART_SRBR13_STHR13_STHR13_WIDTH 8u
#define UART_SRBR13_STHR13_STHR13_READ_ACCESS 0u
#define UART_SRBR13_STHR13_STHR13_WRITE_ACCESS 1u
#define UART_SRBR13_STHR13_STHR13_RESET 0x00u
#define UART_SRBR13_STHR13_STHR13_FIELD_MASK 0x000000fful
#define UART_SRBR13_STHR13_STHR13_GET(x) ((x) & 0x000000fful)
#define UART_SRBR13_STHR13_STHR13_SET(x) ((x) & 0x000000fful)
#define UART_SRBR13_STHR13_STHR13_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR14                                                */
/* Union template: uart::SRBR14                                            */
/* Source filename: DW_apb_uart.csr, line: 2414                            */
#define UART_SRBR14_SIZE 0x4u
#define UART_SRBR14_BYTE_SIZE 0x4u
/* Register member: uart::SRBR14.SRBR14                                    */
/* Register type referenced: uart::SRBR14::SRBR14                          */
/* Register template referenced: uart::SRBR14::SRBR14                      */
#define UART_SRBR14_SRBR14_OFFSET 0x0u
#define UART_SRBR14_SRBR14_BYTE_OFFSET 0x0u
#define UART_SRBR14_SRBR14_READ_ACCESS 1u
#define UART_SRBR14_SRBR14_WRITE_ACCESS 0u
#define UART_SRBR14_SRBR14_RESET_VALUE 0x00000000ul
#define UART_SRBR14_SRBR14_RESET_MASK 0xfffffffful
#define UART_SRBR14_SRBR14_READ_MASK 0xfffffffful
#define UART_SRBR14_SRBR14_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR14.STHR14                                    */
/* Register type referenced: uart::SRBR14::STHR14                          */
/* Register template referenced: uart::SRBR14::STHR14                      */
#define UART_SRBR14_STHR14_OFFSET 0x0u
#define UART_SRBR14_STHR14_BYTE_OFFSET 0x0u
#define UART_SRBR14_STHR14_READ_ACCESS 1u
#define UART_SRBR14_STHR14_WRITE_ACCESS 1u
#define UART_SRBR14_STHR14_RESET_VALUE 0x00000000ul
#define UART_SRBR14_STHR14_RESET_MASK 0xfffffffful
#define UART_SRBR14_STHR14_READ_MASK 0xffffff00ul
#define UART_SRBR14_STHR14_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR14::SRBR14                                     */
/* Register template: uart::SRBR14::SRBR14                                 */
/* Source filename: DW_apb_uart.csr, line: 2416                            */
/* Field member: uart::SRBR14::SRBR14.RSVD_SRBR14                          */
/* Source filename: DW_apb_uart.csr, line: 2428                            */
#define UART_SRBR14_SRBR14_RSVD_SRBR14_MSB 31u
#define UART_SRBR14_SRBR14_RSVD_SRBR14_LSB 8u
#define UART_SRBR14_SRBR14_RSVD_SRBR14_WIDTH 24u
#define UART_SRBR14_SRBR14_RSVD_SRBR14_READ_ACCESS 1u
#define UART_SRBR14_SRBR14_RSVD_SRBR14_WRITE_ACCESS 0u
#define UART_SRBR14_SRBR14_RSVD_SRBR14_RESET 0x000000ul
#define UART_SRBR14_SRBR14_RSVD_SRBR14_FIELD_MASK 0xffffff00ul
#define UART_SRBR14_SRBR14_RSVD_SRBR14_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR14_SRBR14_RSVD_SRBR14_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR14_SRBR14_RSVD_SRBR14_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR14::SRBR14.SRBR14                               */
/* Source filename: DW_apb_uart.csr, line: 2421                            */
#define UART_SRBR14_SRBR14_SRBR14_MSB 7u
#define UART_SRBR14_SRBR14_SRBR14_LSB 0u
#define UART_SRBR14_SRBR14_SRBR14_WIDTH 8u
#define UART_SRBR14_SRBR14_SRBR14_READ_ACCESS 1u
#define UART_SRBR14_SRBR14_SRBR14_WRITE_ACCESS 0u
#define UART_SRBR14_SRBR14_SRBR14_RESET 0x00u
#define UART_SRBR14_SRBR14_SRBR14_FIELD_MASK 0x000000fful
#define UART_SRBR14_SRBR14_SRBR14_GET(x) ((x) & 0x000000fful)
#define UART_SRBR14_SRBR14_SRBR14_SET(x) ((x) & 0x000000fful)
#define UART_SRBR14_SRBR14_SRBR14_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR14::STHR14                                     */
/* Register template: uart::SRBR14::STHR14                                 */
/* Source filename: DW_apb_uart.csr, line: 2436                            */
/* Field member: uart::SRBR14::STHR14.RSVD_STHR14                          */
/* Source filename: DW_apb_uart.csr, line: 2450                            */
#define UART_SRBR14_STHR14_RSVD_STHR14_MSB 31u
#define UART_SRBR14_STHR14_RSVD_STHR14_LSB 8u
#define UART_SRBR14_STHR14_RSVD_STHR14_WIDTH 24u
#define UART_SRBR14_STHR14_RSVD_STHR14_READ_ACCESS 1u
#define UART_SRBR14_STHR14_RSVD_STHR14_WRITE_ACCESS 0u
#define UART_SRBR14_STHR14_RSVD_STHR14_RESET 0x000000ul
#define UART_SRBR14_STHR14_RSVD_STHR14_FIELD_MASK 0xffffff00ul
#define UART_SRBR14_STHR14_RSVD_STHR14_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR14_STHR14_RSVD_STHR14_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR14_STHR14_RSVD_STHR14_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR14::STHR14.sthr14                               */
/* Source filename: DW_apb_uart.csr, line: 2442                            */
#define UART_SRBR14_STHR14_STHR14_MSB 7u
#define UART_SRBR14_STHR14_STHR14_LSB 0u
#define UART_SRBR14_STHR14_STHR14_WIDTH 8u
#define UART_SRBR14_STHR14_STHR14_READ_ACCESS 0u
#define UART_SRBR14_STHR14_STHR14_WRITE_ACCESS 1u
#define UART_SRBR14_STHR14_STHR14_RESET 0x00u
#define UART_SRBR14_STHR14_STHR14_FIELD_MASK 0x000000fful
#define UART_SRBR14_STHR14_STHR14_GET(x) ((x) & 0x000000fful)
#define UART_SRBR14_STHR14_STHR14_SET(x) ((x) & 0x000000fful)
#define UART_SRBR14_STHR14_STHR14_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Union type: uart::SRBR15                                                */
/* Union template: uart::SRBR15                                            */
/* Source filename: DW_apb_uart.csr, line: 2460                            */
#define UART_SRBR15_SIZE 0x4u
#define UART_SRBR15_BYTE_SIZE 0x4u
/* Register member: uart::SRBR15.SRBR15                                    */
/* Register type referenced: uart::SRBR15::SRBR15                          */
/* Register template referenced: uart::SRBR15::SRBR15                      */
#define UART_SRBR15_SRBR15_OFFSET 0x0u
#define UART_SRBR15_SRBR15_BYTE_OFFSET 0x0u
#define UART_SRBR15_SRBR15_READ_ACCESS 1u
#define UART_SRBR15_SRBR15_WRITE_ACCESS 0u
#define UART_SRBR15_SRBR15_RESET_VALUE 0x00000000ul
#define UART_SRBR15_SRBR15_RESET_MASK 0xfffffffful
#define UART_SRBR15_SRBR15_READ_MASK 0xfffffffful
#define UART_SRBR15_SRBR15_WRITE_MASK 0x00000000ul
/* Register member: uart::SRBR15.STHR15                                    */
/* Register type referenced: uart::SRBR15::STHR15                          */
/* Register template referenced: uart::SRBR15::STHR15                      */
#define UART_SRBR15_STHR15_OFFSET 0x0u
#define UART_SRBR15_STHR15_BYTE_OFFSET 0x0u
#define UART_SRBR15_STHR15_READ_ACCESS 1u
#define UART_SRBR15_STHR15_WRITE_ACCESS 1u
#define UART_SRBR15_STHR15_RESET_VALUE 0x00000000ul
#define UART_SRBR15_STHR15_RESET_MASK 0xfffffffful
#define UART_SRBR15_STHR15_READ_MASK 0xffffff00ul
#define UART_SRBR15_STHR15_WRITE_MASK 0x000000fful

/* Register type: uart::SRBR15::SRBR15                                     */
/* Register template: uart::SRBR15::SRBR15                                 */
/* Source filename: DW_apb_uart.csr, line: 2462                            */
/* Field member: uart::SRBR15::SRBR15.RSVD_SRBR15                          */
/* Source filename: DW_apb_uart.csr, line: 2474                            */
#define UART_SRBR15_SRBR15_RSVD_SRBR15_MSB 31u
#define UART_SRBR15_SRBR15_RSVD_SRBR15_LSB 8u
#define UART_SRBR15_SRBR15_RSVD_SRBR15_WIDTH 24u
#define UART_SRBR15_SRBR15_RSVD_SRBR15_READ_ACCESS 1u
#define UART_SRBR15_SRBR15_RSVD_SRBR15_WRITE_ACCESS 0u
#define UART_SRBR15_SRBR15_RSVD_SRBR15_RESET 0x000000ul
#define UART_SRBR15_SRBR15_RSVD_SRBR15_FIELD_MASK 0xffffff00ul
#define UART_SRBR15_SRBR15_RSVD_SRBR15_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR15_SRBR15_RSVD_SRBR15_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR15_SRBR15_RSVD_SRBR15_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR15::SRBR15.SRBR15                               */
/* Source filename: DW_apb_uart.csr, line: 2467                            */
#define UART_SRBR15_SRBR15_SRBR15_MSB 7u
#define UART_SRBR15_SRBR15_SRBR15_LSB 0u
#define UART_SRBR15_SRBR15_SRBR15_WIDTH 8u
#define UART_SRBR15_SRBR15_SRBR15_READ_ACCESS 1u
#define UART_SRBR15_SRBR15_SRBR15_WRITE_ACCESS 0u
#define UART_SRBR15_SRBR15_SRBR15_RESET 0x00u
#define UART_SRBR15_SRBR15_SRBR15_FIELD_MASK 0x000000fful
#define UART_SRBR15_SRBR15_SRBR15_GET(x) ((x) & 0x000000fful)
#define UART_SRBR15_SRBR15_SRBR15_SET(x) ((x) & 0x000000fful)
#define UART_SRBR15_SRBR15_SRBR15_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::SRBR15::STHR15                                     */
/* Register template: uart::SRBR15::STHR15                                 */
/* Source filename: DW_apb_uart.csr, line: 2482                            */
/* Field member: uart::SRBR15::STHR15.RSVD_STHR15                          */
/* Source filename: DW_apb_uart.csr, line: 2496                            */
#define UART_SRBR15_STHR15_RSVD_STHR15_MSB 31u
#define UART_SRBR15_STHR15_RSVD_STHR15_LSB 8u
#define UART_SRBR15_STHR15_RSVD_STHR15_WIDTH 24u
#define UART_SRBR15_STHR15_RSVD_STHR15_READ_ACCESS 1u
#define UART_SRBR15_STHR15_RSVD_STHR15_WRITE_ACCESS 0u
#define UART_SRBR15_STHR15_RSVD_STHR15_RESET 0x000000ul
#define UART_SRBR15_STHR15_RSVD_STHR15_FIELD_MASK 0xffffff00ul
#define UART_SRBR15_STHR15_RSVD_STHR15_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_SRBR15_STHR15_RSVD_STHR15_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_SRBR15_STHR15_RSVD_STHR15_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::SRBR15::STHR15.STHR15                               */
/* Source filename: DW_apb_uart.csr, line: 2488                            */
#define UART_SRBR15_STHR15_STHR15_MSB 7u
#define UART_SRBR15_STHR15_STHR15_LSB 0u
#define UART_SRBR15_STHR15_STHR15_WIDTH 8u
#define UART_SRBR15_STHR15_STHR15_READ_ACCESS 0u
#define UART_SRBR15_STHR15_STHR15_WRITE_ACCESS 1u
#define UART_SRBR15_STHR15_STHR15_RESET 0x00u
#define UART_SRBR15_STHR15_STHR15_FIELD_MASK 0x000000fful
#define UART_SRBR15_STHR15_STHR15_GET(x) ((x) & 0x000000fful)
#define UART_SRBR15_STHR15_STHR15_SET(x) ((x) & 0x000000fful)
#define UART_SRBR15_STHR15_STHR15_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::FAR                                                */
/* Register template: uart::FAR                                            */
/* Source filename: DW_apb_uart.csr, line: 2506                            */
/* Field member: uart::FAR.RSVD_FAR_31to1                                  */
/* Source filename: DW_apb_uart.csr, line: 2543                            */
#define UART_FAR_RSVD_FAR_31TO1_MSB 31u
#define UART_FAR_RSVD_FAR_31TO1_LSB 1u
#define UART_FAR_RSVD_FAR_31TO1_WIDTH 31u
#define UART_FAR_RSVD_FAR_31TO1_READ_ACCESS 1u
#define UART_FAR_RSVD_FAR_31TO1_WRITE_ACCESS 0u
#define UART_FAR_RSVD_FAR_31TO1_RESET 0x00000000ul
#define UART_FAR_RSVD_FAR_31TO1_FIELD_MASK 0xfffffffeul
#define UART_FAR_RSVD_FAR_31TO1_GET(x) (((x) & 0xfffffffeul) >> 1)
#define UART_FAR_RSVD_FAR_31TO1_SET(x) (((x) << 1) & 0xfffffffeul)
#define UART_FAR_RSVD_FAR_31TO1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: uart::FAR.FAR                                             */
/* Source filename: DW_apb_uart.csr, line: 2511                            */
#define UART_FAR_FAR_MSB 0u
#define UART_FAR_FAR_LSB 0u
#define UART_FAR_FAR_WIDTH 1u
#define UART_FAR_FAR_READ_ACCESS 1u
#define UART_FAR_FAR_WRITE_ACCESS 1u
#define UART_FAR_FAR_RESET 0x0u
#define UART_FAR_FAR_FIELD_MASK 0x00000001ul
#define UART_FAR_FAR_GET(x) ((x) & 0x00000001ul)
#define UART_FAR_FAR_SET(x) ((x) & 0x00000001ul)
#define UART_FAR_FAR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::TFR                                                */
/* Register template: uart::TFR                                            */
/* Source filename: DW_apb_uart.csr, line: 2552                            */
/* Field member: uart::TFR.RSVD_TFR_31to8                                  */
/* Source filename: DW_apb_uart.csr, line: 2582                            */
#define UART_TFR_RSVD_TFR_31TO8_MSB 31u
#define UART_TFR_RSVD_TFR_31TO8_LSB 8u
#define UART_TFR_RSVD_TFR_31TO8_WIDTH 24u
#define UART_TFR_RSVD_TFR_31TO8_READ_ACCESS 1u
#define UART_TFR_RSVD_TFR_31TO8_WRITE_ACCESS 0u
#define UART_TFR_RSVD_TFR_31TO8_RESET 0x000000ul
#define UART_TFR_RSVD_TFR_31TO8_FIELD_MASK 0xffffff00ul
#define UART_TFR_RSVD_TFR_31TO8_GET(x) (((x) & 0xffffff00ul) >> 8)
#define UART_TFR_RSVD_TFR_31TO8_SET(x) (((x) << 8) & 0xffffff00ul)
#define UART_TFR_RSVD_TFR_31TO8_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: uart::TFR.TFR                                             */
/* Source filename: DW_apb_uart.csr, line: 2562                            */
#define UART_TFR_TFR_MSB 7u
#define UART_TFR_TFR_LSB 0u
#define UART_TFR_TFR_WIDTH 8u
#define UART_TFR_TFR_READ_ACCESS 1u
#define UART_TFR_TFR_WRITE_ACCESS 0u
#define UART_TFR_TFR_RESET 0x00u
#define UART_TFR_TFR_FIELD_MASK 0x000000fful
#define UART_TFR_TFR_GET(x) ((x) & 0x000000fful)
#define UART_TFR_TFR_SET(x) ((x) & 0x000000fful)
#define UART_TFR_TFR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::RFW                                                */
/* Register template: uart::RFW                                            */
/* Source filename: DW_apb_uart.csr, line: 2590                            */
/* Field member: uart::RFW.RSVD_RFW_31to10                                 */
/* Source filename: DW_apb_uart.csr, line: 2673                            */
#define UART_RFW_RSVD_RFW_31TO10_MSB 31u
#define UART_RFW_RSVD_RFW_31TO10_LSB 10u
#define UART_RFW_RSVD_RFW_31TO10_WIDTH 22u
#define UART_RFW_RSVD_RFW_31TO10_READ_ACCESS 1u
#define UART_RFW_RSVD_RFW_31TO10_WRITE_ACCESS 0u
#define UART_RFW_RSVD_RFW_31TO10_RESET 0x000000ul
#define UART_RFW_RSVD_RFW_31TO10_FIELD_MASK 0xfffffc00ul
#define UART_RFW_RSVD_RFW_31TO10_GET(x) (((x) & 0xfffffc00ul) >> 10)
#define UART_RFW_RSVD_RFW_31TO10_SET(x) (((x) << 10) & 0xfffffc00ul)
#define UART_RFW_RSVD_RFW_31TO10_MODIFY(r, x) \
   ((((x) << 10) & 0xfffffc00ul) | ((r) & 0x000003fful))
/* Field member: uart::RFW.RFFE                                            */
/* Source filename: DW_apb_uart.csr, line: 2645                            */
#define UART_RFW_RFFE_MSB 9u
#define UART_RFW_RFFE_LSB 9u
#define UART_RFW_RFFE_WIDTH 1u
#define UART_RFW_RFFE_READ_ACCESS 0u
#define UART_RFW_RFFE_WRITE_ACCESS 1u
#define UART_RFW_RFFE_RESET 0x0u
#define UART_RFW_RFFE_FIELD_MASK 0x00000200ul
#define UART_RFW_RFFE_GET(x) (((x) & 0x00000200ul) >> 9)
#define UART_RFW_RFFE_SET(x) (((x) << 9) & 0x00000200ul)
#define UART_RFW_RFFE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: uart::RFW.RFPE                                            */
/* Source filename: DW_apb_uart.csr, line: 2617                            */
#define UART_RFW_RFPE_MSB 8u
#define UART_RFW_RFPE_LSB 8u
#define UART_RFW_RFPE_WIDTH 1u
#define UART_RFW_RFPE_READ_ACCESS 0u
#define UART_RFW_RFPE_WRITE_ACCESS 1u
#define UART_RFW_RFPE_RESET 0x0u
#define UART_RFW_RFPE_FIELD_MASK 0x00000100ul
#define UART_RFW_RFPE_GET(x) (((x) & 0x00000100ul) >> 8)
#define UART_RFW_RFPE_SET(x) (((x) << 8) & 0x00000100ul)
#define UART_RFW_RFPE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: uart::RFW.RFWD                                            */
/* Source filename: DW_apb_uart.csr, line: 2598                            */
#define UART_RFW_RFWD_MSB 7u
#define UART_RFW_RFWD_LSB 0u
#define UART_RFW_RFWD_WIDTH 8u
#define UART_RFW_RFWD_READ_ACCESS 0u
#define UART_RFW_RFWD_WRITE_ACCESS 1u
#define UART_RFW_RFWD_RESET 0x00u
#define UART_RFW_RFWD_FIELD_MASK 0x000000fful
#define UART_RFW_RFWD_GET(x) ((x) & 0x000000fful)
#define UART_RFW_RFWD_SET(x) ((x) & 0x000000fful)
#define UART_RFW_RFWD_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: uart::USR                                                */
/* Register template: uart::USR                                            */
/* Source filename: DW_apb_uart.csr, line: 2682                            */
/* Field member: uart::USR.RSVD_USR_31to5                                  */
/* Source filename: DW_apb_uart.csr, line: 2835                            */
#define UART_USR_RSVD_USR_31TO5_MSB 31u
#define UART_USR_RSVD_USR_31TO5_LSB 5u
#define UART_USR_RSVD_USR_31TO5_WIDTH 27u
#define UART_USR_RSVD_USR_31TO5_READ_ACCESS 1u
#define UART_USR_RSVD_USR_31TO5_WRITE_ACCESS 0u
#define UART_USR_RSVD_USR_31TO5_RESET 0x0000000ul
#define UART_USR_RSVD_USR_31TO5_FIELD_MASK 0xffffffe0ul
#define UART_USR_RSVD_USR_31TO5_GET(x) (((x) & 0xffffffe0ul) >> 5)
#define UART_USR_RSVD_USR_31TO5_SET(x) (((x) << 5) & 0xffffffe0ul)
#define UART_USR_RSVD_USR_31TO5_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: uart::USR.RFF                                             */
/* Source filename: DW_apb_uart.csr, line: 2812                            */
#define UART_USR_RFF_MSB 4u
#define UART_USR_RFF_LSB 4u
#define UART_USR_RFF_WIDTH 1u
#define UART_USR_RFF_READ_ACCESS 1u
#define UART_USR_RFF_WRITE_ACCESS 0u
#define UART_USR_RFF_RESET 0x0u
#define UART_USR_RFF_FIELD_MASK 0x00000010ul
#define UART_USR_RFF_GET(x) (((x) & 0x00000010ul) >> 4)
#define UART_USR_RFF_SET(x) (((x) << 4) & 0x00000010ul)
#define UART_USR_RFF_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: uart::USR.RFNE                                            */
/* Source filename: DW_apb_uart.csr, line: 2789                            */
#define UART_USR_RFNE_MSB 3u
#define UART_USR_RFNE_LSB 3u
#define UART_USR_RFNE_WIDTH 1u
#define UART_USR_RFNE_READ_ACCESS 1u
#define UART_USR_RFNE_WRITE_ACCESS 0u
#define UART_USR_RFNE_RESET 0x0u
#define UART_USR_RFNE_FIELD_MASK 0x00000008ul
#define UART_USR_RFNE_GET(x) (((x) & 0x00000008ul) >> 3)
#define UART_USR_RFNE_SET(x) (((x) << 3) & 0x00000008ul)
#define UART_USR_RFNE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: uart::USR.TFE                                             */
/* Source filename: DW_apb_uart.csr, line: 2766                            */
#define UART_USR_TFE_MSB 2u
#define UART_USR_TFE_LSB 2u
#define UART_USR_TFE_WIDTH 1u
#define UART_USR_TFE_READ_ACCESS 1u
#define UART_USR_TFE_WRITE_ACCESS 0u
#define UART_USR_TFE_RESET 0x1u
#define UART_USR_TFE_FIELD_MASK 0x00000004ul
#define UART_USR_TFE_GET(x) (((x) & 0x00000004ul) >> 2)
#define UART_USR_TFE_SET(x) (((x) << 2) & 0x00000004ul)
#define UART_USR_TFE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: uart::USR.TFNF                                            */
/* Source filename: DW_apb_uart.csr, line: 2743                            */
#define UART_USR_TFNF_MSB 1u
#define UART_USR_TFNF_LSB 1u
#define UART_USR_TFNF_WIDTH 1u
#define UART_USR_TFNF_READ_ACCESS 1u
#define UART_USR_TFNF_WRITE_ACCESS 0u
#define UART_USR_TFNF_RESET 0x1u
#define UART_USR_TFNF_FIELD_MASK 0x00000002ul
#define UART_USR_TFNF_GET(x) (((x) & 0x00000002ul) >> 1)
#define UART_USR_TFNF_SET(x) (((x) << 1) & 0x00000002ul)
#define UART_USR_TFNF_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: uart::USR.RSVD_BUSY                                       */
/* Source filename: DW_apb_uart.csr, line: 2688                            */
#define UART_USR_RSVD_BUSY_MSB 0u
#define UART_USR_RSVD_BUSY_LSB 0u
#define UART_USR_RSVD_BUSY_WIDTH 1u
#define UART_USR_RSVD_BUSY_READ_ACCESS 1u
#define UART_USR_RSVD_BUSY_WRITE_ACCESS 0u
#define UART_USR_RSVD_BUSY_RESET 0x0u
#define UART_USR_RSVD_BUSY_FIELD_MASK 0x00000001ul
#define UART_USR_RSVD_BUSY_GET(x) ((x) & 0x00000001ul)
#define UART_USR_RSVD_BUSY_SET(x) ((x) & 0x00000001ul)
#define UART_USR_RSVD_BUSY_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::TFL                                                */
/* Register template: uart::TFL                                            */
/* Source filename: DW_apb_uart.csr, line: 2843                            */
/* Field member: uart::TFL.RSVD_TFL_31toADDR_WIDTH                         */
/* Source filename: DW_apb_uart.csr, line: 2863                            */
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_MSB 31u
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_LSB 7u
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_WIDTH 25u
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_READ_ACCESS 1u
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_WRITE_ACCESS 0u
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_RESET 0x0000000ul
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_FIELD_MASK 0xffffff80ul
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_GET(x) (((x) & 0xffffff80ul) >> 7)
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_SET(x) (((x) << 7) & 0xffffff80ul)
#define UART_TFL_RSVD_TFL_31TOADDR_WIDTH_MODIFY(r, x) \
   ((((x) << 7) & 0xffffff80ul) | ((r) & 0x0000007ful))
/* Field member: uart::TFL.tfl                                             */
/* Source filename: DW_apb_uart.csr, line: 2853                            */
#define UART_TFL_TFL_MSB 6u
#define UART_TFL_TFL_LSB 0u
#define UART_TFL_TFL_WIDTH 7u
#define UART_TFL_TFL_READ_ACCESS 1u
#define UART_TFL_TFL_WRITE_ACCESS 0u
#define UART_TFL_TFL_RESET 0x00u
#define UART_TFL_TFL_FIELD_MASK 0x0000007ful
#define UART_TFL_TFL_GET(x) ((x) & 0x0000007ful)
#define UART_TFL_TFL_SET(x) ((x) & 0x0000007ful)
#define UART_TFL_TFL_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: uart::RFL                                                */
/* Register template: uart::RFL                                            */
/* Source filename: DW_apb_uart.csr, line: 2871                            */
/* Field member: uart::RFL.RSVD_RFL_31toADDR_WIDTH                         */
/* Source filename: DW_apb_uart.csr, line: 2891                            */
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_MSB 31u
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_LSB 7u
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_WIDTH 25u
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_READ_ACCESS 1u
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_WRITE_ACCESS 0u
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_RESET 0x0000000ul
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_FIELD_MASK 0xffffff80ul
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_GET(x) (((x) & 0xffffff80ul) >> 7)
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_SET(x) (((x) << 7) & 0xffffff80ul)
#define UART_RFL_RSVD_RFL_31TOADDR_WIDTH_MODIFY(r, x) \
   ((((x) << 7) & 0xffffff80ul) | ((r) & 0x0000007ful))
/* Field member: uart::RFL.rfl                                             */
/* Source filename: DW_apb_uart.csr, line: 2881                            */
#define UART_RFL_RFL_MSB 6u
#define UART_RFL_RFL_LSB 0u
#define UART_RFL_RFL_WIDTH 7u
#define UART_RFL_RFL_READ_ACCESS 1u
#define UART_RFL_RFL_WRITE_ACCESS 0u
#define UART_RFL_RFL_RESET 0x00u
#define UART_RFL_RFL_FIELD_MASK 0x0000007ful
#define UART_RFL_RFL_GET(x) ((x) & 0x0000007ful)
#define UART_RFL_RFL_SET(x) ((x) & 0x0000007ful)
#define UART_RFL_RFL_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: uart::SRR                                                */
/* Register template: uart::SRR                                            */
/* Source filename: DW_apb_uart.csr, line: 2899                            */
/* Field member: uart::SRR.RSVD_SRR_31to3                                  */
/* Source filename: DW_apb_uart.csr, line: 2984                            */
#define UART_SRR_RSVD_SRR_31TO3_MSB 31u
#define UART_SRR_RSVD_SRR_31TO3_LSB 3u
#define UART_SRR_RSVD_SRR_31TO3_WIDTH 29u
#define UART_SRR_RSVD_SRR_31TO3_READ_ACCESS 1u
#define UART_SRR_RSVD_SRR_31TO3_WRITE_ACCESS 0u
#define UART_SRR_RSVD_SRR_31TO3_RESET 0x00000000ul
#define UART_SRR_RSVD_SRR_31TO3_FIELD_MASK 0xfffffff8ul
#define UART_SRR_RSVD_SRR_31TO3_GET(x) (((x) & 0xfffffff8ul) >> 3)
#define UART_SRR_RSVD_SRR_31TO3_SET(x) (((x) << 3) & 0xfffffff8ul)
#define UART_SRR_RSVD_SRR_31TO3_MODIFY(r, x) \
   ((((x) << 3) & 0xfffffff8ul) | ((r) & 0x00000007ul))
/* Field member: uart::SRR.XFR                                             */
/* Source filename: DW_apb_uart.csr, line: 2960                            */
#define UART_SRR_XFR_MSB 2u
#define UART_SRR_XFR_LSB 2u
#define UART_SRR_XFR_WIDTH 1u
#define UART_SRR_XFR_READ_ACCESS 0u
#define UART_SRR_XFR_WRITE_ACCESS 1u
#define UART_SRR_XFR_RESET 0x0u
#define UART_SRR_XFR_FIELD_MASK 0x00000004ul
#define UART_SRR_XFR_GET(x) (((x) & 0x00000004ul) >> 2)
#define UART_SRR_XFR_SET(x) (((x) << 2) & 0x00000004ul)
#define UART_SRR_XFR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: uart::SRR.RFR                                             */
/* Source filename: DW_apb_uart.csr, line: 2937                            */
#define UART_SRR_RFR_MSB 1u
#define UART_SRR_RFR_LSB 1u
#define UART_SRR_RFR_WIDTH 1u
#define UART_SRR_RFR_READ_ACCESS 0u
#define UART_SRR_RFR_WRITE_ACCESS 1u
#define UART_SRR_RFR_RESET 0x0u
#define UART_SRR_RFR_FIELD_MASK 0x00000002ul
#define UART_SRR_RFR_GET(x) (((x) & 0x00000002ul) >> 1)
#define UART_SRR_RFR_SET(x) (((x) << 1) & 0x00000002ul)
#define UART_SRR_RFR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: uart::SRR.UR                                              */
/* Source filename: DW_apb_uart.csr, line: 2913                            */
#define UART_SRR_UR_MSB 0u
#define UART_SRR_UR_LSB 0u
#define UART_SRR_UR_WIDTH 1u
#define UART_SRR_UR_READ_ACCESS 0u
#define UART_SRR_UR_WRITE_ACCESS 1u
#define UART_SRR_UR_RESET 0x0u
#define UART_SRR_UR_FIELD_MASK 0x00000001ul
#define UART_SRR_UR_GET(x) ((x) & 0x00000001ul)
#define UART_SRR_UR_SET(x) ((x) & 0x00000001ul)
#define UART_SRR_UR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::SRTS                                               */
/* Register template: uart::SRTS                                           */
/* Source filename: DW_apb_uart.csr, line: 2993                            */
/* Field member: uart::SRTS.RSVD_SRTS_31to1                                */
/* Source filename: DW_apb_uart.csr, line: 3052                            */
#define UART_SRTS_RSVD_SRTS_31TO1_MSB 31u
#define UART_SRTS_RSVD_SRTS_31TO1_LSB 1u
#define UART_SRTS_RSVD_SRTS_31TO1_WIDTH 31u
#define UART_SRTS_RSVD_SRTS_31TO1_READ_ACCESS 1u
#define UART_SRTS_RSVD_SRTS_31TO1_WRITE_ACCESS 0u
#define UART_SRTS_RSVD_SRTS_31TO1_RESET 0x00000000ul
#define UART_SRTS_RSVD_SRTS_31TO1_FIELD_MASK 0xfffffffeul
#define UART_SRTS_RSVD_SRTS_31TO1_GET(x) (((x) & 0xfffffffeul) >> 1)
#define UART_SRTS_RSVD_SRTS_31TO1_SET(x) (((x) << 1) & 0xfffffffeul)
#define UART_SRTS_RSVD_SRTS_31TO1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: uart::SRTS.SRTS                                           */
/* Source filename: DW_apb_uart.csr, line: 3002                            */
#define UART_SRTS_SRTS_MSB 0u
#define UART_SRTS_SRTS_LSB 0u
#define UART_SRTS_SRTS_WIDTH 1u
#define UART_SRTS_SRTS_READ_ACCESS 1u
#define UART_SRTS_SRTS_WRITE_ACCESS 1u
#define UART_SRTS_SRTS_RESET 0x0u
#define UART_SRTS_SRTS_FIELD_MASK 0x00000001ul
#define UART_SRTS_SRTS_GET(x) ((x) & 0x00000001ul)
#define UART_SRTS_SRTS_SET(x) ((x) & 0x00000001ul)
#define UART_SRTS_SRTS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::SBCR                                               */
/* Register template: uart::SBCR                                           */
/* Source filename: DW_apb_uart.csr, line: 3061                            */
/* Field member: uart::SBCR.RSVD_SBCR_31to1                                */
/* Source filename: DW_apb_uart.csr, line: 3104                            */
#define UART_SBCR_RSVD_SBCR_31TO1_MSB 31u
#define UART_SBCR_RSVD_SBCR_31TO1_LSB 1u
#define UART_SBCR_RSVD_SBCR_31TO1_WIDTH 31u
#define UART_SBCR_RSVD_SBCR_31TO1_READ_ACCESS 1u
#define UART_SBCR_RSVD_SBCR_31TO1_WRITE_ACCESS 0u
#define UART_SBCR_RSVD_SBCR_31TO1_RESET 0x00000000ul
#define UART_SBCR_RSVD_SBCR_31TO1_FIELD_MASK 0xfffffffeul
#define UART_SBCR_RSVD_SBCR_31TO1_GET(x) (((x) & 0xfffffffeul) >> 1)
#define UART_SBCR_RSVD_SBCR_31TO1_SET(x) (((x) << 1) & 0xfffffffeul)
#define UART_SBCR_RSVD_SBCR_31TO1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: uart::SBCR.SBCB                                           */
/* Source filename: DW_apb_uart.csr, line: 3070                            */
#define UART_SBCR_SBCB_MSB 0u
#define UART_SBCR_SBCB_LSB 0u
#define UART_SBCR_SBCB_WIDTH 1u
#define UART_SBCR_SBCB_READ_ACCESS 1u
#define UART_SBCR_SBCB_WRITE_ACCESS 1u
#define UART_SBCR_SBCB_RESET 0x0u
#define UART_SBCR_SBCB_FIELD_MASK 0x00000001ul
#define UART_SBCR_SBCB_GET(x) ((x) & 0x00000001ul)
#define UART_SBCR_SBCB_SET(x) ((x) & 0x00000001ul)
#define UART_SBCR_SBCB_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::SDMAM                                              */
/* Register template: uart::SDMAM                                          */
/* Source filename: DW_apb_uart.csr, line: 3113                            */
/* Field member: uart::SDMAM.RSVD_SDMAM_31to1                              */
/* Source filename: DW_apb_uart.csr, line: 3154                            */
#define UART_SDMAM_RSVD_SDMAM_31TO1_MSB 31u
#define UART_SDMAM_RSVD_SDMAM_31TO1_LSB 1u
#define UART_SDMAM_RSVD_SDMAM_31TO1_WIDTH 31u
#define UART_SDMAM_RSVD_SDMAM_31TO1_READ_ACCESS 1u
#define UART_SDMAM_RSVD_SDMAM_31TO1_WRITE_ACCESS 0u
#define UART_SDMAM_RSVD_SDMAM_31TO1_RESET 0x00000000ul
#define UART_SDMAM_RSVD_SDMAM_31TO1_FIELD_MASK 0xfffffffeul
#define UART_SDMAM_RSVD_SDMAM_31TO1_GET(x) (((x) & 0xfffffffeul) >> 1)
#define UART_SDMAM_RSVD_SDMAM_31TO1_SET(x) (((x) << 1) & 0xfffffffeul)
#define UART_SDMAM_RSVD_SDMAM_31TO1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: uart::SDMAM.SDMAM                                         */
/* Source filename: DW_apb_uart.csr, line: 3123                            */
#define UART_SDMAM_SDMAM_MSB 0u
#define UART_SDMAM_SDMAM_LSB 0u
#define UART_SDMAM_SDMAM_WIDTH 1u
#define UART_SDMAM_SDMAM_READ_ACCESS 1u
#define UART_SDMAM_SDMAM_WRITE_ACCESS 1u
#define UART_SDMAM_SDMAM_RESET 0x0u
#define UART_SDMAM_SDMAM_FIELD_MASK 0x00000001ul
#define UART_SDMAM_SDMAM_GET(x) ((x) & 0x00000001ul)
#define UART_SDMAM_SDMAM_SET(x) ((x) & 0x00000001ul)
#define UART_SDMAM_SDMAM_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::SFE                                                */
/* Register template: uart::SFE                                            */
/* Source filename: DW_apb_uart.csr, line: 3163                            */
/* Field member: uart::SFE.RSVD_SFE_31to1                                  */
/* Source filename: DW_apb_uart.csr, line: 3203                            */
#define UART_SFE_RSVD_SFE_31TO1_MSB 31u
#define UART_SFE_RSVD_SFE_31TO1_LSB 1u
#define UART_SFE_RSVD_SFE_31TO1_WIDTH 31u
#define UART_SFE_RSVD_SFE_31TO1_READ_ACCESS 1u
#define UART_SFE_RSVD_SFE_31TO1_WRITE_ACCESS 0u
#define UART_SFE_RSVD_SFE_31TO1_RESET 0x00000000ul
#define UART_SFE_RSVD_SFE_31TO1_FIELD_MASK 0xfffffffeul
#define UART_SFE_RSVD_SFE_31TO1_GET(x) (((x) & 0xfffffffeul) >> 1)
#define UART_SFE_RSVD_SFE_31TO1_SET(x) (((x) << 1) & 0xfffffffeul)
#define UART_SFE_RSVD_SFE_31TO1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: uart::SFE.SFE                                             */
/* Source filename: DW_apb_uart.csr, line: 3173                            */
#define UART_SFE_SFE_MSB 0u
#define UART_SFE_SFE_LSB 0u
#define UART_SFE_SFE_WIDTH 1u
#define UART_SFE_SFE_READ_ACCESS 1u
#define UART_SFE_SFE_WRITE_ACCESS 1u
#define UART_SFE_SFE_RESET 0x0u
#define UART_SFE_SFE_FIELD_MASK 0x00000001ul
#define UART_SFE_SFE_GET(x) ((x) & 0x00000001ul)
#define UART_SFE_SFE_SET(x) ((x) & 0x00000001ul)
#define UART_SFE_SFE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::SRT                                                */
/* Register template: uart::SRT                                            */
/* Source filename: DW_apb_uart.csr, line: 3212                            */
/* Field member: uart::SRT.RSVD_SRT_31to2                                  */
/* Source filename: DW_apb_uart.csr, line: 3262                            */
#define UART_SRT_RSVD_SRT_31TO2_MSB 31u
#define UART_SRT_RSVD_SRT_31TO2_LSB 2u
#define UART_SRT_RSVD_SRT_31TO2_WIDTH 30u
#define UART_SRT_RSVD_SRT_31TO2_READ_ACCESS 1u
#define UART_SRT_RSVD_SRT_31TO2_WRITE_ACCESS 0u
#define UART_SRT_RSVD_SRT_31TO2_RESET 0x00000000ul
#define UART_SRT_RSVD_SRT_31TO2_FIELD_MASK 0xfffffffcul
#define UART_SRT_RSVD_SRT_31TO2_GET(x) (((x) & 0xfffffffcul) >> 2)
#define UART_SRT_RSVD_SRT_31TO2_SET(x) (((x) << 2) & 0xfffffffcul)
#define UART_SRT_RSVD_SRT_31TO2_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffcul) | ((r) & 0x00000003ul))
/* Field member: uart::SRT.SRT                                             */
/* Source filename: DW_apb_uart.csr, line: 3222                            */
#define UART_SRT_SRT_MSB 1u
#define UART_SRT_SRT_LSB 0u
#define UART_SRT_SRT_WIDTH 2u
#define UART_SRT_SRT_READ_ACCESS 1u
#define UART_SRT_SRT_WRITE_ACCESS 1u
#define UART_SRT_SRT_RESET 0x0u
#define UART_SRT_SRT_FIELD_MASK 0x00000003ul
#define UART_SRT_SRT_GET(x) ((x) & 0x00000003ul)
#define UART_SRT_SRT_SET(x) ((x) & 0x00000003ul)
#define UART_SRT_SRT_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: uart::STET                                               */
/* Register template: uart::STET                                           */
/* Source filename: DW_apb_uart.csr, line: 3271                            */
/* Field member: uart::STET.RSVD_STET_31to2                                */
/* Source filename: DW_apb_uart.csr, line: 3322                            */
#define UART_STET_RSVD_STET_31TO2_MSB 31u
#define UART_STET_RSVD_STET_31TO2_LSB 2u
#define UART_STET_RSVD_STET_31TO2_WIDTH 30u
#define UART_STET_RSVD_STET_31TO2_READ_ACCESS 1u
#define UART_STET_RSVD_STET_31TO2_WRITE_ACCESS 0u
#define UART_STET_RSVD_STET_31TO2_RESET 0x00000000ul
#define UART_STET_RSVD_STET_31TO2_FIELD_MASK 0xfffffffcul
#define UART_STET_RSVD_STET_31TO2_GET(x) (((x) & 0xfffffffcul) >> 2)
#define UART_STET_RSVD_STET_31TO2_SET(x) (((x) << 2) & 0xfffffffcul)
#define UART_STET_RSVD_STET_31TO2_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffcul) | ((r) & 0x00000003ul))
/* Field member: uart::STET.STET                                           */
/* Source filename: DW_apb_uart.csr, line: 3284                            */
#define UART_STET_STET_MSB 1u
#define UART_STET_STET_LSB 0u
#define UART_STET_STET_WIDTH 2u
#define UART_STET_STET_READ_ACCESS 1u
#define UART_STET_STET_WRITE_ACCESS 1u
#define UART_STET_STET_RESET 0x0u
#define UART_STET_STET_FIELD_MASK 0x00000003ul
#define UART_STET_STET_GET(x) ((x) & 0x00000003ul)
#define UART_STET_STET_SET(x) ((x) & 0x00000003ul)
#define UART_STET_STET_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: uart::HTX                                                */
/* Register template: uart::HTX                                            */
/* Source filename: DW_apb_uart.csr, line: 3331                            */
/* Field member: uart::HTX.RSVD_HTX_31to1                                  */
/* Source filename: DW_apb_uart.csr, line: 3364                            */
#define UART_HTX_RSVD_HTX_31TO1_MSB 31u
#define UART_HTX_RSVD_HTX_31TO1_LSB 1u
#define UART_HTX_RSVD_HTX_31TO1_WIDTH 31u
#define UART_HTX_RSVD_HTX_31TO1_READ_ACCESS 1u
#define UART_HTX_RSVD_HTX_31TO1_WRITE_ACCESS 0u
#define UART_HTX_RSVD_HTX_31TO1_RESET 0x00000000ul
#define UART_HTX_RSVD_HTX_31TO1_FIELD_MASK 0xfffffffeul
#define UART_HTX_RSVD_HTX_31TO1_GET(x) (((x) & 0xfffffffeul) >> 1)
#define UART_HTX_RSVD_HTX_31TO1_SET(x) (((x) << 1) & 0xfffffffeul)
#define UART_HTX_RSVD_HTX_31TO1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: uart::HTX.HTX                                             */
/* Source filename: DW_apb_uart.csr, line: 3336                            */
#define UART_HTX_HTX_MSB 0u
#define UART_HTX_HTX_LSB 0u
#define UART_HTX_HTX_WIDTH 1u
#define UART_HTX_HTX_READ_ACCESS 1u
#define UART_HTX_HTX_WRITE_ACCESS 1u
#define UART_HTX_HTX_RESET 0x0u
#define UART_HTX_HTX_FIELD_MASK 0x00000001ul
#define UART_HTX_HTX_GET(x) ((x) & 0x00000001ul)
#define UART_HTX_HTX_SET(x) ((x) & 0x00000001ul)
#define UART_HTX_HTX_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::DMASA                                              */
/* Register template: uart::DMASA                                          */
/* Source filename: DW_apb_uart.csr, line: 3373                            */
/* Field member: uart::DMASA.RSVD_DMASA_31to1                              */
/* Source filename: DW_apb_uart.csr, line: 3405                            */
#define UART_DMASA_RSVD_DMASA_31TO1_MSB 31u
#define UART_DMASA_RSVD_DMASA_31TO1_LSB 1u
#define UART_DMASA_RSVD_DMASA_31TO1_WIDTH 31u
#define UART_DMASA_RSVD_DMASA_31TO1_READ_ACCESS 1u
#define UART_DMASA_RSVD_DMASA_31TO1_WRITE_ACCESS 0u
#define UART_DMASA_RSVD_DMASA_31TO1_RESET 0x00000000ul
#define UART_DMASA_RSVD_DMASA_31TO1_FIELD_MASK 0xfffffffeul
#define UART_DMASA_RSVD_DMASA_31TO1_GET(x) (((x) & 0xfffffffeul) >> 1)
#define UART_DMASA_RSVD_DMASA_31TO1_SET(x) (((x) << 1) & 0xfffffffeul)
#define UART_DMASA_RSVD_DMASA_31TO1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: uart::DMASA.DMASA                                         */
/* Source filename: DW_apb_uart.csr, line: 3379                            */
#define UART_DMASA_DMASA_MSB 0u
#define UART_DMASA_DMASA_LSB 0u
#define UART_DMASA_DMASA_WIDTH 1u
#define UART_DMASA_DMASA_READ_ACCESS 1u
#define UART_DMASA_DMASA_WRITE_ACCESS 0u
#define UART_DMASA_DMASA_RESET 0x0u
#define UART_DMASA_DMASA_FIELD_MASK 0x00000001ul
#define UART_DMASA_DMASA_GET(x) ((x) & 0x00000001ul)
#define UART_DMASA_DMASA_SET(x) ((x) & 0x00000001ul)
#define UART_DMASA_DMASA_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: uart::DLF                                                */
/* Register template: uart::DLF                                            */
/* Source filename: DW_apb_uart.csr, line: 3413                            */
/* Field member: uart::DLF.RSVD_DLF                                        */
/* Source filename: DW_apb_uart.csr, line: 3435                            */
#define UART_DLF_RSVD_DLF_MSB 31u
#define UART_DLF_RSVD_DLF_LSB 4u
#define UART_DLF_RSVD_DLF_WIDTH 28u
#define UART_DLF_RSVD_DLF_READ_ACCESS 1u
#define UART_DLF_RSVD_DLF_WRITE_ACCESS 0u
#define UART_DLF_RSVD_DLF_RESET 0x0000000ul
#define UART_DLF_RSVD_DLF_FIELD_MASK 0xfffffff0ul
#define UART_DLF_RSVD_DLF_GET(x) (((x) & 0xfffffff0ul) >> 4)
#define UART_DLF_RSVD_DLF_SET(x) (((x) << 4) & 0xfffffff0ul)
#define UART_DLF_RSVD_DLF_MODIFY(r, x) \
   ((((x) << 4) & 0xfffffff0ul) | ((r) & 0x0000000ful))
/* Field member: uart::DLF.DLF                                             */
/* Source filename: DW_apb_uart.csr, line: 3422                            */
#define UART_DLF_DLF_MSB 3u
#define UART_DLF_DLF_LSB 0u
#define UART_DLF_DLF_WIDTH 4u
#define UART_DLF_DLF_READ_ACCESS 1u
#define UART_DLF_DLF_WRITE_ACCESS 1u
#define UART_DLF_DLF_RESET 0x0u
#define UART_DLF_DLF_FIELD_MASK 0x0000000ful
#define UART_DLF_DLF_GET(x) ((x) & 0x0000000ful)
#define UART_DLF_DLF_SET(x) ((x) & 0x0000000ful)
#define UART_DLF_DLF_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: uart::REG_TIMEOUT_RST                                    */
/* Register template: uart::REG_TIMEOUT_RST                                */
/* Source filename: DW_apb_uart.csr, line: 3444                            */
/* Field member: uart::REG_TIMEOUT_RST.RSVD_REG_TIMEOUT_RST                */
/* Source filename: DW_apb_uart.csr, line: 3468                            */
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_MSB 31u
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_LSB 4u
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_WIDTH 28u
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_READ_ACCESS 1u
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_WRITE_ACCESS 0u
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_RESET 0x0000000ul
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_FIELD_MASK 0xfffffff0ul
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_GET(x) \
   (((x) & 0xfffffff0ul) >> 4)
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_SET(x) \
   (((x) << 4) & 0xfffffff0ul)
#define UART_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_MODIFY(r, x) \
   ((((x) << 4) & 0xfffffff0ul) | ((r) & 0x0000000ful))
/* Field member: uart::REG_TIMEOUT_RST.REG_TIMEOUT_RST                     */
/* Source filename: DW_apb_uart.csr, line: 3460                            */
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_MSB 3u
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_LSB 0u
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_WIDTH 4u
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_READ_ACCESS 1u
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_WRITE_ACCESS 1u
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_RESET 0x8u
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_FIELD_MASK 0x0000000ful
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_GET(x) ((x) & 0x0000000ful)
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_SET(x) ((x) & 0x0000000ful)
#define UART_REG_TIMEOUT_RST_REG_TIMEOUT_RST_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: uart::CPR                                                */
/* Register template: uart::CPR                                            */
/* Source filename: DW_apb_uart.csr, line: 3477                            */
/* Field member: uart::CPR.RSVD_CPR_31to24                                 */
/* Source filename: DW_apb_uart.csr, line: 3750                            */
#define UART_CPR_RSVD_CPR_31TO24_MSB 31u
#define UART_CPR_RSVD_CPR_31TO24_LSB 24u
#define UART_CPR_RSVD_CPR_31TO24_WIDTH 8u
#define UART_CPR_RSVD_CPR_31TO24_READ_ACCESS 1u
#define UART_CPR_RSVD_CPR_31TO24_WRITE_ACCESS 0u
#define UART_CPR_RSVD_CPR_31TO24_RESET 0x00u
#define UART_CPR_RSVD_CPR_31TO24_FIELD_MASK 0xff000000ul
#define UART_CPR_RSVD_CPR_31TO24_GET(x) (((x) & 0xff000000ul) >> 24)
#define UART_CPR_RSVD_CPR_31TO24_SET(x) (((x) << 24) & 0xff000000ul)
#define UART_CPR_RSVD_CPR_31TO24_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: uart::CPR.FIFO_MODE                                       */
/* Source filename: DW_apb_uart.csr, line: 3704                            */
#define UART_CPR_FIFO_MODE_MSB 23u
#define UART_CPR_FIFO_MODE_LSB 16u
#define UART_CPR_FIFO_MODE_WIDTH 8u
#define UART_CPR_FIFO_MODE_READ_ACCESS 1u
#define UART_CPR_FIFO_MODE_WRITE_ACCESS 0u
#define UART_CPR_FIFO_MODE_RESET 0x04u
#define UART_CPR_FIFO_MODE_FIELD_MASK 0x00ff0000ul
#define UART_CPR_FIFO_MODE_GET(x) (((x) & 0x00ff0000ul) >> 16)
#define UART_CPR_FIFO_MODE_SET(x) (((x) << 16) & 0x00ff0000ul)
#define UART_CPR_FIFO_MODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: uart::CPR.RSVD_CPR_15to14                                 */
/* Source filename: DW_apb_uart.csr, line: 3697                            */
#define UART_CPR_RSVD_CPR_15TO14_MSB 15u
#define UART_CPR_RSVD_CPR_15TO14_LSB 14u
#define UART_CPR_RSVD_CPR_15TO14_WIDTH 2u
#define UART_CPR_RSVD_CPR_15TO14_READ_ACCESS 1u
#define UART_CPR_RSVD_CPR_15TO14_WRITE_ACCESS 0u
#define UART_CPR_RSVD_CPR_15TO14_RESET 0x0u
#define UART_CPR_RSVD_CPR_15TO14_FIELD_MASK 0x0000c000ul
#define UART_CPR_RSVD_CPR_15TO14_GET(x) (((x) & 0x0000c000ul) >> 14)
#define UART_CPR_RSVD_CPR_15TO14_SET(x) (((x) << 14) & 0x0000c000ul)
#define UART_CPR_RSVD_CPR_15TO14_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000ul) | ((r) & 0xffff3ffful))
/* Field member: uart::CPR.DMA_EXTRA                                       */
/* Source filename: DW_apb_uart.csr, line: 3679                            */
#define UART_CPR_DMA_EXTRA_MSB 13u
#define UART_CPR_DMA_EXTRA_LSB 13u
#define UART_CPR_DMA_EXTRA_WIDTH 1u
#define UART_CPR_DMA_EXTRA_READ_ACCESS 1u
#define UART_CPR_DMA_EXTRA_WRITE_ACCESS 0u
#define UART_CPR_DMA_EXTRA_RESET 0x0u
#define UART_CPR_DMA_EXTRA_FIELD_MASK 0x00002000ul
#define UART_CPR_DMA_EXTRA_GET(x) (((x) & 0x00002000ul) >> 13)
#define UART_CPR_DMA_EXTRA_SET(x) (((x) << 13) & 0x00002000ul)
#define UART_CPR_DMA_EXTRA_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: uart::CPR.UART_ADD_ENCODED_PARAMS                         */
/* Source filename: DW_apb_uart.csr, line: 3660                            */
#define UART_CPR_UART_ADD_ENCODED_PARAMS_MSB 12u
#define UART_CPR_UART_ADD_ENCODED_PARAMS_LSB 12u
#define UART_CPR_UART_ADD_ENCODED_PARAMS_WIDTH 1u
#define UART_CPR_UART_ADD_ENCODED_PARAMS_READ_ACCESS 1u
#define UART_CPR_UART_ADD_ENCODED_PARAMS_WRITE_ACCESS 0u
#define UART_CPR_UART_ADD_ENCODED_PARAMS_RESET 0x1u
#define UART_CPR_UART_ADD_ENCODED_PARAMS_FIELD_MASK 0x00001000ul
#define UART_CPR_UART_ADD_ENCODED_PARAMS_GET(x) (((x) & 0x00001000ul) >> 12)
#define UART_CPR_UART_ADD_ENCODED_PARAMS_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define UART_CPR_UART_ADD_ENCODED_PARAMS_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: uart::CPR.SHADOW                                          */
/* Source filename: DW_apb_uart.csr, line: 3642                            */
#define UART_CPR_SHADOW_MSB 11u
#define UART_CPR_SHADOW_LSB 11u
#define UART_CPR_SHADOW_WIDTH 1u
#define UART_CPR_SHADOW_READ_ACCESS 1u
#define UART_CPR_SHADOW_WRITE_ACCESS 0u
#define UART_CPR_SHADOW_RESET 0x1u
#define UART_CPR_SHADOW_FIELD_MASK 0x00000800ul
#define UART_CPR_SHADOW_GET(x) (((x) & 0x00000800ul) >> 11)
#define UART_CPR_SHADOW_SET(x) (((x) << 11) & 0x00000800ul)
#define UART_CPR_SHADOW_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: uart::CPR.FIFO_STAT                                       */
/* Source filename: DW_apb_uart.csr, line: 3624                            */
#define UART_CPR_FIFO_STAT_MSB 10u
#define UART_CPR_FIFO_STAT_LSB 10u
#define UART_CPR_FIFO_STAT_WIDTH 1u
#define UART_CPR_FIFO_STAT_READ_ACCESS 1u
#define UART_CPR_FIFO_STAT_WRITE_ACCESS 0u
#define UART_CPR_FIFO_STAT_RESET 0x1u
#define UART_CPR_FIFO_STAT_FIELD_MASK 0x00000400ul
#define UART_CPR_FIFO_STAT_GET(x) (((x) & 0x00000400ul) >> 10)
#define UART_CPR_FIFO_STAT_SET(x) (((x) << 10) & 0x00000400ul)
#define UART_CPR_FIFO_STAT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: uart::CPR.FIFO_ACCESS                                     */
/* Source filename: DW_apb_uart.csr, line: 3606                            */
#define UART_CPR_FIFO_ACCESS_MSB 9u
#define UART_CPR_FIFO_ACCESS_LSB 9u
#define UART_CPR_FIFO_ACCESS_WIDTH 1u
#define UART_CPR_FIFO_ACCESS_READ_ACCESS 1u
#define UART_CPR_FIFO_ACCESS_WRITE_ACCESS 0u
#define UART_CPR_FIFO_ACCESS_RESET 0x1u
#define UART_CPR_FIFO_ACCESS_FIELD_MASK 0x00000200ul
#define UART_CPR_FIFO_ACCESS_GET(x) (((x) & 0x00000200ul) >> 9)
#define UART_CPR_FIFO_ACCESS_SET(x) (((x) << 9) & 0x00000200ul)
#define UART_CPR_FIFO_ACCESS_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: uart::CPR.ADDITIONAL_FEAT                                 */
/* Source filename: DW_apb_uart.csr, line: 3587                            */
#define UART_CPR_ADDITIONAL_FEAT_MSB 8u
#define UART_CPR_ADDITIONAL_FEAT_LSB 8u
#define UART_CPR_ADDITIONAL_FEAT_WIDTH 1u
#define UART_CPR_ADDITIONAL_FEAT_READ_ACCESS 1u
#define UART_CPR_ADDITIONAL_FEAT_WRITE_ACCESS 0u
#define UART_CPR_ADDITIONAL_FEAT_RESET 0x1u
#define UART_CPR_ADDITIONAL_FEAT_FIELD_MASK 0x00000100ul
#define UART_CPR_ADDITIONAL_FEAT_GET(x) (((x) & 0x00000100ul) >> 8)
#define UART_CPR_ADDITIONAL_FEAT_SET(x) (((x) << 8) & 0x00000100ul)
#define UART_CPR_ADDITIONAL_FEAT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: uart::CPR.SIR_LP_MODE                                     */
/* Source filename: DW_apb_uart.csr, line: 3569                            */
#define UART_CPR_SIR_LP_MODE_MSB 7u
#define UART_CPR_SIR_LP_MODE_LSB 7u
#define UART_CPR_SIR_LP_MODE_WIDTH 1u
#define UART_CPR_SIR_LP_MODE_READ_ACCESS 1u
#define UART_CPR_SIR_LP_MODE_WRITE_ACCESS 0u
#define UART_CPR_SIR_LP_MODE_RESET 0x0u
#define UART_CPR_SIR_LP_MODE_FIELD_MASK 0x00000080ul
#define UART_CPR_SIR_LP_MODE_GET(x) (((x) & 0x00000080ul) >> 7)
#define UART_CPR_SIR_LP_MODE_SET(x) (((x) << 7) & 0x00000080ul)
#define UART_CPR_SIR_LP_MODE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: uart::CPR.SIR_MODE                                        */
/* Source filename: DW_apb_uart.csr, line: 3551                            */
#define UART_CPR_SIR_MODE_MSB 6u
#define UART_CPR_SIR_MODE_LSB 6u
#define UART_CPR_SIR_MODE_WIDTH 1u
#define UART_CPR_SIR_MODE_READ_ACCESS 1u
#define UART_CPR_SIR_MODE_WRITE_ACCESS 0u
#define UART_CPR_SIR_MODE_RESET 0x0u
#define UART_CPR_SIR_MODE_FIELD_MASK 0x00000040ul
#define UART_CPR_SIR_MODE_GET(x) (((x) & 0x00000040ul) >> 6)
#define UART_CPR_SIR_MODE_SET(x) (((x) << 6) & 0x00000040ul)
#define UART_CPR_SIR_MODE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: uart::CPR.THRE_MODE                                       */
/* Source filename: DW_apb_uart.csr, line: 3533                            */
#define UART_CPR_THRE_MODE_MSB 5u
#define UART_CPR_THRE_MODE_LSB 5u
#define UART_CPR_THRE_MODE_WIDTH 1u
#define UART_CPR_THRE_MODE_READ_ACCESS 1u
#define UART_CPR_THRE_MODE_WRITE_ACCESS 0u
#define UART_CPR_THRE_MODE_RESET 0x1u
#define UART_CPR_THRE_MODE_FIELD_MASK 0x00000020ul
#define UART_CPR_THRE_MODE_GET(x) (((x) & 0x00000020ul) >> 5)
#define UART_CPR_THRE_MODE_SET(x) (((x) << 5) & 0x00000020ul)
#define UART_CPR_THRE_MODE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: uart::CPR.AFCE_MODE                                       */
/* Source filename: DW_apb_uart.csr, line: 3515                            */
#define UART_CPR_AFCE_MODE_MSB 4u
#define UART_CPR_AFCE_MODE_LSB 4u
#define UART_CPR_AFCE_MODE_WIDTH 1u
#define UART_CPR_AFCE_MODE_READ_ACCESS 1u
#define UART_CPR_AFCE_MODE_WRITE_ACCESS 0u
#define UART_CPR_AFCE_MODE_RESET 0x0u
#define UART_CPR_AFCE_MODE_FIELD_MASK 0x00000010ul
#define UART_CPR_AFCE_MODE_GET(x) (((x) & 0x00000010ul) >> 4)
#define UART_CPR_AFCE_MODE_SET(x) (((x) << 4) & 0x00000010ul)
#define UART_CPR_AFCE_MODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: uart::CPR.RSVD_CPR_3to2                                   */
/* Source filename: DW_apb_uart.csr, line: 3508                            */
#define UART_CPR_RSVD_CPR_3TO2_MSB 3u
#define UART_CPR_RSVD_CPR_3TO2_LSB 2u
#define UART_CPR_RSVD_CPR_3TO2_WIDTH 2u
#define UART_CPR_RSVD_CPR_3TO2_READ_ACCESS 1u
#define UART_CPR_RSVD_CPR_3TO2_WRITE_ACCESS 0u
#define UART_CPR_RSVD_CPR_3TO2_RESET 0x0u
#define UART_CPR_RSVD_CPR_3TO2_FIELD_MASK 0x0000000cul
#define UART_CPR_RSVD_CPR_3TO2_GET(x) (((x) & 0x0000000cul) >> 2)
#define UART_CPR_RSVD_CPR_3TO2_SET(x) (((x) << 2) & 0x0000000cul)
#define UART_CPR_RSVD_CPR_3TO2_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000cul) | ((r) & 0xfffffff3ul))
/* Field member: uart::CPR.APB_DATA_WIDTH                                  */
/* Source filename: DW_apb_uart.csr, line: 3486                            */
#define UART_CPR_APB_DATA_WIDTH_MSB 1u
#define UART_CPR_APB_DATA_WIDTH_LSB 0u
#define UART_CPR_APB_DATA_WIDTH_WIDTH 2u
#define UART_CPR_APB_DATA_WIDTH_READ_ACCESS 1u
#define UART_CPR_APB_DATA_WIDTH_WRITE_ACCESS 0u
#define UART_CPR_APB_DATA_WIDTH_RESET 0x2u
#define UART_CPR_APB_DATA_WIDTH_FIELD_MASK 0x00000003ul
#define UART_CPR_APB_DATA_WIDTH_GET(x) ((x) & 0x00000003ul)
#define UART_CPR_APB_DATA_WIDTH_SET(x) ((x) & 0x00000003ul)
#define UART_CPR_APB_DATA_WIDTH_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: uart::UCV                                                */
/* Register template: uart::UCV                                            */
/* Source filename: DW_apb_uart.csr, line: 3758                            */
/* Field member: uart::UCV.UART_Component_Version                          */
/* Source filename: DW_apb_uart.csr, line: 3768                            */
#define UART_UCV_UART_COMPONENT_VERSION_MSB 31u
#define UART_UCV_UART_COMPONENT_VERSION_LSB 0u
#define UART_UCV_UART_COMPONENT_VERSION_WIDTH 32u
#define UART_UCV_UART_COMPONENT_VERSION_READ_ACCESS 1u
#define UART_UCV_UART_COMPONENT_VERSION_WRITE_ACCESS 0u
#define UART_UCV_UART_COMPONENT_VERSION_RESET 0x3430322aul
#define UART_UCV_UART_COMPONENT_VERSION_FIELD_MASK 0xfffffffful
#define UART_UCV_UART_COMPONENT_VERSION_GET(x) ((x) & 0xfffffffful)
#define UART_UCV_UART_COMPONENT_VERSION_SET(x) ((x) & 0xfffffffful)
#define UART_UCV_UART_COMPONENT_VERSION_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: uart::CTR                                                */
/* Register template: uart::CTR                                            */
/* Source filename: DW_apb_uart.csr, line: 3777                            */
/* Field member: uart::CTR.Peripheral_ID                                   */
/* Source filename: DW_apb_uart.csr, line: 3787                            */
#define UART_CTR_PERIPHERAL_ID_MSB 31u
#define UART_CTR_PERIPHERAL_ID_LSB 0u
#define UART_CTR_PERIPHERAL_ID_WIDTH 32u
#define UART_CTR_PERIPHERAL_ID_READ_ACCESS 1u
#define UART_CTR_PERIPHERAL_ID_WRITE_ACCESS 0u
#define UART_CTR_PERIPHERAL_ID_RESET 0x44570110ul
#define UART_CTR_PERIPHERAL_ID_FIELD_MASK 0xfffffffful
#define UART_CTR_PERIPHERAL_ID_GET(x) ((x) & 0xfffffffful)
#define UART_CTR_PERIPHERAL_ID_SET(x) ((x) & 0xfffffffful)
#define UART_CTR_PERIPHERAL_ID_MODIFY(r, x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Union: uart::RBR                                            */
/* Source filename: DW_apb_uart.csr, line: 21                              */
typedef union {
   uint32_t RBR; /**< Offset 0x0 (R) */
   volatile uint32_t DLL; /**< Offset 0x0 (R/W) */
   volatile uint32_t THR; /**< Offset 0x0 (R/W) */
} Uart_RBR, *PTR_Uart_RBR;

/* Typedef for Union: uart::IER                                            */
/* Source filename: DW_apb_uart.csr, line: 159                             */
typedef union {
   volatile uint32_t IER; /**< Offset 0x0 (R/W) */
   volatile uint32_t DLH; /**< Offset 0x0 (R/W) */
} Uart_IER, *PTR_Uart_IER;

/* Typedef for Union: uart::IIR                                            */
/* Source filename: DW_apb_uart.csr, line: 358                             */
typedef union {
   uint32_t IIR; /**< Offset 0x0 (R) */
   volatile uint32_t FCR; /**< Offset 0x0 (R/W) */
} Uart_IIR, *PTR_Uart_IIR;

/* Typedef for Union: uart::SRBR0                                          */
/* Source filename: DW_apb_uart.csr, line: 1696                            */
typedef union {
   uint32_t SRBR0; /**< Offset 0x0 (R) */
   volatile uint32_t STHR0; /**< Offset 0x0 (R/W) */
} Uart_SRBR0, *PTR_Uart_SRBR0;

/* Typedef for Union: uart::SRBR1                                          */
/* Source filename: DW_apb_uart.csr, line: 1816                            */
typedef union {
   uint32_t SRBR1; /**< Offset 0x0 (R) */
   volatile uint32_t STHR1; /**< Offset 0x0 (R/W) */
} Uart_SRBR1, *PTR_Uart_SRBR1;

/* Typedef for Union: uart::SRBR2                                          */
/* Source filename: DW_apb_uart.csr, line: 1862                            */
typedef union {
   uint32_t SRBR2; /**< Offset 0x0 (R) */
   volatile uint32_t STHR2; /**< Offset 0x0 (R/W) */
} Uart_SRBR2, *PTR_Uart_SRBR2;

/* Typedef for Union: uart::SRBR3                                          */
/* Source filename: DW_apb_uart.csr, line: 1908                            */
typedef union {
   uint32_t SRBR3; /**< Offset 0x0 (R) */
   volatile uint32_t STHR3; /**< Offset 0x0 (R/W) */
} Uart_SRBR3, *PTR_Uart_SRBR3;

/* Typedef for Union: uart::SRBR4                                          */
/* Source filename: DW_apb_uart.csr, line: 1954                            */
typedef union {
   uint32_t SRBR4; /**< Offset 0x0 (R) */
   volatile uint32_t STHR4; /**< Offset 0x0 (R/W) */
} Uart_SRBR4, *PTR_Uart_SRBR4;

/* Typedef for Union: uart::SRBR5                                          */
/* Source filename: DW_apb_uart.csr, line: 2000                            */
typedef union {
   uint32_t SRBR5; /**< Offset 0x0 (R) */
   volatile uint32_t STHR5; /**< Offset 0x0 (R/W) */
} Uart_SRBR5, *PTR_Uart_SRBR5;

/* Typedef for Union: uart::SRBR6                                          */
/* Source filename: DW_apb_uart.csr, line: 2046                            */
typedef union {
   uint32_t SRBR6; /**< Offset 0x0 (R) */
   volatile uint32_t STHR6; /**< Offset 0x0 (R/W) */
} Uart_SRBR6, *PTR_Uart_SRBR6;

/* Typedef for Union: uart::SRBR7                                          */
/* Source filename: DW_apb_uart.csr, line: 2092                            */
typedef union {
   uint32_t SRBR7; /**< Offset 0x0 (R) */
   volatile uint32_t STHR7; /**< Offset 0x0 (R/W) */
} Uart_SRBR7, *PTR_Uart_SRBR7;

/* Typedef for Union: uart::SRBR8                                          */
/* Source filename: DW_apb_uart.csr, line: 2138                            */
typedef union {
   uint32_t SRBR8; /**< Offset 0x0 (R) */
   volatile uint32_t STHR8; /**< Offset 0x0 (R/W) */
} Uart_SRBR8, *PTR_Uart_SRBR8;

/* Typedef for Union: uart::SRBR9                                          */
/* Source filename: DW_apb_uart.csr, line: 2184                            */
typedef union {
   uint32_t SRBR9; /**< Offset 0x0 (R) */
   volatile uint32_t STHR9; /**< Offset 0x0 (R/W) */
} Uart_SRBR9, *PTR_Uart_SRBR9;

/* Typedef for Union: uart::SRBR10                                         */
/* Source filename: DW_apb_uart.csr, line: 2230                            */
typedef union {
   uint32_t SRBR10; /**< Offset 0x0 (R) */
   volatile uint32_t STHR10; /**< Offset 0x0 (R/W) */
} Uart_SRBR10, *PTR_Uart_SRBR10;

/* Typedef for Union: uart::SRBR11                                         */
/* Source filename: DW_apb_uart.csr, line: 2276                            */
typedef union {
   uint32_t SRBR11; /**< Offset 0x0 (R) */
   volatile uint32_t STHR11; /**< Offset 0x0 (R/W) */
} Uart_SRBR11, *PTR_Uart_SRBR11;

/* Typedef for Union: uart::SRBR12                                         */
/* Source filename: DW_apb_uart.csr, line: 2322                            */
typedef union {
   uint32_t SRBR12; /**< Offset 0x0 (R) */
   volatile uint32_t STHR12; /**< Offset 0x0 (R/W) */
} Uart_SRBR12, *PTR_Uart_SRBR12;

/* Typedef for Union: uart::SRBR13                                         */
/* Source filename: DW_apb_uart.csr, line: 2368                            */
typedef union {
   uint32_t SRBR13; /**< Offset 0x0 (R) */
   volatile uint32_t STHR13; /**< Offset 0x0 (R/W) */
} Uart_SRBR13, *PTR_Uart_SRBR13;

/* Typedef for Union: uart::SRBR14                                         */
/* Source filename: DW_apb_uart.csr, line: 2414                            */
typedef union {
   uint32_t SRBR14; /**< Offset 0x0 (R) */
   volatile uint32_t STHR14; /**< Offset 0x0 (R/W) */
} Uart_SRBR14, *PTR_Uart_SRBR14;

/* Typedef for Union: uart::SRBR15                                         */
/* Source filename: DW_apb_uart.csr, line: 2460                            */
typedef union {
   uint32_t SRBR15; /**< Offset 0x0 (R) */
   volatile uint32_t STHR15; /**< Offset 0x0 (R/W) */
} Uart_SRBR15, *PTR_Uart_SRBR15;

/* Typedef for Addressmap: uart                                            */
/* Source filename: DW_apb_uart.csr, line: 3796                            */
typedef struct {
   Uart_RBR RBR; /**< Offset 0x0 (R/W) */
   Uart_IER IER; /**< Offset 0x4 (R/W) */
   Uart_IIR IIR; /**< Offset 0x8 (R/W) */
   volatile uint32_t LCR; /**< Offset 0xc (R/W) */
   volatile uint32_t MCR; /**< Offset 0x10 (R/W) */
   uint32_t LSR; /**< Offset 0x14 (R) */
   uint32_t MSR; /**< Offset 0x18 (R) */
   volatile uint32_t SCR; /**< Offset 0x1c (R/W) */
   uint8_t _pad0[0x10];
   Uart_SRBR0 SRBR0; /**< Offset 0x30 (R/W) */
   Uart_SRBR1 SRBR1; /**< Offset 0x34 (R/W) */
   Uart_SRBR2 SRBR2; /**< Offset 0x38 (R/W) */
   Uart_SRBR3 SRBR3; /**< Offset 0x3c (R/W) */
   Uart_SRBR4 SRBR4; /**< Offset 0x40 (R/W) */
   Uart_SRBR5 SRBR5; /**< Offset 0x44 (R/W) */
   Uart_SRBR6 SRBR6; /**< Offset 0x48 (R/W) */
   Uart_SRBR7 SRBR7; /**< Offset 0x4c (R/W) */
   Uart_SRBR8 SRBR8; /**< Offset 0x50 (R/W) */
   Uart_SRBR9 SRBR9; /**< Offset 0x54 (R/W) */
   Uart_SRBR10 SRBR10; /**< Offset 0x58 (R/W) */
   Uart_SRBR11 SRBR11; /**< Offset 0x5c (R/W) */
   Uart_SRBR12 SRBR12; /**< Offset 0x60 (R/W) */
   Uart_SRBR13 SRBR13; /**< Offset 0x64 (R/W) */
   Uart_SRBR14 SRBR14; /**< Offset 0x68 (R/W) */
   Uart_SRBR15 SRBR15; /**< Offset 0x6c (R/W) */
   volatile uint32_t FAR; /**< Offset 0x70 (R/W) */
   uint32_t TFR; /**< Offset 0x74 (R) */
   volatile uint32_t RFW; /**< Offset 0x78 (R/W) */
   uint32_t USR; /**< Offset 0x7c (R) */
   uint32_t TFL; /**< Offset 0x80 (R) */
   uint32_t RFL; /**< Offset 0x84 (R) */
   volatile uint32_t SRR; /**< Offset 0x88 (R/W) */
   volatile uint32_t SRTS; /**< Offset 0x8c (R/W) */
   volatile uint32_t SBCR; /**< Offset 0x90 (R/W) */
   volatile uint32_t SDMAM; /**< Offset 0x94 (R/W) */
   volatile uint32_t SFE; /**< Offset 0x98 (R/W) */
   volatile uint32_t SRT; /**< Offset 0x9c (R/W) */
   volatile uint32_t STET; /**< Offset 0xa0 (R/W) */
   volatile uint32_t HTX; /**< Offset 0xa4 (R/W) */
   uint32_t DMASA; /**< Offset 0xa8 (R) */
   uint8_t _pad1[0x14];
   volatile uint32_t DLF; /**< Offset 0xc0 (R/W) */
   uint8_t _pad2[0x10];
   volatile uint32_t REG_TIMEOUT_RST; /**< Offset 0xd4 (R/W) */
   uint8_t _pad3[0x1c];
   uint32_t CPR; /**< Offset 0xf4 (R) */
   uint32_t UCV; /**< Offset 0xf8 (R) */
   uint32_t CTR; /**< Offset 0xfc (R) */
} Uart, *PTR_Uart;

#endif
