/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_21z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg \out_data_reg[32] ;
  always_latch
    if (!clkin_data[32]) \out_data_reg[32]  = 1'h0;
    else if (celloutsig_1_18z) \out_data_reg[32]  = in_data[94];
  assign out_data[32] = \out_data_reg[32] ;
  assign celloutsig_0_0z = in_data[13] ^ in_data[3];
  assign celloutsig_1_18z = celloutsig_1_19z ^ celloutsig_1_10z;
  assign celloutsig_0_21z = celloutsig_0_0z ^ out_data[32];
  assign celloutsig_1_0z = in_data[173] ^ in_data[151];
  assign celloutsig_1_19z = celloutsig_1_0z ^ in_data[144];
  assign celloutsig_1_2z = in_data[106] ^ in_data[123];
  assign celloutsig_1_10z = celloutsig_1_19z ^ celloutsig_1_2z;
  assign { out_data[128], out_data[96], out_data[34:33], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 2'h0, celloutsig_0_21z };
endmodule
