Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May 16 20:51:15 2020
| Host         : ARTIFANK-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |              43 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             131 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                             Enable Signal                             |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  clk_generator/inst/o_pixel_clock | vga_controller1/o_x1                                                  |                                                        |                2 |              2 |
|  clk_generator/inst/o_pixel_clock | vga_controller1/o_x1                                                  | vga_controller1/o_x[9]_i_1_n_0                         |                1 |              5 |
|  clk_generator/inst/o_pixel_clock |                                                                       | vga_controller1/h_count[9]_i_1_n_0                     |                3 |              6 |
|  clk_generator/inst/o_pixel_clock | vga_controller1/o_y1                                                  |                                                        |                4 |              7 |
|  i_clk_IBUF_BUFG                  |                                                                       | vga_controller1/SR[0]                                  |                3 |             12 |
|  i_clk_IBUF_BUFG                  | ssd_driver_0/clear                                                    |                                                        |                7 |             16 |
|  i_clk_IBUF_BUFG                  | vga_controller1/E[0]                                                  |                                                        |                6 |             18 |
|  clk_generator/inst/o_pixel_clock |                                                                       |                                                        |                7 |             18 |
|  i_clk_IBUF_BUFG                  | image_selector_0/debounce_up/s_button_up_p_reg_0                      | image_selector_0/debounce_up/s_button_down_p_reg       |               16 |             30 |
|  i_clk_IBUF_BUFG                  |                                                                       | ssd_driver_0/clear                                     |                8 |             32 |
|  i_clk_IBUF_BUFG                  | i_sw_IBUF[0]                                                          | image_selector_0/v_counter                             |                8 |             32 |
|  i_clk_IBUF_BUFG                  | image_selector_0/debounce_down/v_counter0_inferred__0/i__carry__2_n_3 | image_selector_0/debounce_down/v_counter[0]_i_1__0_n_0 |                8 |             32 |
|  i_clk_IBUF_BUFG                  | image_selector_0/debounce_up/v_counter0_inferred__0/i__carry__2_n_3   | image_selector_0/debounce_up/v_counter[0]_i_1_n_0      |                8 |             32 |
|  i_clk_IBUF_BUFG                  |                                                                       |                                                        |               49 |             73 |
+-----------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+


