#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x124f250 .scope module, "tb_full" "tb_full" 2 3;
 .timescale 0 0;
v0x129b400_0 .net "A_to_ALU", 3 0, v0x1298a00_0; 1 drivers
v0x129b5e0_0 .net "Cea", 0 0, v0x129a840_0; 1 drivers
v0x129b660_0 .net "Cei", 0 0, v0x129a910_0; 1 drivers
v0x129b730_0 .net "Cp", 0 0, v0x129a9c0_0; 1 drivers
v0x129b800_0 .net "Ea", 0 0, v0x129aa70_0; 1 drivers
v0x129b8d0_0 .net "Ei", 0 0, v0x129ab50_0; 1 drivers
v0x129b9a0_0 .net "Ep", 0 0, v0x129ac00_0; 1 drivers
v0x129ba70_0 .net "Eu", 0 0, v0x129acc0_0; 1 drivers
v0x129bb40_0 .net "IR_to_Control", 3 0, v0x12991b0_0; 1 drivers
v0x129bc10_0 .net "IR_to_MAR", 3 0, v0x1299050_0; 1 drivers
v0x129bc90_0 .net "La", 0 0, v0x129adf0_0; 1 drivers
v0x129bd60_0 .net "Lb", 0 0, v0x129aea0_0; 1 drivers
v0x129bde0_0 .net "Li", 0 0, v0x129af80_0; 1 drivers
v0x129beb0_0 .net "Lmi", 0 0, v0x129b030_0; 1 drivers
v0x129c000_0 .net "Lmp", 0 0, v0x129b150_0; 1 drivers
v0x129c0d0_0 .net "Lo", 0 0, v0x129b200_0; 1 drivers
v0x129bf30_0 .net "MAR_to_RAM", 3 0, v0x129a020_0; 1 drivers
v0x129c230_0 .net "PC_to_MAR", 3 0, v0x129a5b0_0; 1 drivers
v0x129c350_0 .net "RAM_to_A", 3 0, v0x1299990_0; 1 drivers
v0x129c420_0 .net "RAM_to_IR", 7 0, v0x1299a60_0; 1 drivers
v0x129c550_0 .net "Su", 0 0, v0x129b300_0; 1 drivers
v0x129c5d0_0 .var "clk", 0 0;
v0x129c4a0_0 .var "reset", 0 0;
S_0x129a6f0 .scope module, "example_tbCS" "ControlSequencer" 2 15, 3 2, S_0x124f250;
 .timescale 0 0;
v0x129a840_0 .var "Cea", 0 0;
v0x129a910_0 .var "Cei", 0 0;
v0x129a9c0_0 .var "Cp", 0 0;
v0x129aa70_0 .var "Ea", 0 0;
v0x129ab50_0 .var "Ei", 0 0;
v0x129ac00_0 .var "Ep", 0 0;
v0x129acc0_0 .var "Eu", 0 0;
v0x129ad40_0 .alias "IR_to_Control", 3 0, v0x129bb40_0;
v0x129adf0_0 .var "La", 0 0;
v0x129aea0_0 .var "Lb", 0 0;
v0x129af80_0 .var "Li", 0 0;
v0x129b030_0 .var "Lmi", 0 0;
v0x129b150_0 .var "Lmp", 0 0;
v0x129b200_0 .var "Lo", 0 0;
v0x129b300_0 .var "Su", 0 0;
v0x129b380_0 .net "clk", 0 0, v0x129c5d0_0; 1 drivers
v0x129b280_0 .var "counter_state", 5 0;
v0x129b490_0 .net "reset", 0 0, v0x129c4a0_0; 1 drivers
E_0x1299400 .event negedge, v0x1298960_0;
E_0x129a470 .event negedge, v0x1298ae0_0, v0x1298960_0;
S_0x129a120 .scope module, "example_tbPC" "ProgramCounter" 2 16, 3 109, S_0x124f250;
 .timescale 0 0;
v0x129a210_0 .alias "Cp", 0 0, v0x129b730_0;
v0x129a2d0_0 .alias "Ep", 0 0, v0x129b9a0_0;
v0x129a370_0 .alias "PC_to_MAR", 3 0, v0x129c230_0;
v0x129a3f0_0 .alias "clk", 0 0, v0x129b380_0;
v0x129a530_0 .var "count", 3 0;
v0x129a5b0_0 .var "count_buffer", 3 0;
v0x129a670_0 .alias "reset", 0 0, v0x129b490_0;
S_0x1299bc0 .scope module, "example_tbMAR" "MAR" 2 17, 3 151, S_0x124f250;
 .timescale 0 0;
v0x1299cd0_0 .alias "IR_to_MAR", 3 0, v0x129bc10_0;
v0x1299da0_0 .alias "Lmi", 0 0, v0x129beb0_0;
v0x1299e20_0 .alias "Lmp", 0 0, v0x129c000_0;
v0x1299ec0_0 .alias "MAR_to_RAM", 3 0, v0x129bf30_0;
v0x1299fa0_0 .alias "PC_to_MAR", 3 0, v0x129c230_0;
v0x129a020_0 .var "address", 3 0;
v0x129a0a0_0 .alias "clk", 0 0, v0x129b380_0;
E_0x1298f80 .event edge, v0x1299e20_0, v0x1299fa0_0, v0x1299da0_0, v0x1298e60_0;
S_0x1299430 .scope module, "example_tbRAMRAM" "RAM" 2 18, 3 179, S_0x124f250;
 .timescale 0 0;
v0x1299520_0 .alias "Cea", 0 0, v0x129b5e0_0;
v0x12995c0_0 .alias "Cei", 0 0, v0x129b660_0;
v0x1299660_0 .alias "MAR_to_RAM", 3 0, v0x129bf30_0;
v0x1299700_0 .alias "RAM_to_A", 3 0, v0x129c350_0;
v0x12997e0_0 .alias "RAM_to_IR", 7 0, v0x129c420_0;
v0x1299890_0 .var/i "address", 31 0;
v0x1299910_0 .alias "clk", 0 0, v0x129b380_0;
v0x1299990_0 .var "dataA", 3 0;
v0x1299a60_0 .var "dataIR", 7 0;
v0x1299ae0 .array "ram", 15 0, 7 0;
S_0x1298b80 .scope module, "example_tbIR" "InstructionRegister" 2 19, 3 230, S_0x124f250;
 .timescale 0 0;
v0x1298d00_0 .alias "Ei", 0 0, v0x129b8d0_0;
v0x1298dc0_0 .alias "IR_to_Control", 3 0, v0x129bb40_0;
v0x1298e60_0 .alias "IR_to_MAR", 3 0, v0x129bc10_0;
v0x1298f00_0 .alias "Li", 0 0, v0x129bde0_0;
v0x1298fb0_0 .alias "RAM_to_IR", 7 0, v0x129c420_0;
v0x1299050_0 .var "address_field", 3 0;
v0x1299130_0 .alias "clk", 0 0, v0x129b380_0;
v0x12991b0_0 .var "opcode", 3 0;
v0x1299280_0 .var "operand", 3 0;
v0x1299320_0 .alias "reset", 0 0, v0x129b490_0;
E_0x1298930 .event posedge, v0x1298960_0;
E_0x1298cb0 .event edge, v0x1298f00_0, v0x1298fb0_0;
S_0x121b720 .scope module, "example_tbAR" "ARegister" 2 20, 3 276, S_0x124f250;
 .timescale 0 0;
v0x121d8e0_0 .alias "A_to_ALU", 3 0, v0x129b400_0;
v0x1298770_0 .alias "Ea", 0 0, v0x129b800_0;
v0x1298810_0 .alias "La", 0 0, v0x129bc90_0;
v0x12988b0_0 .alias "RAM_to_A", 3 0, v0x129c350_0;
v0x1298960_0 .alias "clk", 0 0, v0x129b380_0;
v0x1298a00_0 .var "dataALU", 3 0;
v0x1298ae0_0 .alias "reset", 0 0, v0x129b490_0;
E_0x1219270 .event negedge, v0x1298ae0_0;
E_0x1252730 .event edge, v0x1298810_0, v0x12988b0_0;
    .scope S_0x129a6f0;
T_0 ;
    %wait E_0x129a470;
    %load/v 8, v0x129b490_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x129b280_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x129b280_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_0.2, 4;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x129b280_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x129b280_0, 6;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x129b280_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x129a6f0;
T_1 ;
    %wait E_0x1299400;
    %load/v 8, v0x129b280_0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.5, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ac00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129af80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ab50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129adf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aa70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129acc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b200_0, 0, 0;
    %jmp T_1.7;
T_1.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ac00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b150_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129af80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ab50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129adf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aa70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129acc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b200_0, 0, 0;
    %jmp T_1.7;
T_1.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a9c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ac00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129af80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ab50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129adf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aa70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129acc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b200_0, 0, 0;
    %jmp T_1.7;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ac00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a910_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129af80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ab50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129adf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aa70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129acc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b200_0, 0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/v 8, v0x129ad40_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ac00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b030_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129af80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ab50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129adf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aa70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129acc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b200_0, 0, 0;
    %jmp T_1.10;
T_1.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ac00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b030_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129af80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ab50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129adf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aa70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129acc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b200_0, 0, 0;
    %jmp T_1.10;
T_1.10 ;
    %jmp T_1.7;
T_1.4 ;
    %load/v 8, v0x129ad40_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ac00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a840_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129af80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ab50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129adf0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aa70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129acc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b200_0, 0, 0;
    %jmp T_1.12;
T_1.12 ;
    %jmp T_1.7;
T_1.5 ;
    %load/v 8, v0x129ad40_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ac00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129a840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129af80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129ab50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129adf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aa70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129acc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129aea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x129b200_0, 0, 0;
    %jmp T_1.14;
T_1.14 ;
    %jmp T_1.7;
T_1.7 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x129a120;
T_2 ;
    %set/v v0x129a5b0_0, 3, 4;
    %set/v v0x129a530_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x129a120;
T_3 ;
    %wait E_0x1298930;
    %load/v 8, v0x129a2d0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x129a530_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x129a5b0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x129a5b0_0, 0, 3;
T_3.1 ;
    %load/v 8, v0x129a210_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x129a530_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %jmp/0  T_3.4, 8;
    %mov 9, 0, 4;
    %jmp/1  T_3.6, 8;
T_3.4 ; End of true expr.
    %ix/load 0, 1, 0;
    %load/vp0 13, v0x129a530_0, 4;
    %jmp/0  T_3.5, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_3.6;
T_3.5 ;
    %mov 9, 13, 4; Return false value
T_3.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x129a530_0, 0, 9;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x129a120;
T_4 ;
    %wait E_0x1219270;
    %load/v 8, v0x129a670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x129a530_0, 0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1299bc0;
T_5 ;
    %set/v v0x129a020_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x1299bc0;
T_6 ;
    %wait E_0x1298f80;
    %load/v 8, v0x1299e20_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1299fa0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x129a020_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1299da0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x1299cd0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x129a020_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1299430;
T_7 ;
    %set/v v0x1299a60_0, 3, 8;
    %end;
    .thread T_7;
    .scope S_0x1299430;
T_8 ;
    %set/v v0x1299990_0, 3, 4;
    %end;
    .thread T_8;
    .scope S_0x1299430;
T_9 ;
    %set/v v0x1299890_0, 0, 32;
T_9.0 ;
    %load/v 8, v0x1299890_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 3, v0x1299890_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1299ae0, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1299890_0, 32;
    %set/v v0x1299890_0, 8, 32;
    %jmp T_9.0;
T_9.1 ;
    %movi 8, 121, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1299ae0, 0, 8;
t_1 ;
    %movi 8, 48, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1299ae0, 0, 8;
t_2 ;
    %movi 8, 122, 8;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1299ae0, 0, 8;
t_3 ;
    %movi 8, 16, 8;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1299ae0, 0, 8;
t_4 ;
    %movi 8, 240, 8;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1299ae0, 0, 8;
t_5 ;
    %movi 8, 10, 8;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1299ae0, 0, 8;
t_6 ;
    %end;
    .thread T_9;
    .scope S_0x1299430;
T_10 ;
    %wait E_0x1298930;
    %load/v 8, v0x12995c0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 3, v0x1299660_0;
    %load/av 8, v0x1299ae0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1299a60_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1299520_0, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/getv 3, v0x1299660_0;
    %jmp/1 T_10.4, 4;
    %ix/get/s 0, 0, 2;
T_10.4 ;
    %load/avx.p 8, v0x1299ae0, 0;
    %load/avx.p 9, v0x1299ae0, 0;
    %load/avx.p 10, v0x1299ae0, 0;
    %load/avx.p 11, v0x1299ae0, 0;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1299990_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1299a60_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1299990_0, 0, 3;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1298b80;
T_11 ;
    %wait E_0x1298cb0;
    %load/v 8, v0x1298f00_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.2, 4;
    %load/x1p 8, v0x1298fb0_0, 4;
    %jmp T_11.3;
T_11.2 ;
    %mov 8, 2, 4;
T_11.3 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x12991b0_0, 0, 8;
    %load/v 8, v0x1298fb0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1299280_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1298b80;
T_12 ;
    %wait E_0x1298930;
    %load/v 8, v0x1298d00_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x1299280_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1299050_0, 0, 8;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1298b80;
T_13 ;
    %wait E_0x1219270;
    %load/v 8, v0x1299320_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x12991b0_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1299280_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1299050_0, 0, 3;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x121b720;
T_14 ;
    %wait E_0x1252730;
    %load/v 8, v0x1298810_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x12988b0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1298a00_0, 0, 8;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x121b720;
T_15 ;
    %wait E_0x1219270;
    %load/v 8, v0x1298ae0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1298a00_0, 0, 3;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x124f250;
T_16 ;
    %set/v v0x129c5d0_0, 1, 1;
    %set/v v0x129c4a0_0, 1, 1;
    %delay 1, 0;
    %set/v v0x129c4a0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 27 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 1, 0;
    %set/v v0x129c4a0_0, 1, 1;
    %delay 3, 0;
    %vpi_call 2 30 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 32 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 4, 0;
    %vpi_call 2 34 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 36 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 4, 0;
    %vpi_call 2 38 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 40 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 4, 0;
    %vpi_call 2 42 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 44 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 4, 0;
    %vpi_call 2 46 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 48 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 4, 0;
    %vpi_call 2 50 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 52 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 4, 0;
    %vpi_call 2 54 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 56 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 4, 0;
    %vpi_call 2 58 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 60 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 4, 0;
    %vpi_call 2 62 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 6, 0;
    %vpi_call 2 64 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, La=%b, Ea=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, Eu=%b, Lb=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b", $time, v0x129b730_0, v0x129b9a0_0, v0x129b660_0, v0x129b5e0_0, v0x129bc90_0, v0x129b800_0, v0x129b8d0_0, v0x129bde0_0, v0x129c000_0, v0x129beb0_0, v0x129c550_0, v0x129ba70_0, v0x129bd60_0, v0x129c0d0_0, v0x129c230_0, v0x129bf30_0, v0x129c420_0, v0x129bb40_0, v0x129bc10_0, v0x129c350_0, v0x129b400_0;
    %delay 1, 0;
    %vpi_call 2 66 "$finish";
    %end;
    .thread T_16;
    .scope S_0x124f250;
T_17 ;
    %delay 5, 0;
    %load/v 8, v0x129c5d0_0, 1;
    %inv 8, 1;
    %set/v v0x129c5d0_0, 8, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
