<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_registers</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_registers'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_registers')">soc_scu_registers</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.87</td>
<td class="s8 cl rt"><a href="mod1432.html#Line" > 84.38</a></td>
<td class="s5 cl rt"><a href="mod1432.html#Cond" > 59.09</a></td>
<td class="s2 cl rt"><a href="mod1432.html#Toggle" > 23.07</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1432.html#Branch" > 72.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/config_ss/system_control_unit/soc_scu_registers.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/config_ss/system_control_unit/soc_scu_registers.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1432.html#inst_tag_87079"  onclick="showContent('inst_tag_87079')">config_ss_tb.DUT.config_ss.scu.soc_scu_registers</a></td>
<td class="s5 cl rt"> 59.87</td>
<td class="s8 cl rt"><a href="mod1432.html#Line" > 84.38</a></td>
<td class="s5 cl rt"><a href="mod1432.html#Cond" > 59.09</a></td>
<td class="s2 cl rt"><a href="mod1432.html#Toggle" > 23.07</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1432.html#Branch" > 72.92</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_registers'>
<hr>
<a name="inst_tag_87079"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy22.html#tag_urg_inst_87079" >config_ss_tb.DUT.config_ss.scu.soc_scu_registers</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.87</td>
<td class="s8 cl rt"><a href="mod1432.html#Line" > 84.38</a></td>
<td class="s5 cl rt"><a href="mod1432.html#Cond" > 59.09</a></td>
<td class="s2 cl rt"><a href="mod1432.html#Toggle" > 23.07</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1432.html#Branch" > 72.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.87</td>
<td class="s8 cl rt"> 84.38</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s2 cl rt"> 23.07</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.61</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s2 cl rt"> 25.88</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1357.html#inst_tag_82011" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_registers'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1432.html" >soc_scu_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>672</td><td>567</td><td>84.38</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>410</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>416</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>421</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>479</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>483</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>487</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>491</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>495</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>499</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>503</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>507</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>511</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>558</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>562</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>566</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>575</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>580</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>584</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>588</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>592</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>596</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>600</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>633</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>637</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>641</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>646</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>650</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>654</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>658</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>682</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>686</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>690</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>695</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>721</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>725</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>729</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>738</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>762</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>808</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>816</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>857</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>861</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>865</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>869</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>873</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>877</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>881</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>885</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>889</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>893</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>897</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>901</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>905</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>926</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>932</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>957</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1009</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1013</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1017</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1021</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1025</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1029</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1058</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1063</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1067</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1097</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1101</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1109</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1133</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1137</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1179</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1183</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1187</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1191</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1195</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1199</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1203</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1238</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1242</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1270</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1274</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1294</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1324</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1328</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1332</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1336</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1340</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1344</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1363</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1389</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1393</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1397</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1401</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1427</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1431</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1439</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
409                     always @(posedge clk or negedge rst_n)
410        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
411        2/2              else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  
                        MISSING_ELSE
412                     
413                     assign rdat_o = rg_rdat_mux_d;
414                     
415                     always @ (posedge clk, negedge rst_n)
416        2/2              if (!rst_n) rack_o &lt;= 1'b0;
417        1/1              else        rack_o &lt;= |rreq_i;
418                     
419                     
420                     always @ (posedge clk, negedge rst_n)
421        2/2              if (!rst_n) wack_o &lt;= 1'b0;
422        1/1              else        wack_o &lt;= |wreq_i;
423                     
424                     assign rerr_o = 1'h0;
425                     assign werr_o = wreq_i[0] | wreq_i[7] | wreq_i[44]; //RO registers
426                     
427                     //*****************************************************************************
428                     //              Register idRev
429                     //              offset   0x0
430                     //  Location    Attribute   Field Name
431                     //
432                     //  [31:24]     R/O         rev_id
433                     //  [23:16]     R/O         chip_id
434                     //  [15: 0]     R/O         vendor_id
435                     //*****************************************************************************
436                     
437                     assign rg_idrev = {
438                                       rev_id,
439                                       chip_id,
440                                       vendor_id
441                                       };
442                     
443                     //*****************************************************************************
444                     //              Register sw_rst_control
445                     //              offset   0x4
446                     //  Location    Attribute   Field Name
447                     //
448                     //  [31:11]     Rsvd  
449                     //  [10]        R/W         dma_rst           
450                     //  [9]         R/W         emac_rst
451                     //  [8]         R/W         usb_rstn
452                     //  [7]         R/W         ddr_rstn
453                     //  [6]         R/W         fpga1_rstn
454                     //  [5]         R/W         fpga0_rstn
455                     //  [4]         R/W         per_rstn
456                     //  [3]         R/W         acpu_rstn
457                     //  [2]         R/O         sram_rstn
458                     //  [1]         R/O         bus_rstn
459                     //  [0]         R/WAC       bcpu_rstn
460                     //*****************************************************************************
461                     logic status_bcpu_rstn;
462                     
463                     assign rg_sw_rst_control = {
464                                                21'h0,
465                                                dma_rstn,
466                                                emac_rstn,
467                                                usb_rstn,
468                                                ddr_rstn,
469                                                fpga1_rstn,
470                                                fpga0_rstn,
471                                                per_rstn,
472                                                acpu_rstn,
473                                                sram_rstn,
474                                                bus_rstn,
475                                                bcpu_rstn
476                                                };    
477                     
478                     always @(posedge clk or negedge rst_n)
479        2/2              if (!rst_n)                                   dma_rstn  &lt;= 1'b0;
480        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[10]) dma_rstn  &lt;= wdat_i[10];                           
                        MISSING_ELSE
481                                                
482                     always @(posedge clk or negedge rst_n)
483        2/2              if (!rst_n)                                  emac_rstn  &lt;= 1'b0;
484        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[9]) emac_rstn  &lt;= wdat_i[9];
                        MISSING_ELSE
485                     
486                     always @(posedge clk or negedge rst_n)
487        2/2              if (!rst_n)                                  usb_rstn  &lt;= 1'b0;
488        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[8]) usb_rstn &lt;= wdat_i[8];
                        MISSING_ELSE
489                     
490                     always @(posedge clk or negedge rst_n)
491        2/2              if (!rst_n)                                  ddr_rstn  &lt;= 1'b0;
492        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[7]) ddr_rstn  &lt;= wdat_i[7];
                        MISSING_ELSE
493                     
494                     always @(posedge clk or negedge rst_n)
495        2/2              if (!rst_n)                                  fpga1_rstn  &lt;= 1'b0;
496        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[6]) fpga1_rstn  &lt;= wdat_i[6];
                        MISSING_ELSE
497                     
498                     always @(posedge clk or negedge rst_n)
499        2/2              if (!rst_n)                                  fpga0_rstn  &lt;= 1'b0;
500        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[5]) fpga0_rstn  &lt;= wdat_i[5];
                        MISSING_ELSE
501                     
502                     always @(posedge clk or negedge rst_n)
503        2/2              if (!rst_n)                                  per_rstn  &lt;= 1'b0;
504        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[4]) per_rstn  &lt;= wdat_i[4];
                        MISSING_ELSE
505                     
506                     always @(posedge clk or negedge rst_n)
507        2/2              if (!rst_n)                                  acpu_rstn  &lt;= 1'b0;
508        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[3]) acpu_rstn  &lt;= wdat_i[3];
                        MISSING_ELSE
509                     
510                     always @(posedge clk or negedge rst_n_por)
511        1/1              if (!rst_n_por)begin
512        1/1                  bcpu_rstn        &lt;= 1'b0;
513        1/1                  status_bcpu_rstn &lt;= 1'b0;
514                         end    
515        1/1              else if (rg_sw_rst_control_wreq &amp; wstr_b[0]) begin
516        1/1                  bcpu_rstn        &lt;= wdat_i[0];
517        1/1                  status_bcpu_rstn &lt;= ~wdat_i[0];
518                         end    
519        1/1              else if (deassert_bcpu_rstn) begin
520        1/1                  bcpu_rstn  &lt;= 1'b1;
521                         end    
                        MISSING_ELSE
522                     
523                     //*****************************************************************************
524                     //              Register pll_config_0
525                     //              offset   0x8
526                     //  Location    Attribute   Field Name
527                     //
528                     //  [31]        R/WAC       PLL_CONFIG_0_WE 
529                     //  [30:28]     Rsvd             
530                     //  [27:16]     R/W         DSKEWCALIN
531                     //  [15: 9]     Rsvd    
532                     //  [8]         R/W         PLLEN
533                     //  [7]         R/W         DSMEN
534                     //  [6]         R/W         DSKEWFASTCAL
535                     //  [5]         R/W         DSKEWCALEN
536                     //  [ 4: 2]     R/W         DSKEWCALCNT
537                     //  [1]         R/W         DSKEWCALBYP
538                     //  [0]         R/W         DACEN
539                     //*****************************************************************************
540                     logic pll_config_0_we;
541                     logic rg_pll_config_0_wreq_ff;
542                     logic rg_pll_config_0_wdat_ff;
543                     
544                     assign rg_pll_config_0 = {
545                                              pll_config_0_we,
546                                              3'h0,
547                                              dskewcalin,
548                                              7'h0,
549                                              pllen,
550                                              dsmen,
551                                              dskewfastcal,
552                                              dskewcalen,
553                                              dskewcalcnt,
554                                              dskewcalbyp,
555                                              dacen
556                                              };      
557                     always @(posedge clk or negedge rst_n_por)
558        2/2              if (!rst_n_por)rg_pll_config_0_wreq_ff  &lt;= 1'h0;
559        1/1              else           rg_pll_config_0_wreq_ff  &lt;= rg_pll_config_0_wreq;
560                     
561                     always @(posedge clk or negedge rst_n_por)
562        2/2              if (!rst_n_por)                             rg_pll_config_0_wdat_ff  &lt;= 'h0;
563        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[31]) rg_pll_config_0_wdat_ff  &lt;= wdat_i[31];  
                        MISSING_ELSE
564                     
565                     always @(posedge clk or negedge rst_n_por)
566        2/2              if (!rst_n_por)                                                                       pll_config_0_we  &lt;= 1'h0;
567        2/2              else if (!rg_pll_config_0_wreq &amp; rg_pll_config_0_wreq_ff)                             pll_config_0_we  &lt;= rg_pll_config_0_wdat_ff;
568        <font color = "red">1/2     ==>      else if (pll_config_0_we &amp; !rg_pll_config_0_wreq &amp; rg_pll_config_0_wreq_ff &amp; |wstr_b) pll_config_0_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
569                     
570                     always @(posedge clk or negedge rst_n_por)
571        2/2              if (!rst_n_por)                                               dskewcalin  &lt;= 12'h0;
572        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[27] &amp; pll_config_0_we) dskewcalin  &lt;= wdat_i[27:16];
                        MISSING_ELSE
573                     
574                     always @(posedge clk or negedge rst_n)
575        2/2              if (!rst_n)                                                  pllen  &lt;= 1'b1;
576        <font color = "red">1/2     ==>      else if(clr_pllen)                                           pllen  &lt;= 1'b1;</font>
577        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[8] &amp; pll_config_0_we) pllen  &lt;= wdat_i[8];
                        MISSING_ELSE
578                     
579                     always @(posedge clk or negedge rst_n_por)
580        2/2              if (!rst_n_por)                                              dsmen  &lt;= 1'b0;
581        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[7] &amp; pll_config_0_we) dsmen  &lt;= wdat_i[7];
                        MISSING_ELSE
582                                 
583                     always @(posedge clk or negedge rst_n_por)
584        2/2              if (!rst_n_por)                                              dskewfastcal  &lt;= 1'b0;
585        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[6] &amp; pll_config_0_we) dskewfastcal  &lt;= wdat_i[6];
                        MISSING_ELSE
586                     
587                     always @(posedge clk or negedge rst_n_por)
588        2/2              if (!rst_n_por)                                              dskewcalen  &lt;= 1'b0;
589        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[5] &amp; pll_config_0_we) dskewcalen  &lt;= wdat_i[5];
                        MISSING_ELSE
590                     
591                     always @(posedge clk or negedge rst_n_por)
592        2/2              if (!rst_n_por)                                              dskewcalcnt  &lt;= 3'h2;
593        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[4] &amp; pll_config_0_we) dskewcalcnt  &lt;= wdat_i[4:2];
                        MISSING_ELSE
594                     
595                     always @(posedge clk or negedge rst_n_por)
596        2/2              if (!rst_n_por)                                              dskewcalbyp  &lt;= 1'b0;
597        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[1] &amp; pll_config_0_we) dskewcalbyp  &lt;= wdat_i[1];
                        MISSING_ELSE
598                     
599                     always @(posedge clk or negedge rst_n_por)
600        2/2              if (!rst_n_por)                                              dacen  &lt;= 1'b0;
601        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[0] &amp; pll_config_0_we) dacen  &lt;= wdat_i[0];
                        MISSING_ELSE
602                     
603                     
604                     //*****************************************************************************
605                     //              Register pll_config_1
606                     //              offset   0xC
607                     //  Location    Attribute   Field Name
608                     //
609                     //  [31]        R/WAC       PLL_CONFIG_1_WE 
610                     //  [30:22]     Rsvd         
611                     //  [21:16]     R/W         REFDIV
612                     //  [15:14]     Rsvd        
613                     //  [13]        R/W         FOUTVCOEN
614                     //  [12: 8]     R/W         FOUTVCOBYP
615                     //  [ 7: 4]     Rsvd        
616                     //  [ 3: 0]     R/W         FOUTEN
617                     //*****************************************************************************
618                     logic pll_config_1_we;
619                     logic rg_pll_config_1_wreq_ff;
620                     logic rg_pll_config_1_wdat_ff;
621                     
622                     assign rg_pll_config_1 = {
623                                              pll_config_1_we,
624                                              9'h0,
625                                              refdiv,
626                                              2'h0,
627                                              foutvcoen,
628                                              foutvcobyp,
629                                              4'h0,
630                                              fouten
631                                              }; 
632                     always @(posedge clk or negedge rst_n_por)
633        2/2              if (!rst_n_por)rg_pll_config_1_wreq_ff  &lt;= 1'h0;
634        1/1              else           rg_pll_config_1_wreq_ff  &lt;= rg_pll_config_1_wreq;
635                     
636                     always @(posedge clk or negedge rst_n_por)
637        2/2              if (!rst_n_por)                             rg_pll_config_1_wdat_ff  &lt;= 'h0;
638        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[31]) rg_pll_config_1_wdat_ff  &lt;= wdat_i[31];                           </font>
                        MISSING_ELSE
639                     
640                     always @(posedge clk or negedge rst_n_por)
641        2/2              if (!rst_n_por)                                                                       pll_config_1_we  &lt;= 1'h0;
642        <font color = "red">1/2     ==>      else if (!rg_pll_config_1_wreq &amp; rg_pll_config_1_wreq_ff)                             pll_config_1_we  &lt;= rg_pll_config_1_wdat_ff;</font>
643        <font color = "red">1/2     ==>      else if (pll_config_1_we &amp; !rg_pll_config_1_wreq &amp; rg_pll_config_1_wreq_ff &amp; |wstr_b) pll_config_1_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
644                     
645                     always @(posedge clk or negedge rst_n_por)
646        2/2              if (!rst_n_por)                                               refdiv  &lt;= 6'h1;
647        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21] &amp; pll_config_1_we) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
648                     
649                     always @(posedge clk or negedge rst_n_por)
650        2/2              if (!rst_n_por)                                               foutvcoen  &lt;= 1'h0;
651        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13] &amp; pll_config_1_we) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
652                     
653                     always @(posedge clk or negedge rst_n_por)
654        2/2              if (!rst_n_por)                                               foutvcobyp  &lt;= 5'h0;
655        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12] &amp; pll_config_1_we) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
656                     
657                     always @(posedge clk or negedge rst_n_por)
658        2/2              if (!rst_n_por)                                               fouten  &lt;= 4'h3;
659        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3] &amp; pll_config_1_we)  fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
660                     
661                     
662                     //*****************************************************************************
663                     //              Register pll_config_2
664                     //              offset   0x10
665                     //  Location    Attribute   Field Name
666                     //
667                     //  [31]        R/WAC       PLL_CONFIG_2_WE 
668                     //  [30:24]     Rsvd        
669                     //  [23: 0]     R/W         FRAC
670                     //*****************************************************************************
671                     logic pll_config_2_we;
672                     logic rg_pll_config_2_wreq_ff;
673                     logic rg_pll_config_2_wdat_ff;
674                     
675                     assign rg_pll_config_2 = {
676                                       pll_config_2_we,
677                                       7'h0,
678                                       frac
679                                       }; 
680                     
681                     always @(posedge clk or negedge rst_n_por)
682        2/2              if (!rst_n_por) rg_pll_config_2_wreq_ff  &lt;= 1'h0;
683        1/1              else            rg_pll_config_2_wreq_ff  &lt;= rg_pll_config_2_wreq;
684                     
685                     always @(posedge clk or negedge rst_n_por)
686        2/2              if (!rst_n_por)                                 rg_pll_config_2_wdat_ff  &lt;= 'h0;
687        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[31])     rg_pll_config_2_wdat_ff  &lt;= wdat_i[31];                     </font>
                        MISSING_ELSE
688                     
689                     always @(posedge clk or negedge rst_n_por)
690        2/2              if (!rst_n_por)                                                                           pll_config_2_we  &lt;= 1'h0;
691        <font color = "red">1/2     ==>      else if (!rg_pll_config_2_wreq &amp; rg_pll_config_2_wreq_ff )                                pll_config_2_we  &lt;= rg_pll_config_2_wdat_ff;</font>
692        <font color = "red">1/2     ==>      else if (pll_config_2_we &amp; !rg_pll_config_2_wreq &amp; rg_pll_config_2_wreq_ff &amp; |wstr_b)     pll_config_2_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
693                     
694                     always @(posedge clk or negedge rst_n_por)
695        2/2              if (!rst_n_por)                                                   frac  &lt;= 24'h0;
696        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23] &amp; pll_config_2_we)     frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
697                     
698                     
699                     //*****************************************************************************
700                     //              Register pll_config_3
701                     //              offset   0x14
702                     //  Location    Attribute   Field Name
703                     //
704                     //  [31]        R/WAC       PLL_CONFIG_3_WE 
705                     //  [30:8]      Rsvd        
706                     //  [ 7: 4]     R/W         POSTDIV1
707                     //  [ 3: 0]     R/W         POSTDIV0
708                     //*****************************************************************************
709                     logic pll_config_3_we;
710                     logic rg_pll_config_3_wreq_ff;
711                     logic rg_pll_config_3_wdat_ff;
712                     
713                     assign rg_pll_config_3 = {
714                                              pll_config_3_we,
715                                              23'h0,
716                                              postdiv1,
717                                              postdiv0
718                                              }; 
719                     
720                     always @(posedge clk or negedge rst_n_por)
721        2/2              if (!rst_n_por) rg_pll_config_3_wreq_ff  &lt;= 1'h0;
722        1/1              else            rg_pll_config_3_wreq_ff  &lt;= rg_pll_config_3_wreq;                         
723                     
724                     always @(posedge clk or negedge rst_n_por)
725        2/2              if (!rst_n_por)                                 rg_pll_config_3_wdat_ff  &lt;= 'h0;
726        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[31])     rg_pll_config_3_wdat_ff  &lt;= wdat_i[31];   
                        MISSING_ELSE
727                     
728                     always @(posedge clk or negedge rst_n_por)
729        2/2              if (!rst_n_por)                                                                           pll_config_3_we  &lt;= 1'h0;
730        2/2              else if (!rg_pll_config_3_wreq &amp; rg_pll_config_3_wreq_ff)                                 pll_config_3_we  &lt;= rg_pll_config_3_wdat_ff;
731        <font color = "red">1/2     ==>      else if (pll_config_3_we &amp; !rg_pll_config_3_wreq &amp; rg_pll_config_3_wreq_ff &amp; |wstr_b)     pll_config_3_we  &lt;= 1'h0;    </font>
                        MISSING_ELSE
732                     
733                     always @(posedge clk or negedge rst_n_por)
734        2/2              if (!rst_n_por)                                                  postdiv1  &lt;= 4'hF;
735        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[7] &amp; pll_config_3_we)     postdiv1  &lt;= wdat_i[7:4];
                        MISSING_ELSE
736                     
737                     always @(posedge clk or negedge rst_n_por)
738        2/2              if (!rst_n_por)                                                  postdiv0  &lt;= 4'h2;
739        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[3] &amp; pll_config_3_we)     postdiv0  &lt;= wdat_i[3:0];
                        MISSING_ELSE
740                     
741                     //*****************************************************************************
742                     //              Register pll_config_4
743                     //              offset   0x18
744                     //  Location    Attribute   Field Name
745                     //
746                     //  [31:16]     W/O         FBDIV_COM_CODE
747                     //  [15:12]     Rsvd        
748                     //  [11: 0]     R/W         FBDIV
749                     //*****************************************************************************
750                     localparam FBDIV_COM_CODE = 16'hAE41; 
751                     logic fbdiv_we;
752                     
753                     assign fbdiv_we = rg_pll_config_4_wreq &amp; wstr_b[31] &amp; (wdat_i[31:16] == FBDIV_COM_CODE); 
754                     
755                     assign rg_pll_config_4 = {
756                                              20'h0,
757                                              fbdiv
758                                              };
759                     
760                     
761                     always @(posedge clk or negedge rst_n_por)
762        2/2              if (!rst_n_por)                                        fbdiv  &lt;= 12'd80;
763        2/2              else if (rg_pll_config_4_wreq &amp; wstr_b[11] &amp; fbdiv_we) fbdiv  &lt;= wdat_i[11:0];   
                        MISSING_ELSE
764                     
765                     //*****************************************************************************
766                     //              Register pll_status
767                     //              offset   0x1C
768                     //  Location    Attribute   Field Name
769                     //
770                     //  [31:14]     Rsvd         
771                     //  [13]        R/O         LOCK
772                     //  [12]        R/O         DSKEWCALLOCK
773                     //  [11: 0]     R/O         DSKEWCALOUT
774                     //*****************************************************************************
775                     
776                     assign rg_pll_status = {
777                                            18'h0,
778                                            lock,
779                                            dskewcallock,
780                                            dskewcalout
781                                            }; 
782                     
783                     
784                     //*****************************************************************************
785                     //              Register divider_conctrol
786                     //              offset   0x20
787                     //  Location    Attribute   Field Name
788                     //
789                     //  [31:28]     Rsvd         
790                     //  [27:24]     R/W         div3    
791                     //  [23:12]     Rsvd         
792                     //  [11: 8]     R/W         div1
793                     //  [ 7: 4]     Rsvd  
794                     //  [ 3: 0]     R/W         div0
795                     //*****************************************************************************
796                     
797                     assign rg_divider_conctrol = {
798                                                  4'h0,
799                                                  div3,
800                                                  4'h0,
801                                                  4'h0,
802                                                  4'h0,
803                                                  div1,
804                                                  4'h0,
805                                                  div0
806                                                  }; 
807                     always @(posedge clk or negedge rst_n_por)
808        2/2              if (!rst_n_por)                                     div3  &lt;= 4'h1;
809        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[27]) div3  &lt;= wdat_i[27:24];
                        MISSING_ELSE
810                     
811                     always @(posedge clk or negedge rst_n_por)
812        2/2              if (!rst_n_por)                                     div1  &lt;= 4'h0;
813        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[11]) div1  &lt;= wdat_i[11:8];
                        MISSING_ELSE
814                     
815                     always @(posedge clk or negedge rst_n_por)
816        2/2              if (!rst_n_por)                                    div0  &lt;= 4'h0;
817        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[3]) div0  &lt;= wdat_i[3:0];
                        MISSING_ELSE
818                     
819                     //*****************************************************************************
820                     //              Register gating_control
821                     //              offset   0x24
822                     //  Location    Attribute   Field Name
823                     //
824                     //  [31:11]     Rsvd
825                     //  [11]        R/W         ddr_cfg_ctl_cg 
826                     //  [10]        R/W         usb_ctl_cg            
827                     //  [9]         R/W         ddr_ctl_cg
828                     //  [8]         R/W         ddr_phy_cg
829                     //  [7]         R/W         gpt_cg
830                     //  [6]         R/W         gpio_cg
831                     //  [5]         R/W         uart_cg
832                     //  [4]         R/W         I2c_cg
833                     //  [3]         R/W         qspi_cg
834                     //  [2]         R/W         bcpu_cg
835                     //  [1]         R/W         sys_dma_cg
836                     //  [0]         R/W         acpu_cg
837                     //*****************************************************************************
838                     
839                     assign rg_gating_control = {
840                                                19'h0,
841                                                pscc_xtal_cg,
842                                                ddr_cfg_ctl_cg,
843                                                usb_ctl_cg,
844                                                ddr_ctl_cg,
845                                                ddr_phy_cg,
846                                                gpt_cg,
847                                                gpio_cg,
848                                                uart_cg,
849                                                i2c_cg,
850                                                qspi_cg,
851                                                bcpu_cg,
852                                                sys_dma_cg,
853                                                acpu_cg
854                                                }; 
855                     
856                     always @(posedge clk or negedge rst_n)
857        2/2              if (!rst_n)                                   pscc_xtal_cg &lt;= 1'b1;
858        2/2              else if (rg_gating_control_wreq &amp; wstr_b[12]) pscc_xtal_cg &lt;= wdat_i[12];
                        MISSING_ELSE
859                     
860                     always @(posedge clk or negedge rst_n)
861        2/2              if (!rst_n)                                   ddr_cfg_ctl_cg &lt;= 1'b1;
862        2/2              else if (rg_gating_control_wreq &amp; wstr_b[11]) ddr_cfg_ctl_cg &lt;= wdat_i[11];
                        MISSING_ELSE
863                     
864                     always @(posedge clk or negedge rst_n)
865        2/2              if (!rst_n)                                   usb_ctl_cg  &lt;= 1'b1;
866        2/2              else if (rg_gating_control_wreq &amp; wstr_b[10]) usb_ctl_cg  &lt;= wdat_i[10];
                        MISSING_ELSE
867                     
868                     always @(posedge clk or negedge rst_n)
869        2/2              if (!rst_n)                                  ddr_ctl_cg  &lt;= 1'b1;
870        2/2              else if (rg_gating_control_wreq &amp; wstr_b[9]) ddr_ctl_cg  &lt;= wdat_i[9];
                        MISSING_ELSE
871                     
872                     always @(posedge clk or negedge rst_n)
873        2/2              if (!rst_n)                                  ddr_phy_cg  &lt;= 1'b1;
874        2/2              else if (rg_gating_control_wreq &amp; wstr_b[8]) ddr_phy_cg  &lt;= wdat_i[8];
                        MISSING_ELSE
875                     
876                     always @(posedge clk or negedge rst_n)
877        2/2              if (!rst_n)                                  gpt_cg  &lt;= 1'b1;
878        2/2              else if (rg_gating_control_wreq &amp; wstr_b[7]) gpt_cg  &lt;= wdat_i[7];    
                        MISSING_ELSE
879                     
880                     always @(posedge clk or negedge rst_n)
881        2/2              if (!rst_n)                                  gpio_cg  &lt;= 1'b1;
882        2/2              else if (rg_gating_control_wreq &amp; wstr_b[6]) gpio_cg  &lt;= wdat_i[6];
                        MISSING_ELSE
883                     
884                     always @(posedge clk or negedge rst_n)
885        2/2              if (!rst_n)                                  uart_cg  &lt;= 1'b1;
886        2/2              else if (rg_gating_control_wreq &amp; wstr_b[5]) uart_cg  &lt;= wdat_i[5];
                        MISSING_ELSE
887                     
888                     always @(posedge clk or negedge rst_n)
889        2/2              if (!rst_n)                                  i2c_cg  &lt;= 1'b1;
890        2/2              else if (rg_gating_control_wreq &amp; wstr_b[4]) i2c_cg  &lt;= wdat_i[4];
                        MISSING_ELSE
891                     
892                     always @(posedge clk or negedge rst_n)
893        2/2              if (!rst_n)                                  qspi_cg  &lt;= 1'b1;
894        2/2              else if (rg_gating_control_wreq &amp; wstr_b[3]) qspi_cg  &lt;= wdat_i[3];
                        MISSING_ELSE
895                     
896                     always @(posedge clk or negedge rst_n)
897        2/2              if (!rst_n)                                  bcpu_cg  &lt;= 1'b1;
898        2/2              else if (rg_gating_control_wreq &amp; wstr_b[2]) bcpu_cg  &lt;= wdat_i[2];
                        MISSING_ELSE
899                     
900                     always @(posedge clk or negedge rst_n)
901        2/2              if (!rst_n)                                  sys_dma_cg  &lt;= 1'b1;
902        2/2              else if (rg_gating_control_wreq &amp; wstr_b[1]) sys_dma_cg  &lt;= wdat_i[1];
                        MISSING_ELSE
903                     
904                     always @(posedge clk or negedge rst_n)
905        2/2              if (!rst_n)                                  acpu_cg  &lt;= 1'b1;
906        2/2              else if (rg_gating_control_wreq &amp; wstr_b[0]) acpu_cg  &lt;= wdat_i[0];
                        MISSING_ELSE
907                     
908                     
909                     //*****************************************************************************
910                     //              Register debug_control
911                     //              offset   0x28
912                     //  Location    Attribute   Field Name
913                     //
914                     //  [31]        R/W         jtag_disable
915                     //  [30: 0]     Rsvd             
916                     //  [1:0]       R/W         jtag_control
917                     //*****************************************************************************
918                     
919                     assign rg_debug_control = {
920                                                jtag_disable,
921                                                29'h0,
922                                                jtag_control
923                                                };  
924                     
925                     always @(posedge clk or negedge rst_n)
926        2/2              if (!rst_n)                                  jtag_disable  &lt;= 1'b0;
927        2/2              else if (rg_debug_control_wreq &amp; wstr_b[31]) jtag_disable  &lt;= wdat_i[31];
                        MISSING_ELSE
928                     
929                     
930                     
931                     always @(posedge clk or negedge rst_n)
932        2/2              if (!rst_n)                                 jtag_control  &lt;= 2'b0;
933        2/2              else if (rg_debug_control_wreq &amp; wstr_b[1]) jtag_control  &lt;= wdat_i[1:0];
                        MISSING_ELSE
934                     
935                     //*****************************************************************************
936                     //              Register irq_mask_map_control_n
937                     //              offset   0x2C+n*0x4, n = 0...31
938                     //  Location    Attribute   Field Name
939                     //
940                     //  [31:19]     Rsvd             
941                     //  [18:16]     R/W         irq_map
942                     //  [15: 1]     Rsvd
943                     //  [0]         R/W         irq_mask
944                     //*****************************************************************************
945                     assign rg_irq_mask_map_control[0] = {
946                                                          15'h0,
947                                                          acpu_wdt_irq_mask,
948                                                          15'h0,
949                                                          bcpu_wdt_irq_mask
950                                                          };  
951                     
952                     always @(posedge clk or negedge rst_n)
953        2/2              if (!rst_n)                                            acpu_wdt_irq_mask  &lt;= 1'h1;
954        <font color = "red">1/2     ==>      else if (rg_irq_mask_map_control_wreq[0] &amp; wstr_b[16]) acpu_wdt_irq_mask  &lt;= wdat_i[16];   </font>
                        MISSING_ELSE
955                     
956                     always @(posedge clk or negedge rst_n)
957        2/2              if (!rst_n)                                           bcpu_wdt_irq_mask  &lt;= 1'h1;
958        <font color = "red">1/2     ==>      else if (rg_irq_mask_map_control_wreq[0] &amp; wstr_b[0]) bcpu_wdt_irq_mask  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
959                     
960                     genvar n;
961                     generate
962                         for(n = 1; n &lt; 32; n = n + 1) begin : irq_control_regs
963                             assign rg_irq_mask_map_control[n] = {
964                                                                  13'h0,
965                                                                  irq_map[n],
966                                                                  15'h0,
967                                                                  irq_mask[n]
968                                                                  };  
969                     
970                             always @(posedge clk or negedge rst_n)
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 1
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 2
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 3
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 4
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 5
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 6
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 7
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 8
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 9
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 10
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 11
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 12
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 13
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 14
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 15
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 16
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 17
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 18
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 19
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 20
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 21
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 22
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 23
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 24
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 25
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 26
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 27
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 28
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 29
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
***repeat 30
971        2/2                      if (!rst_n)                                            irq_map[n]  &lt;= 3'h1;
972        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   </font>
                        MISSING_ELSE
973                     
974                             always @(posedge clk or negedge rst_n)
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 31
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 32
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 33
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 34
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 35
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 36
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 37
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 38
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 39
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 40
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 41
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 42
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 43
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 44
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 45
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 46
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 47
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 48
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 49
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 50
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 51
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 52
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 53
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 54
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 55
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 56
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 57
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 58
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 59
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
***repeat 60
975        2/2                      if (!rst_n)                                           irq_mask[n]  &lt;= 1'h1;
976        <font color = "red">1/2     ==>              else if (rg_irq_mask_map_control_wreq[n] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
977                         end
978                     endgenerate
979                     
980                     
981                     
982                     //*****************************************************************************
983                     //              Register isolation_control
984                     //              offset   0xAC
985                     //  Location    Attribute   Field Name
986                     //
987                     //  [24]        R/W         ACE_isolation_cell
988                     //  [16]        R/W         irq_isolation_cell
989                     //  [8]         R/W         FCB_isolation_cell
990                     //  [2]         R/W         AHB_isolation_cell
991                     //  [1]         R/W         AXI_1_isolation_cell
992                     //  [0]         R/W         AXI_0_isolation_cell
993                     //*****************************************************************************
994                     
995                     assign rg_isolation_control = {
996                                                    7'h0,
997                                                    ace_isolation_ctl,
998                                                    7'h0,
999                                                    irq_isolation_ctl,
1000                                                   7'h0,
1001                                                   fcb_isolation_ctl,
1002                                                   5'h0,
1003                                                   ahb_isolation_ctl,
1004                                                   axi1_isolation_ctl,
1005                                                   axi0_isolation_ctl
1006                                                  }; 
1007                    
1008                    always @(posedge clk or negedge rst_n)
1009       2/2              if (!rst_n)                                      ace_isolation_ctl  &lt;= 1'h1;
1010       <font color = "red">1/2     ==>      else if (rg_isolation_control_wreq &amp; wstr_b[24]) ace_isolation_ctl  &lt;= wdat_i[24];</font>
                        MISSING_ELSE
1011                    
1012                    always @(posedge clk or negedge rst_n)
1013       2/2              if (!rst_n)                                      irq_isolation_ctl  &lt;= 1'h1;
1014       <font color = "red">1/2     ==>      else if (rg_isolation_control_wreq &amp; wstr_b[16]) irq_isolation_ctl  &lt;= wdat_i[16];</font>
                        MISSING_ELSE
1015                    
1016                    always @(posedge clk or negedge rst_n)
1017       2/2              if (!rst_n)                                     fcb_isolation_ctl  &lt;= 1'h1;
1018       <font color = "red">1/2     ==>      else if (rg_isolation_control_wreq &amp; wstr_b[8]) fcb_isolation_ctl  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
1019                    
1020                    always @(posedge clk or negedge rst_n)
1021       2/2              if (!rst_n)                                     ahb_isolation_ctl  &lt;= 1'h1;
1022       <font color = "red">1/2     ==>      else if (rg_isolation_control_wreq &amp; wstr_b[2]) ahb_isolation_ctl  &lt;= wdat_i[2];</font>
                        MISSING_ELSE
1023                    
1024                    always @(posedge clk or negedge rst_n)
1025       2/2              if (!rst_n)                                     axi1_isolation_ctl  &lt;= 1'h1;
1026       <font color = "red">1/2     ==>      else if (rg_isolation_control_wreq &amp; wstr_b[1]) axi1_isolation_ctl  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
1027                    
1028                    always @(posedge clk or negedge rst_n)
1029       2/2              if (!rst_n)                                     axi0_isolation_ctl  &lt;= 1'h1;
1030       <font color = "red">1/2     ==>      else if (rg_isolation_control_wreq &amp; wstr_b[0]) axi0_isolation_ctl  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
1031                    
1032                    
1033                    //*****************************************************************************
1034                    //              Register bootstrap_status
1035                    //              offset   0xB0
1036                    //  Location    Attribute   Field Name
1037                    //
1038                    //  [31:5 ]     Rsvd
1039                    //  [6]         R/O         bcpu_lock_rst_status      
1040                    //  [5]         R/O         bcpu_sw_rst_status      
1041                    //  [4:2]       R/O         bootm      
1042                    //  [1:0]       R/O         clk_sel_status
1043                    //*****************************************************************************
1044                    logic bcpu_sw_rst_status;
1045                    logic bcpu_lock_rst_status;
1046                    logic bcpu_wdt_rst_status;
1047                    
1048                    assign rg_bootstrap_status = {
1049                                           24'h0,
1050                                           bcpu_wdt_rst_status,
1051                                           bcpu_lock_rst_status,
1052                                           bcpu_sw_rst_status,
1053                                           bootm,
1054                                           clk_sel_status
1055                                           }; 
1056                    
1057                    always @(posedge clk or negedge rst_n_por)
1058       2/2              if (!rst_n_por)        bcpu_wdt_rst_status  &lt;= 1'h0;
1059       2/2              else if (bcpu_wdt_rst) bcpu_wdt_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1060                    
1061                    
1062                    always @(posedge clk or negedge rst_n_por)
1063       2/2              if (!rst_n_por)        bcpu_lock_rst_status  &lt;= 1'h0;
1064       2/2              else if (pllen_status) bcpu_lock_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1065                    
1066                    always @(posedge clk or negedge rst_n_por)
1067       2/2              if (!rst_n_por)                         bcpu_sw_rst_status  &lt;= 1'h0;
1068       <font color = "red">1/2     ==>      else if (!bcpu_rstn &amp; status_bcpu_rstn) bcpu_sw_rst_status  &lt;= 1'h1;</font>
                        MISSING_ELSE
1069                        
1070                    //*****************************************************************************
1071                    //              Register main_divider_conctrol
1072                    //              offset   0xB4
1073                    //  Location    Attribute   Field Name
1074                    //
1075                    //  [31:29]     Rsvd      
1076                    //  [27:24]     R/W         div0_clk1
1077                    //  [23:20]     Rsvd                      
1078                    //  [19:16]     R/W         div2_clk0
1079                    //  [15:12]     Rsvd  
1080                    //  [11: 8]     R/W         div1_clk0
1081                    //  [ 7: 4]     Rsvd  
1082                    //  [ 3: 0]     R/W         div0_clk0
1083                    //*****************************************************************************
1084                    
1085                    assign rg_main_divider_conctrol = {
1086                                                 4'h0,
1087                                                 div0_clk1,
1088                                                 4'h0,
1089                                                 div2_clk0,                                                        
1090                                                 4'h0,
1091                                                 div1_clk0,
1092                                                 4'h0,
1093                                                 div0_clk0
1094                                                 }; 
1095                    
1096                    always @(posedge clk or negedge rst_n_por)
1097       2/2              if (!rst_n_por)                                      div0_clk1  &lt;= 4'h0;
1098       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[27]) div0_clk1  &lt;= wdat_i[27:24];                                  
                        MISSING_ELSE
1099                    
1100                    always @(posedge clk or negedge rst_n_por)
1101       2/2              if (!rst_n_por)                                      div2_clk0  &lt;= 4'h1;
1102       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[19]) div2_clk0  &lt;= wdat_i[19:16];      
                        MISSING_ELSE
1103                    
1104                    always @(posedge clk or negedge rst_n_por)
1105       2/2              if (!rst_n_por)                                      div1_clk0  &lt;= 4'h0;
1106       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[11]) div1_clk0  &lt;= wdat_i[11:8];
                        MISSING_ELSE
1107                    
1108                    always @(posedge clk or negedge rst_n_por)
1109       2/2              if (!rst_n_por)                                     div0_clk0  &lt;= 4'h1;
1110       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[3]) div0_clk0  &lt;= wdat_i[3:0];  
                        MISSING_ELSE
1111                    
1112                    
1113                    //*****************************************************************************
1114                    //              Register pufcc_ctl
1115                    //              offset   0xB8
1116                    //  Location    Attribute   Field Name
1117                    //
1118                    //  [31:3]     Rsvd         
1119                    //  [2]         R/W         pufcc_rng_fre_en
1120                    //  [1]         R/W         pufcc_rng_fre_sel
1121                    //  [0]         R/O         pufcc_rng_fre_out
1122                    //*****************************************************************************
1123                    
1124                    
1125                    assign rg_pufcc        = {
1126                                             29'h0,
1127                                             pufcc_rng_fre_en,
1128                                             pufcc_rng_fre_sel,
1129                                             pufcc_rng_fre_out
1130                                             }; 
1131                    
1132                    always @(posedge clk or negedge rst_n)
1133       2/2              if (!rst_n)                         pufcc_rng_fre_en  &lt;= 'h0;
1134       2/2              else if (rg_pufcc_wreq &amp; wstr_b[2]) pufcc_rng_fre_en  &lt;= wdat_i[2];
                        MISSING_ELSE
1135                    
1136                    always @(posedge clk or negedge rst_n)
1137       2/2              if (!rst_n)                         pufcc_rng_fre_sel  &lt;= 'h0;
1138       2/2              else if (rg_pufcc_wreq &amp; wstr_b[1]) pufcc_rng_fre_sel  &lt;= wdat_i[1];                         
                        MISSING_ELSE
1139                    
1140                    
1141                    
1142                    //*****************************************************************************
1143                    //              Register usb_ctrl
1144                    //              offset   0xBC
1145                    //  Location    Attribute   Field Name
1146                    //
1147                    //  [31:30]     Rsvd         
1148                    //  [29:22]      R/O         usb_phy_bisterrorcount
1149                    //  [21]         R/O         usb_phy_bisterror
1150                    //  [20]         R/O         usb_phy_bistcomplete
1151                    //  [19]         R/W         usb_phy_bistmodeen
1152                    //  [18:15]      R/W         usb_phy_bistmodesel
1153                    //  [14]         R/W         usb_phy_biston
1154                    //  [13]         R/W         usb_pll_bypass
1155                    //  [12:5]       R/O         usb_tmodeselcustom
1156                    //  [4]          R/O         usb_tmodecustom
1157                    //  [3:2]        R/W         usb_tsmode
1158                    //  [1]          R/W         usb_vbusfault
1159                    //  [0]          R/W         usb_wakeup
1160                    //*****************************************************************************
1161                    
1162                    assign rg_usb_ctrl    = {
1163                                             2'h0,
1164                                             usb_phy_bisterrorcount,
1165                                             usb_phy_bisterror,
1166                                             usb_phy_bistcomplete,
1167                                             usb_phy_bistmodeen,
1168                                             usb_phy_bistmodesel,
1169                                             usb_phy_biston,
1170                                             usb_pll_bypass,
1171                                             usb_tmodeselcustom,
1172                                             usb_tmodecustom,
1173                                             usb_tsmode,
1174                                             usb_vbusfault,
1175                                             usb_wakeup
1176                                             }; 
1177                    
1178                    always @(posedge clk or negedge rst_n)
1179       2/2            if (!rst_n)                         usb_phy_bistmodeen  &lt;= 'h0;
1180       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[19]) usb_phy_bistmodeen  &lt;= wdat_i[19];
                        MISSING_ELSE
1181                    
1182                    always @(posedge clk or negedge rst_n)
1183       2/2            if (!rst_n)                         usb_phy_bistmodesel  &lt;= 'h0;
1184       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[18]) usb_phy_bistmodesel  &lt;= wdat_i[18:15];
                        MISSING_ELSE
1185                    
1186                    always @(posedge clk or negedge rst_n)
1187       2/2            if (!rst_n)                         usb_phy_biston  &lt;= 'h0;
1188       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[14]) usb_phy_biston  &lt;= wdat_i[14];
                        MISSING_ELSE
1189                    
1190                    always @(posedge clk or negedge rst_n)
1191       2/2            if (!rst_n)                         usb_pll_bypass  &lt;= 'h0;
1192       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[13]) usb_pll_bypass  &lt;= wdat_i[13];
                        MISSING_ELSE
1193                    
1194                    always @(posedge clk or negedge rst_n)
1195       2/2            if (!rst_n)                         usb_tsmode  &lt;= 'h0;
1196       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[3]) usb_tsmode  &lt;= wdat_i[3:2];
                        MISSING_ELSE
1197                    
1198                    always @(posedge clk or negedge rst_n)
1199       2/2            if (!rst_n)                         usb_vbusfault  &lt;= 'h0;
1200       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[1]) usb_vbusfault  &lt;= wdat_i[1];
                        MISSING_ELSE
1201                    
1202                    always @(posedge clk or negedge rst_n)
1203       2/2            if (!rst_n)                         usb_wakeup  &lt;= 'h0;
1204       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[0]) usb_wakeup  &lt;= wdat_i[0];
                        MISSING_ELSE
1205                    
1206                    
1207                    //*****************************************************************************
1208                    //              Register fpga_pll_clk_sel
1209                    //              offset   0xC0
1210                    //  Location    Attribute   Field Name
1211                    //
1212                    //  [31:26]     Rsvd  
1213                    //  [25:24]     R/W         fpga_pll3_clk_sel
1214                    //  [23:18]     Rsvd  
1215                    //  [17:16]     R/W         fpga_pll2_clk_sel
1216                    //  [15:10]     Rsvd  
1217                    //  [9 : 8]     R/W         fpga_pll1_clk_sel
1218                    //  [ 7: 2]     Rsvd  
1219                    //  [ 1: 0]     R/W         fpga_pll0_clk_sel
1220                    //*****************************************************************************
1221                    
1222                    assign rg_fpga_pll_clk_sel = {
1223                                                 6'h0,
1224                                                 fpga_pll3_clk_sel,
1225                                                 6'h0,
1226                                                 fpga_pll2_clk_sel,                                                        
1227                                                 6'h0,
1228                                                 fpga_pll1_clk_sel,
1229                                                 6'h0,
1230                                                 fpga_pll0_clk_sel
1231                                                 }; 
1232                    
1233                    always @(posedge clk or negedge rst_n)
1234       2/2              if (!rst_n)                                     fpga_pll3_clk_sel  &lt;= 2'h0;
1235       <font color = "red">1/2     ==>      else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[25]) fpga_pll3_clk_sel  &lt;= wdat_i[25:24];  </font>
                        MISSING_ELSE
1236                    
1237                    always @(posedge clk or negedge rst_n)
1238       2/2              if (!rst_n)                                     fpga_pll2_clk_sel  &lt;= 2'h0;
1239       <font color = "red">1/2     ==>      else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[17]) fpga_pll2_clk_sel  &lt;= wdat_i[17:16];  </font>
                        MISSING_ELSE
1240                    
1241                    always @(posedge clk or negedge rst_n)
1242       2/2              if (!rst_n)                                    fpga_pll1_clk_sel  &lt;= 2'h0;
1243       <font color = "red">1/2     ==>      else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[9]) fpga_pll1_clk_sel  &lt;= wdat_i[9:8];          </font>
                        MISSING_ELSE
1244                    
1245                    always @(posedge clk or negedge rst_n)
1246       2/2              if (!rst_n)                                    fpga_pll0_clk_sel  &lt;= 2'h0;
1247       <font color = "red">1/2     ==>      else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[1]) fpga_pll0_clk_sel  &lt;= wdat_i[1:0];  </font>
                        MISSING_ELSE
1248                    
1249                    
1250                    
1251                    //*****************************************************************************
1252                    //              Register wdt_pause
1253                    //              offset   0xC4
1254                    //  Location    Attribute   Field Name
1255                    //
1256                    //  [31:9]      Rsvd  
1257                    //  [8]         R/W         acpu_wdt_pause
1258                    //  [ 7: 1]     Rsvd  
1259                    //  [0]         R/W         bcpu_wdt_pause
1260                    //*****************************************************************************
1261                    
1262                    assign rg_wdt_pause = {
1263                                                 23'h0,
1264                                                 acpu_wdt_pause,
1265                                                 7'h0,
1266                                                 bcpu_wdt_pause
1267                                                 }; 
1268                    
1269                    always @(posedge clk or negedge rst_n)
1270       2/2              if (!rst_n)                             acpu_wdt_pause  &lt;= 'h0;
1271       2/2              else if (rg_wdt_pause_wreq &amp; wstr_b[8]) acpu_wdt_pause  &lt;= wdat_i[8];  
                        MISSING_ELSE
1272                    
1273                    always @(posedge clk or negedge rst_n)
1274       2/2              if (!rst_n)                             bcpu_wdt_pause  &lt;= 'h0;
1275       2/2              else if (rg_wdt_pause_wreq &amp; wstr_b[0]) bcpu_wdt_pause  &lt;= wdat_i[0];  
                        MISSING_ELSE
1276                    
1277                    
1278                    //*****************************************************************************
1279                    //              Register ddr_mode
1280                    //              offset   0xC8
1281                    //  Location    Attribute   Field Name
1282                    //
1283                    //  [31:1 ]     Rsvd  
1284                    //  [0]         R/W         ddr_mode
1285                    //*****************************************************************************
1286                    
1287                    
1288                    assign rg_ddr_mode = {
1289                                           31'h0,
1290                                           ddr_mode
1291                                           }; 
1292                    
1293                    always @(posedge clk or negedge rst_n)
1294       2/2              if (!rst_n)                            ddr_mode  &lt;= 'h0;
1295       <font color = "red">1/2     ==>      else if (rg_ddr_mode_wreq &amp; wstr_b[0]) ddr_mode  &lt;= wdat_i[0];                         </font>
                        MISSING_ELSE
1296                    
1297                    
1298                    
1299                    //*****************************************************************************
1300                    //              Register osc_ctl
1301                    //              offset   0xCC
1302                    //  Location    Attribute   Field Name
1303                    //
1304                    //  [31:15]     Rsvd        
1305                    //  [14: 9]     R/W         cal
1306                    //  [ 8: 7]     R/W         ib_cop
1307                    //  [    6]     R/W         pd
1308                    //  [ 5: 3]     R/W         bgr
1309                    //  [ 2: 0]     R/W         rsv
1310                    //*****************************************************************************
1311                    
1312                    assign rg_osc_ctl = {
1313                                                 16'h0,
1314                                                 rstb,
1315                                                 cal,
1316                                                 ib_cop,
1317                                                 pd,
1318                                                 bgr,
1319                                                 rsv
1320                                                 }; 
1321                    
1322                    
1323                    always @(posedge clk or negedge rst_n)
1324       2/2              if (!rst_n)                            rstb  &lt;= 1'h1;
1325       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[15]) rstb  &lt;= wdat_i[15];</font>
                        MISSING_ELSE
1326                    
1327                    always @(posedge clk or negedge rst_n)
1328       2/2              if (!rst_n)                            cal  &lt;= 6'h20;
1329       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[14]) cal  &lt;= wdat_i[14:9];</font>
                        MISSING_ELSE
1330                    
1331                    always @(posedge clk or negedge rst_n)
1332       2/2              if (!rst_n)                           ib_cop  &lt;= 2'h2;
1333       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[8]) ib_cop  &lt;= wdat_i[8:7];</font>
                        MISSING_ELSE
1334                    
1335                    always @(posedge clk or negedge rst_n)
1336       2/2              if (!rst_n)                           pd  &lt;= 1'h0;
1337       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[6]) pd  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
1338                    
1339                    always @(posedge clk or negedge rst_n)
1340       2/2              if (!rst_n)                           bgr  &lt;= 3'h4;
1341       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[5]) bgr  &lt;= wdat_i[5:3];</font>
                        MISSING_ELSE
1342                    
1343                    always @(posedge clk or negedge rst_n)
1344       2/2              if (!rst_n)                           rsv  &lt;= 3'h4;
1345       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[2]) rsv  &lt;= wdat_i[2:0];  </font>
                        MISSING_ELSE
1346                    
1347                    //*****************************************************************************
1348                    //              Register gpt_pause
1349                    //              offset   0xD0
1350                    //  Location    Attribute   Field Name
1351                    //
1352                    //  [31:1 ]     Rsvd  
1353                    //  [0]         R/W         pit_pause
1354                    //*****************************************************************************
1355                    
1356                    
1357                    assign rg_pit_pause = {
1358                                           31'h0,
1359                                           pit_pause
1360                                           }; 
1361                    
1362                    always @(posedge clk or negedge rst_n)
1363       2/2              if (!rst_n)                             pit_pause  &lt;= 'h0;
1364       <font color = "red">1/2     ==>      else if (rg_pit_pause_wreq &amp; wstr_b[0]) pit_pause  &lt;= wdat_i[0];                         </font>
                        MISSING_ELSE
1365                    
1366                    
1367                    //*****************************************************************************
1368                    //              Register sram_cral_cntl 
1369                    //              offset   0xD4
1370                    //  Location    Attribute   Field Name
1371                    //
1372                    //  [31:20]     Rsvd        
1373                    //  [19:15]     R/W         sramb3_cral
1374                    //  [14:10]     R/W         sramb2_cral 
1375                    //  [ 9: 5]     R/W         sramb1_cral 
1376                    //  [ 4: 0]     R/W         sramb0_cral 
1377                    //*****************************************************************************
1378                    
1379                    assign rg_cral_ctl = {
1380                                                 12'h0,
1381                    							sramb3_cral,
1382                    							sramb2_cral,
1383                    							sramb1_cral,
1384                    							sramb0_cral
1385                                                 }; 
1386                    
1387                    
1388                    always @(posedge clk or negedge rst_n)
1389       2/2              if (!rst_n)                               sramb3_cral &lt;= 5'h0;
1390       <font color = "red">1/2     ==>      else if (rg_cral_ctl_wreq &amp; wstr_b[19])   sramb3_cral &lt;= wdat_i[19:15];</font>
                        MISSING_ELSE
1391                    
1392                    always @(posedge clk or negedge rst_n)
1393       2/2              if (!rst_n)                               sramb2_cral  &lt;= 5'h0;
1394       <font color = "red">1/2     ==>      else if (rg_cral_ctl_wreq &amp; wstr_b[14])   sramb2_cral  &lt;= wdat_i[14:10];</font>
                        MISSING_ELSE
1395                    
1396                    always @(posedge clk or negedge rst_n)
1397       2/2              if (!rst_n)                               sramb1_cral  &lt;= 5'h0;
1398       <font color = "red">1/2     ==>      else if (rg_cral_ctl_wreq &amp; wstr_b[9])    sramb1_cral  &lt;= wdat_i[9:5];</font>
                        MISSING_ELSE
1399                    
1400                    always @(posedge clk or negedge rst_n)
1401       2/2              if (!rst_n)                               sramb0_cral  &lt;= 5'h0;
1402       <font color = "red">1/2     ==>      else if (rg_cral_ctl_wreq &amp; wstr_b[4])    sramb0_cral  &lt;= wdat_i[4:0];</font>
                        MISSING_ELSE
1403                    
1404                    
1405                    //*****************************************************************************
1406                    //              Register sram_crar_cntl 
1407                    //              offset   0xD8
1408                    //  Location    Attribute   Field Name
1409                    //
1410                    //  [31:20]     Rsvd        
1411                    //  [19:15]     R/W         sramb3_crar
1412                    //  [14:10]     R/W         sramb2_crar 
1413                    //  [ 9: 5]     R/W         sramb1_crar 
1414                    //  [ 4: 0]     R/W         sramb0_crar 
1415                    //*****************************************************************************
1416                    
1417                    assign rg_crar_ctl = {
1418                                                 12'h0,
1419                    							sramb3_crar,
1420                    							sramb2_crar,
1421                    							sramb1_crar,
1422                    							sramb0_crar
1423                                                 }; 
1424                    
1425                    
1426                    always @(posedge clk or negedge rst_n)
1427       2/2              if (!rst_n)                               sramb3_crar &lt;= 5'h0;
1428       <font color = "red">1/2     ==>      else if (rg_crar_ctl_wreq &amp; wstr_b[19])   sramb3_crar &lt;= wdat_i[19:15];</font>
                        MISSING_ELSE
1429                    
1430                    always @(posedge clk or negedge rst_n)
1431       2/2              if (!rst_n)                               sramb2_crar  &lt;= 5'h0;
1432       <font color = "red">1/2     ==>      else if (rg_crar_ctl_wreq &amp; wstr_b[14])   sramb2_crar  &lt;= wdat_i[14:10];</font>
                        MISSING_ELSE
1433                    
1434                    always @(posedge clk or negedge rst_n)
1435       2/2              if (!rst_n)                               sramb1_crar  &lt;= 5'h0;
1436       <font color = "red">1/2     ==>      else if (rg_crar_ctl_wreq &amp; wstr_b[9])    sramb1_crar  &lt;= wdat_i[9:5];</font>
                        MISSING_ELSE
1437                    
1438                    always @(posedge clk or negedge rst_n)
1439       2/2              if (!rst_n)                               sramb0_crar  &lt;= 5'h0;
1440       <font color = "red">1/2     ==>      else if (rg_crar_ctl_wreq &amp; wstr_b[4])    sramb0_crar  &lt;= wdat_i[4:0];</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1432.html" >soc_scu_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>110</td><td>65</td><td>59.09</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>110</td><td>65</td><td>59.09</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 EXPRESSION 
 Number  Term
      1  rg_idrev_rreq ? rg_idrev : (rg_sw_rst_control_rreq ? rg_sw_rst_control : (rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_sw_rst_control_rreq ? rg_sw_rst_control : (rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION 
 Number  Term
      1  rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION (rg_pit_pause_rreq ? rg_pit_pause : (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)))
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION (rg_cral_ctl_rreq ? rg_cral_ctl : (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       352
 SUB-EXPRESSION (rg_crar_ctl_rreq ? rg_crar_ctl : 32'b0)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1432.html" >soc_scu_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">120</td>
<td class="rt">41</td>
<td class="rt">34.17 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1218</td>
<td class="rt">281</td>
<td class="rt">23.07 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">609</td>
<td class="rt">151</td>
<td class="rt">24.79 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">609</td>
<td class="rt">130</td>
<td class="rt">21.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">120</td>
<td class="rt">41</td>
<td class="rt">34.17 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">1218</td>
<td class="rt">281</td>
<td class="rt">23.07 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">609</td>
<td class="rt">151</td>
<td class="rt">24.79 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">609</td>
<td class="rt">130</td>
<td class="rt">21.35 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_por</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[19:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[22:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[30:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[43:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[47:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[54:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[10:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[44:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[54:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>emac_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga1_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga0_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>per_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div3[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div3[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_disable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_control[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[30:0][2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_mask[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_wdt_irq_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_wdt_irq_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ace_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcb_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi1_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi0_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb0_cral[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb1_cral[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb2_cral[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb3_cral[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb0_crar[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb1_crar[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb2_crar[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb3_crar[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rev_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>chip_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vendor_id[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_bcpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sram_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pufcc_rng_fre_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pufcc_rng_fre_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pufcc_rng_fre_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_wakeup</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_vbusfault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_tsmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_tmodecustom</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_tmodeselcustom[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_pll_bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_biston</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistmodesel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistmodeen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistcomplete</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterror</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterrorcount[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterrorcount[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bootm[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wdt_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_wdt_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_wdt_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cal[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ib_cop[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bgr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsv[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clr_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pit_pause</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1432.html" >soc_scu_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">554</td>
<td class="rt">404</td>
<td class="rt">72.92 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">352</td>
<td class="rt">56</td>
<td class="rt">11</td>
<td class="rt">19.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">410</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">416</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">421</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">479</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">483</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">487</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">491</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">495</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">499</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">503</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">507</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">511</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">558</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">562</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">566</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">575</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">580</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">584</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">588</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">592</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">596</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">600</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">633</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">637</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">641</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">646</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">650</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">654</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">682</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">686</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">690</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">695</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">721</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">725</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">729</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">738</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">762</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">808</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">816</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">857</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">861</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">865</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">869</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">873</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">877</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">881</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">885</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">889</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">893</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">897</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">901</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">905</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">926</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">932</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">957</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1009</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1013</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1017</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1021</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1025</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1029</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1058</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1063</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1067</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1097</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1101</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1105</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1109</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1133</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1137</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1179</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1183</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1187</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1191</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1195</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1199</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1203</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1238</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1242</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1270</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1274</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1294</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1324</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1328</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1332</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1336</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1340</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1344</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1363</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1389</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1397</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1401</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1427</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1431</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1435</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1439</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
352        assign rg_rdat_mux = (rg_idrev_rreq)                   ? rg_idrev :
                                                                  <font color = "green">-1-</font>  
                                                                  <font color = "green">==></font>  
353                             (rg_sw_rst_control_rreq)          ? rg_sw_rst_control :
                                                                  <font color = "green">-2-</font>  
                                                                  <font color = "green">==></font>  
354                             (rg_pll_config_0_rreq)            ? rg_pll_config_0 :
                                                                  <font color = "green">-3-</font>  
                                                                  <font color = "green">==></font>  
355                             (rg_pll_config_1_rreq)            ? rg_pll_config_1 :
                                                                  <font color = "red">-4-</font>  
                                                                  <font color = "red">==></font>  
356                             (rg_pll_config_2_rreq)            ? rg_pll_config_2 :
                                                                  <font color = "red">-5-</font>  
                                                                  <font color = "red">==></font>  
357                             (rg_pll_config_3_rreq)            ? rg_pll_config_3 :
                                                                  <font color = "green">-6-</font>  
                                                                  <font color = "green">==></font>  
358                             (rg_pll_config_4_rreq)            ? rg_pll_config_4 :
                                                                  <font color = "green">-7-</font>  
                                                                  <font color = "green">==></font>  
359                             (rg_pll_status_rreq)              ? rg_pll_status :
                                                                  <font color = "red">-8-</font>  
                                                                  <font color = "red">==></font>  
360                             (rg_divider_conctrol_rreq)        ? rg_divider_conctrol :
                                                                  <font color = "red">-9-</font>  
                                                                  <font color = "red">==></font>  
361                             (rg_gating_control_rreq)          ? rg_gating_control :
                                                                  <font color = "green">-10-</font>  
                                                                  <font color = "green">==></font>  
362                             (rg_debug_control_rreq)           ? rg_debug_control :
                                                                  <font color = "green">-11-</font>  
                                                                  <font color = "green">==></font>  
363                             (rg_irq_mask_map_control_rreq[0]) ? rg_irq_mask_map_control[0]:
                                                                  <font color = "red">-12-</font>  
                                                                  <font color = "red">==></font>  
364                             (rg_irq_mask_map_control_rreq[1]) ? rg_irq_mask_map_control[1]:
                                                                  <font color = "red">-13-</font>  
                                                                  <font color = "red">==></font>  
365                             (rg_irq_mask_map_control_rreq[2]) ? rg_irq_mask_map_control[2]:
                                                                  <font color = "red">-14-</font>  
                                                                  <font color = "red">==></font>  
366                             (rg_irq_mask_map_control_rreq[3]) ? rg_irq_mask_map_control[3]:
                                                                  <font color = "red">-15-</font>  
                                                                  <font color = "red">==></font>  
367                             (rg_irq_mask_map_control_rreq[4]) ? rg_irq_mask_map_control[4]:
                                                                  <font color = "red">-16-</font>  
                                                                  <font color = "red">==></font>  
368                             (rg_irq_mask_map_control_rreq[5]) ? rg_irq_mask_map_control[5]:
                                                                  <font color = "red">-17-</font>  
                                                                  <font color = "red">==></font>  
369                             (rg_irq_mask_map_control_rreq[6]) ? rg_irq_mask_map_control[6]:
                                                                  <font color = "red">-18-</font>  
                                                                  <font color = "red">==></font>  
370                             (rg_irq_mask_map_control_rreq[7]) ? rg_irq_mask_map_control[7]:
                                                                  <font color = "red">-19-</font>  
                                                                  <font color = "red">==></font>  
371                             (rg_irq_mask_map_control_rreq[8]) ? rg_irq_mask_map_control[8]:
                                                                  <font color = "red">-20-</font>  
                                                                  <font color = "red">==></font>  
372                             (rg_irq_mask_map_control_rreq[9]) ? rg_irq_mask_map_control[9]:
                                                                  <font color = "red">-21-</font>  
                                                                  <font color = "red">==></font>  
373                             (rg_irq_mask_map_control_rreq[10])? rg_irq_mask_map_control[10]:
                                                                  <font color = "red">-22-</font>  
                                                                  <font color = "red">==></font>  
374                             (rg_irq_mask_map_control_rreq[11])? rg_irq_mask_map_control[11]:
                                                                  <font color = "red">-23-</font>  
                                                                  <font color = "red">==></font>  
375                             (rg_irq_mask_map_control_rreq[12])? rg_irq_mask_map_control[12]:
                                                                  <font color = "red">-24-</font>  
                                                                  <font color = "red">==></font>  
376                             (rg_irq_mask_map_control_rreq[13])? rg_irq_mask_map_control[13]:
                                                                  <font color = "red">-25-</font>  
                                                                  <font color = "red">==></font>  
377                             (rg_irq_mask_map_control_rreq[14])? rg_irq_mask_map_control[14]:
                                                                  <font color = "red">-26-</font>  
                                                                  <font color = "red">==></font>  
378                             (rg_irq_mask_map_control_rreq[15])? rg_irq_mask_map_control[15]:
                                                                  <font color = "red">-27-</font>  
                                                                  <font color = "red">==></font>  
379                             (rg_irq_mask_map_control_rreq[16])? rg_irq_mask_map_control[16]:
                                                                  <font color = "red">-28-</font>  
                                                                  <font color = "red">==></font>  
380                             (rg_irq_mask_map_control_rreq[17])? rg_irq_mask_map_control[17]:
                                                                  <font color = "red">-29-</font>  
                                                                  <font color = "red">==></font>  
381                             (rg_irq_mask_map_control_rreq[18])? rg_irq_mask_map_control[18]:
                                                                  <font color = "red">-30-</font>  
                                                                  <font color = "red">==></font>  
382                             (rg_irq_mask_map_control_rreq[19])? rg_irq_mask_map_control[19]:
                                                                  <font color = "red">-31-</font>  
                                                                  <font color = "red">==></font>  
383                             (rg_irq_mask_map_control_rreq[20])? rg_irq_mask_map_control[20]:
                                                                  <font color = "red">-32-</font>  
                                                                  <font color = "red">==></font>  
384                             (rg_irq_mask_map_control_rreq[21])? rg_irq_mask_map_control[21]:
                                                                  <font color = "red">-33-</font>  
                                                                  <font color = "red">==></font>  
385                             (rg_irq_mask_map_control_rreq[22])? rg_irq_mask_map_control[22]:
                                                                  <font color = "red">-34-</font>  
                                                                  <font color = "red">==></font>  
386                             (rg_irq_mask_map_control_rreq[23])? rg_irq_mask_map_control[23]:
                                                                  <font color = "red">-35-</font>  
                                                                  <font color = "red">==></font>  
387                             (rg_irq_mask_map_control_rreq[24])? rg_irq_mask_map_control[24]:
                                                                  <font color = "red">-36-</font>  
                                                                  <font color = "red">==></font>  
388                             (rg_irq_mask_map_control_rreq[25])? rg_irq_mask_map_control[25]:
                                                                  <font color = "red">-37-</font>  
                                                                  <font color = "red">==></font>  
389                             (rg_irq_mask_map_control_rreq[26])? rg_irq_mask_map_control[26]:
                                                                  <font color = "red">-38-</font>  
                                                                  <font color = "red">==></font>  
390                             (rg_irq_mask_map_control_rreq[27])? rg_irq_mask_map_control[27]:
                                                                  <font color = "red">-39-</font>  
                                                                  <font color = "red">==></font>  
391                             (rg_irq_mask_map_control_rreq[28])? rg_irq_mask_map_control[28]:
                                                                  <font color = "red">-40-</font>  
                                                                  <font color = "red">==></font>  
392                             (rg_irq_mask_map_control_rreq[29])? rg_irq_mask_map_control[29]:
                                                                  <font color = "red">-41-</font>  
                                                                  <font color = "red">==></font>  
393                             (rg_irq_mask_map_control_rreq[30])? rg_irq_mask_map_control[30]:
                                                                  <font color = "red">-42-</font>  
                                                                  <font color = "red">==></font>  
394                             (rg_irq_mask_map_control_rreq[31])? rg_irq_mask_map_control[31]: 
                                                                  <font color = "red">-43-</font>  
                                                                  <font color = "red">==></font>  
395                             (rg_isolation_control_rreq)       ? rg_isolation_control :
                                                                  <font color = "red">-44-</font>  
                                                                  <font color = "red">==></font>  
396                             (rg_bootstrap_status_rreq)        ? rg_bootstrap_status : 
                                                                  <font color = "green">-45-</font>  
                                                                  <font color = "green">==></font>  
397                             (rg_main_divider_conctrol_rreq)   ? rg_main_divider_conctrol :
                                                                  <font color = "red">-46-</font>  
                                                                  <font color = "red">==></font>  
398                             (rg_pufcc_rreq)                   ? rg_pufcc :
                                                                  <font color = "green">-47-</font>  
                                                                  <font color = "green">==></font>  
399                             (rg_usb_ctrl_rreq)                ? rg_usb_ctrl :
                                                                  <font color = "green">-48-</font>  
                                                                  <font color = "green">==></font>  
400                             (rg_fpga_pll_clk_sel_rreq)        ? rg_fpga_pll_clk_sel :
                                                                  <font color = "red">-49-</font>  
                                                                  <font color = "red">==></font>  
401                             (rg_wdt_pause_rreq)               ? rg_wdt_pause :                     
                                                                  <font color = "red">-50-</font>  
                                                                  <font color = "red">==></font>  
402                             (rg_ddr_mode_rreq)                ? rg_ddr_mode : 
                                                                  <font color = "red">-51-</font>  
                                                                  <font color = "red">==></font>  
403                             (rg_osc_ctl_rreq)                 ? rg_osc_ctl : 
                                                                  <font color = "red">-52-</font>  
                                                                  <font color = "red">==></font>  
404                             (rg_pit_pause_rreq)               ? rg_pit_pause : 
                                                                  <font color = "red">-53-</font>  
                                                                  <font color = "red">==></font>  
405                             (rg_cral_ctl_rreq)                ? rg_cral_ctl : 
                                                                  <font color = "red">-54-</font>  
                                                                  <font color = "red">==></font>  
406                             (rg_crar_ctl_rreq)                ? rg_crar_ctl : 32'h0;
                                                                  <font color = "red">-55-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>Branch</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td>(1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(2)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(3)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(4)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(5)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(6)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(7)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(8)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(9)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(11)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(12)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(13)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(14)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(15)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(16)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(17)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(18)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(19)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(20)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(21)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(22)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(23)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(24)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(25)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(26)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(27)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(28)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(29)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(30)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(31)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(32)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(33)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(34)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(35)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(36)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(37)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(38)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(39)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(40)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(41)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(42)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(43)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(44)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(45)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(46)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(47)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(48)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(49)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(50)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(51)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(52)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(53)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(54)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(55)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
410            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
411            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
416            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
417            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
421            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
422            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
479            if (!rst_n)                                   dma_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
480            else if (rg_sw_rst_control_wreq & wstr_b[10]) dma_rstn  <= wdat_i[10];                           
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
483            if (!rst_n)                                  emac_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
484            else if (rg_sw_rst_control_wreq & wstr_b[9]) emac_rstn  <= wdat_i[9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
487            if (!rst_n)                                  usb_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
488            else if (rg_sw_rst_control_wreq & wstr_b[8]) usb_rstn <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
491            if (!rst_n)                                  ddr_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
492            else if (rg_sw_rst_control_wreq & wstr_b[7]) ddr_rstn  <= wdat_i[7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
495            if (!rst_n)                                  fpga1_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
496            else if (rg_sw_rst_control_wreq & wstr_b[6]) fpga1_rstn  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
499            if (!rst_n)                                  fpga0_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
500            else if (rg_sw_rst_control_wreq & wstr_b[5]) fpga0_rstn  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
503            if (!rst_n)                                  per_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
504            else if (rg_sw_rst_control_wreq & wstr_b[4]) per_rstn  <= wdat_i[4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
507            if (!rst_n)                                  acpu_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
508            else if (rg_sw_rst_control_wreq & wstr_b[3]) acpu_rstn  <= wdat_i[3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
511            if (!rst_n_por)begin
               <font color = "green">-1-</font>  
512                bcpu_rstn        <= 1'b0;
           <font color = "green">        ==></font>
513                status_bcpu_rstn <= 1'b0;
514            end    
515            else if (rg_sw_rst_control_wreq & wstr_b[0]) begin
                    <font color = "green">-2-</font>  
516                bcpu_rstn        <= wdat_i[0];
           <font color = "green">        ==></font>
517                status_bcpu_rstn <= ~wdat_i[0];
518            end    
519            else if (deassert_bcpu_rstn) begin
                    <font color = "green">-3-</font>  
520                bcpu_rstn  <= 1'b1;
           <font color = "green">        ==></font>
521            end    
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
558            if (!rst_n_por)rg_pll_config_0_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
559            else           rg_pll_config_0_wreq_ff  <= rg_pll_config_0_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
562            if (!rst_n_por)                             rg_pll_config_0_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
563            else if (rg_pll_config_0_wreq & wstr_b[31]) rg_pll_config_0_wdat_ff  <= wdat_i[31];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
566            if (!rst_n_por)                                                                       pll_config_0_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
567            else if (!rg_pll_config_0_wreq & rg_pll_config_0_wreq_ff)                             pll_config_0_we  <= rg_pll_config_0_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
568            else if (pll_config_0_we & !rg_pll_config_0_wreq & rg_pll_config_0_wreq_ff & |wstr_b) pll_config_0_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
571            if (!rst_n_por)                                               dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
572            else if (rg_pll_config_0_wreq & wstr_b[27] & pll_config_0_we) dskewcalin  <= wdat_i[27:16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575            if (!rst_n)                                                  pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
576            else if(clr_pllen)                                           pllen  <= 1'b1;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
577            else if (rg_pll_config_0_wreq & wstr_b[8] & pll_config_0_we) pllen  <= wdat_i[8];
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
580            if (!rst_n_por)                                              dsmen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
581            else if (rg_pll_config_0_wreq & wstr_b[7] & pll_config_0_we) dsmen  <= wdat_i[7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
584            if (!rst_n_por)                                              dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
585            else if (rg_pll_config_0_wreq & wstr_b[6] & pll_config_0_we) dskewfastcal  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
588            if (!rst_n_por)                                              dskewcalen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
589            else if (rg_pll_config_0_wreq & wstr_b[5] & pll_config_0_we) dskewcalen  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
592            if (!rst_n_por)                                              dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
593            else if (rg_pll_config_0_wreq & wstr_b[4] & pll_config_0_we) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
596            if (!rst_n_por)                                              dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
597            else if (rg_pll_config_0_wreq & wstr_b[1] & pll_config_0_we) dskewcalbyp  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
600            if (!rst_n_por)                                              dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
601            else if (rg_pll_config_0_wreq & wstr_b[0] & pll_config_0_we) dacen  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
633            if (!rst_n_por)rg_pll_config_1_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
634            else           rg_pll_config_1_wreq_ff  <= rg_pll_config_1_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
637            if (!rst_n_por)                             rg_pll_config_1_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
638            else if (rg_pll_config_1_wreq & wstr_b[31]) rg_pll_config_1_wdat_ff  <= wdat_i[31];                           
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
641            if (!rst_n_por)                                                                       pll_config_1_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
642            else if (!rg_pll_config_1_wreq & rg_pll_config_1_wreq_ff)                             pll_config_1_we  <= rg_pll_config_1_wdat_ff;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
643            else if (pll_config_1_we & !rg_pll_config_1_wreq & rg_pll_config_1_wreq_ff & |wstr_b) pll_config_1_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
646            if (!rst_n_por)                                               refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
647            else if (rg_pll_config_1_wreq & wstr_b[21] & pll_config_1_we) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
650            if (!rst_n_por)                                               foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
651            else if (rg_pll_config_1_wreq & wstr_b[13] & pll_config_1_we) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
654            if (!rst_n_por)                                               foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
655            else if (rg_pll_config_1_wreq & wstr_b[12] & pll_config_1_we) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658            if (!rst_n_por)                                               fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
659            else if (rg_pll_config_1_wreq & wstr_b[3] & pll_config_1_we)  fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
682            if (!rst_n_por) rg_pll_config_2_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
683            else            rg_pll_config_2_wreq_ff  <= rg_pll_config_2_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
686            if (!rst_n_por)                                 rg_pll_config_2_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
687            else if (rg_pll_config_2_wreq & wstr_b[31])     rg_pll_config_2_wdat_ff  <= wdat_i[31];                     
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
690            if (!rst_n_por)                                                                           pll_config_2_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
691            else if (!rg_pll_config_2_wreq & rg_pll_config_2_wreq_ff )                                pll_config_2_we  <= rg_pll_config_2_wdat_ff;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
692            else if (pll_config_2_we & !rg_pll_config_2_wreq & rg_pll_config_2_wreq_ff & |wstr_b)     pll_config_2_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
695            if (!rst_n_por)                                                   frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
696            else if (rg_pll_config_2_wreq & wstr_b[23] & pll_config_2_we)     frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
721            if (!rst_n_por) rg_pll_config_3_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
722            else            rg_pll_config_3_wreq_ff  <= rg_pll_config_3_wreq;                         
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
725            if (!rst_n_por)                                 rg_pll_config_3_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
726            else if (rg_pll_config_3_wreq & wstr_b[31])     rg_pll_config_3_wdat_ff  <= wdat_i[31];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
729            if (!rst_n_por)                                                                           pll_config_3_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
730            else if (!rg_pll_config_3_wreq & rg_pll_config_3_wreq_ff)                                 pll_config_3_we  <= rg_pll_config_3_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
731            else if (pll_config_3_we & !rg_pll_config_3_wreq & rg_pll_config_3_wreq_ff & |wstr_b)     pll_config_3_we  <= 1'h0;    
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
734            if (!rst_n_por)                                                  postdiv1  <= 4'hF;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
735            else if (rg_pll_config_3_wreq & wstr_b[7] & pll_config_3_we)     postdiv1  <= wdat_i[7:4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
738            if (!rst_n_por)                                                  postdiv0  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
739            else if (rg_pll_config_3_wreq & wstr_b[3] & pll_config_3_we)     postdiv0  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
762            if (!rst_n_por)                                        fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
763            else if (rg_pll_config_4_wreq & wstr_b[11] & fbdiv_we) fbdiv  <= wdat_i[11:0];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
808            if (!rst_n_por)                                     div3  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
809            else if (rg_divider_conctrol_wreq & wstr_b[27]) div3  <= wdat_i[27:24];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
812            if (!rst_n_por)                                     div1  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
813            else if (rg_divider_conctrol_wreq & wstr_b[11]) div1  <= wdat_i[11:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
816            if (!rst_n_por)                                    div0  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
817            else if (rg_divider_conctrol_wreq & wstr_b[3]) div0  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
857            if (!rst_n)                                   pscc_xtal_cg <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
858            else if (rg_gating_control_wreq & wstr_b[12]) pscc_xtal_cg <= wdat_i[12];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
861            if (!rst_n)                                   ddr_cfg_ctl_cg <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
862            else if (rg_gating_control_wreq & wstr_b[11]) ddr_cfg_ctl_cg <= wdat_i[11];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
865            if (!rst_n)                                   usb_ctl_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
866            else if (rg_gating_control_wreq & wstr_b[10]) usb_ctl_cg  <= wdat_i[10];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
869            if (!rst_n)                                  ddr_ctl_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
870            else if (rg_gating_control_wreq & wstr_b[9]) ddr_ctl_cg  <= wdat_i[9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
873            if (!rst_n)                                  ddr_phy_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
874            else if (rg_gating_control_wreq & wstr_b[8]) ddr_phy_cg  <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
877            if (!rst_n)                                  gpt_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
878            else if (rg_gating_control_wreq & wstr_b[7]) gpt_cg  <= wdat_i[7];    
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
881            if (!rst_n)                                  gpio_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
882            else if (rg_gating_control_wreq & wstr_b[6]) gpio_cg  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
885            if (!rst_n)                                  uart_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
886            else if (rg_gating_control_wreq & wstr_b[5]) uart_cg  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
889            if (!rst_n)                                  i2c_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
890            else if (rg_gating_control_wreq & wstr_b[4]) i2c_cg  <= wdat_i[4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
893            if (!rst_n)                                  qspi_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
894            else if (rg_gating_control_wreq & wstr_b[3]) qspi_cg  <= wdat_i[3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
897            if (!rst_n)                                  bcpu_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
898            else if (rg_gating_control_wreq & wstr_b[2]) bcpu_cg  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
901            if (!rst_n)                                  sys_dma_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
902            else if (rg_gating_control_wreq & wstr_b[1]) sys_dma_cg  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
905            if (!rst_n)                                  acpu_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
906            else if (rg_gating_control_wreq & wstr_b[0]) acpu_cg  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
926            if (!rst_n)                                  jtag_disable  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
927            else if (rg_debug_control_wreq & wstr_b[31]) jtag_disable  <= wdat_i[31];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
932            if (!rst_n)                                 jtag_control  <= 2'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
933            else if (rg_debug_control_wreq & wstr_b[1]) jtag_control  <= wdat_i[1:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
953            if (!rst_n)                                            acpu_wdt_irq_mask  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
954            else if (rg_irq_mask_map_control_wreq[0] & wstr_b[16]) acpu_wdt_irq_mask  <= wdat_i[16];   
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
957            if (!rst_n)                                           bcpu_wdt_irq_mask  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
958            else if (rg_irq_mask_map_control_wreq[0] & wstr_b[0]) bcpu_wdt_irq_mask  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1009           if (!rst_n)                                      ace_isolation_ctl  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1010           else if (rg_isolation_control_wreq & wstr_b[24]) ace_isolation_ctl  <= wdat_i[24];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1013           if (!rst_n)                                      irq_isolation_ctl  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1014           else if (rg_isolation_control_wreq & wstr_b[16]) irq_isolation_ctl  <= wdat_i[16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1017           if (!rst_n)                                     fcb_isolation_ctl  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1018           else if (rg_isolation_control_wreq & wstr_b[8]) fcb_isolation_ctl  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1021           if (!rst_n)                                     ahb_isolation_ctl  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1022           else if (rg_isolation_control_wreq & wstr_b[2]) ahb_isolation_ctl  <= wdat_i[2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1025           if (!rst_n)                                     axi1_isolation_ctl  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1026           else if (rg_isolation_control_wreq & wstr_b[1]) axi1_isolation_ctl  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1029           if (!rst_n)                                     axi0_isolation_ctl  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1030           else if (rg_isolation_control_wreq & wstr_b[0]) axi0_isolation_ctl  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1058           if (!rst_n_por)        bcpu_wdt_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1059           else if (bcpu_wdt_rst) bcpu_wdt_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1063           if (!rst_n_por)        bcpu_lock_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1064           else if (pllen_status) bcpu_lock_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1067           if (!rst_n_por)                         bcpu_sw_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1068           else if (!bcpu_rstn & status_bcpu_rstn) bcpu_sw_rst_status  <= 1'h1;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1097           if (!rst_n_por)                                      div0_clk1  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1098           else if (rg_main_divider_conctrol_wreq & wstr_b[27]) div0_clk1  <= wdat_i[27:24];                                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1101           if (!rst_n_por)                                      div2_clk0  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1102           else if (rg_main_divider_conctrol_wreq & wstr_b[19]) div2_clk0  <= wdat_i[19:16];      
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1105           if (!rst_n_por)                                      div1_clk0  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1106           else if (rg_main_divider_conctrol_wreq & wstr_b[11]) div1_clk0  <= wdat_i[11:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1109           if (!rst_n_por)                                     div0_clk0  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1110           else if (rg_main_divider_conctrol_wreq & wstr_b[3]) div0_clk0  <= wdat_i[3:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1133           if (!rst_n)                         pufcc_rng_fre_en  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1134           else if (rg_pufcc_wreq & wstr_b[2]) pufcc_rng_fre_en  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1137           if (!rst_n)                         pufcc_rng_fre_sel  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1138           else if (rg_pufcc_wreq & wstr_b[1]) pufcc_rng_fre_sel  <= wdat_i[1];                         
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1179         if (!rst_n)                         usb_phy_bistmodeen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1180         else if (rg_usb_ctrl_wreq & wstr_b[19]) usb_phy_bistmodeen  <= wdat_i[19];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1183         if (!rst_n)                         usb_phy_bistmodesel  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1184         else if (rg_usb_ctrl_wreq & wstr_b[18]) usb_phy_bistmodesel  <= wdat_i[18:15];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1187         if (!rst_n)                         usb_phy_biston  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1188         else if (rg_usb_ctrl_wreq & wstr_b[14]) usb_phy_biston  <= wdat_i[14];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1191         if (!rst_n)                         usb_pll_bypass  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1192         else if (rg_usb_ctrl_wreq & wstr_b[13]) usb_pll_bypass  <= wdat_i[13];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1195         if (!rst_n)                         usb_tsmode  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1196         else if (rg_usb_ctrl_wreq & wstr_b[3]) usb_tsmode  <= wdat_i[3:2];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1199         if (!rst_n)                         usb_vbusfault  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1200         else if (rg_usb_ctrl_wreq & wstr_b[1]) usb_vbusfault  <= wdat_i[1];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1203         if (!rst_n)                         usb_wakeup  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1204         else if (rg_usb_ctrl_wreq & wstr_b[0]) usb_wakeup  <= wdat_i[0];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1234           if (!rst_n)                                     fpga_pll3_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1235           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[25]) fpga_pll3_clk_sel  <= wdat_i[25:24];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1238           if (!rst_n)                                     fpga_pll2_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1239           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[17]) fpga_pll2_clk_sel  <= wdat_i[17:16];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1242           if (!rst_n)                                    fpga_pll1_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1243           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[9]) fpga_pll1_clk_sel  <= wdat_i[9:8];          
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1246           if (!rst_n)                                    fpga_pll0_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1247           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[1]) fpga_pll0_clk_sel  <= wdat_i[1:0];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1270           if (!rst_n)                             acpu_wdt_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1271           else if (rg_wdt_pause_wreq & wstr_b[8]) acpu_wdt_pause  <= wdat_i[8];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1274           if (!rst_n)                             bcpu_wdt_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1275           else if (rg_wdt_pause_wreq & wstr_b[0]) bcpu_wdt_pause  <= wdat_i[0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1294           if (!rst_n)                            ddr_mode  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1295           else if (rg_ddr_mode_wreq & wstr_b[0]) ddr_mode  <= wdat_i[0];                         
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1324           if (!rst_n)                            rstb  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1325           else if (rg_osc_ctl_wreq & wstr_b[15]) rstb  <= wdat_i[15];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1328           if (!rst_n)                            cal  <= 6'h20;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1329           else if (rg_osc_ctl_wreq & wstr_b[14]) cal  <= wdat_i[14:9];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1332           if (!rst_n)                           ib_cop  <= 2'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1333           else if (rg_osc_ctl_wreq & wstr_b[8]) ib_cop  <= wdat_i[8:7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1336           if (!rst_n)                           pd  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1337           else if (rg_osc_ctl_wreq & wstr_b[6]) pd  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1340           if (!rst_n)                           bgr  <= 3'h4;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1341           else if (rg_osc_ctl_wreq & wstr_b[5]) bgr  <= wdat_i[5:3];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1344           if (!rst_n)                           rsv  <= 3'h4;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1345           else if (rg_osc_ctl_wreq & wstr_b[2]) rsv  <= wdat_i[2:0];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1363           if (!rst_n)                             pit_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1364           else if (rg_pit_pause_wreq & wstr_b[0]) pit_pause  <= wdat_i[0];                         
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1389           if (!rst_n)                               sramb3_cral <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1390           else if (rg_cral_ctl_wreq & wstr_b[19])   sramb3_cral <= wdat_i[19:15];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1393           if (!rst_n)                               sramb2_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1394           else if (rg_cral_ctl_wreq & wstr_b[14])   sramb2_cral  <= wdat_i[14:10];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1397           if (!rst_n)                               sramb1_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1398           else if (rg_cral_ctl_wreq & wstr_b[9])    sramb1_cral  <= wdat_i[9:5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1401           if (!rst_n)                               sramb0_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1402           else if (rg_cral_ctl_wreq & wstr_b[4])    sramb0_cral  <= wdat_i[4:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1427           if (!rst_n)                               sramb3_crar <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1428           else if (rg_crar_ctl_wreq & wstr_b[19])   sramb3_crar <= wdat_i[19:15];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1431           if (!rst_n)                               sramb2_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1432           else if (rg_crar_ctl_wreq & wstr_b[14])   sramb2_crar  <= wdat_i[14:10];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1435           if (!rst_n)                               sramb1_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1436           else if (rg_crar_ctl_wreq & wstr_b[9])    sramb1_crar  <= wdat_i[9:5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1439           if (!rst_n)                               sramb0_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1440           else if (rg_crar_ctl_wreq & wstr_b[4])    sramb0_crar  <= wdat_i[4:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
971                    if (!rst_n)                                            irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
972                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                    if (!rst_n)                                           irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
976                    else if (rg_irq_mask_map_control_wreq[n] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "red">-2-</font>  
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_87079">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_registers">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
