
*** Running vivado
    with args -log design_1_toyuv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_toyuv_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jun 18 13:47:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_toyuv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
Command: synth_design -top design_1_toyuv_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 793540
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1938.246 ; gain = 420.797 ; free physical = 1305 ; free virtual = 11386
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_toyuv_0_0' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_toyuv_0_0/synth/design_1_toyuv_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'toyuv' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv.v:9]
INFO: [Synth 8-6157] synthesizing module 'toyuv_toyuv_Pipeline_VITIS_LOOP_24_1' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'toyuv_mul_32s_34ns_65_2_1' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_mul_32s_34ns_65_2_1' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'toyuv_mul_32s_15s_32_2_1' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_15s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_mul_32s_15s_32_2_1' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_15s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'toyuv_mul_32s_16s_32_2_1' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_16s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_mul_32s_16s_32_2_1' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_16s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'toyuv_mul_32s_17s_32_2_1' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_17s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_mul_32s_17s_32_2_1' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_17s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'toyuv_flow_control_loop_pipe_sequential_init' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_flow_control_loop_pipe_sequential_init' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_toyuv_Pipeline_VITIS_LOOP_24_1' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'toyuv_control_s_axi' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_control_s_axi.v:216]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_control_s_axi' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'toyuv_mul_32s_32s_32_2_1' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_mul_32s_32s_32_2_1' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'toyuv_regslice_both' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_regslice_both' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'toyuv_regslice_both__parameterized0' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_regslice_both__parameterized0' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'toyuv_regslice_both__parameterized1' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_regslice_both__parameterized1' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'toyuv_regslice_both__parameterized2' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_regslice_both__parameterized2' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'toyuv_regslice_both__parameterized3' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_regslice_both__parameterized3' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'toyuv_regslice_both__parameterized4' [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'toyuv_regslice_both__parameterized4' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'toyuv' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_toyuv_0_0' (0#1) [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_toyuv_0_0/synth/design_1_toyuv_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_control_s_axi.v:284]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module toyuv_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module toyuv_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module toyuv_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module toyuv_mul_32s_15s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module toyuv_mul_32s_17s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module toyuv_mul_32s_16s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module toyuv_mul_32s_34ns_65_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.215 ; gain = 512.766 ; free physical = 1189 ; free virtual = 11272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2045.059 ; gain = 527.609 ; free physical = 1185 ; free virtual = 11267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2045.059 ; gain = 527.609 ; free physical = 1185 ; free virtual = 11267
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2045.059 ; gain = 0.000 ; free physical = 1182 ; free virtual = 11265
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_toyuv_0_0/constraints/toyuv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_toyuv_0_0/constraints/toyuv_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.840 ; gain = 0.000 ; free physical = 1154 ; free virtual = 11236
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2193.840 ; gain = 0.000 ; free physical = 1151 ; free virtual = 11233
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2193.840 ; gain = 676.391 ; free physical = 1154 ; free virtual = 11236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.844 ; gain = 684.395 ; free physical = 1154 ; free virtual = 11236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.844 ; gain = 684.395 ; free physical = 1154 ; free virtual = 11236
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln36_reg_1261_reg' and it is trimmed from '65' to '64' bits. [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.v:728]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln37_2_reg_1272_reg' and it is trimmed from '65' to '64' bits. [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.v:730]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln38_2_reg_1283_reg' and it is trimmed from '65' to '64' bits. [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.v:733]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'toyuv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'toyuv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toyuv_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toyuv_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toyuv_regslice_both__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toyuv_regslice_both__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toyuv_regslice_both__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toyuv_regslice_both__parameterized4'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'toyuv_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'toyuv_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toyuv_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toyuv_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toyuv_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toyuv_regslice_both__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toyuv_regslice_both__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toyuv_regslice_both__parameterized4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2201.844 ; gain = 684.395 ; free physical = 1135 ; free virtual = 11218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 6     
	   5 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 54    
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                6 Bit    Registers := 38    
	                5 Bit    Registers := 36    
	                4 Bit    Registers := 72    
	                2 Bit    Registers := 79    
	                1 Bit    Registers := 117   
+---Multipliers : 
	              32x35  Multipliers := 3     
	              15x32  Multipliers := 2     
	              16x32  Multipliers := 1     
	              17x32  Multipliers := 1     
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 14    
	   2 Input    5 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 27    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 433   
	   4 Input    2 Bit        Muxes := 168   
	   2 Input    1 Bit        Muxes := 144   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'p_r_data_1_reg_1002_pp0_iter2_reg_reg' and it is trimmed from '32' to '30' bits. [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.v:809]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_b_data_1_reg_1082_pp0_iter2_reg_reg' and it is trimmed from '32' to '29' bits. [/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/98f4/hdl/verilog/toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.v:735]
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U1/tmp_product, operation Mode is: (A:0x1588f)*B2.
DSP Report: register add_ln36_1_reg_1213_reg is absorbed into DSP mul_32s_34ns_65_2_1_U1/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln36_1_reg_1213_reg is absorbed into DSP mul_32s_34ns_65_2_1_U1/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U1/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U1/tmp_product, operation Mode is: A2*(B:0x1588f).
DSP Report: register mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_34ns_65_2_1_U1/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U1/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U1/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U1/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U1/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U2/tmp_product, operation Mode is: (A:0x1588f)*B2.
DSP Report: register add_ln37_1_reg_1224_reg is absorbed into DSP mul_32s_34ns_65_2_1_U2/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U2/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln37_1_reg_1224_reg is absorbed into DSP mul_32s_34ns_65_2_1_U2/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U2/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U2/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U2/tmp_product, operation Mode is: A2*(B:0x1588f).
DSP Report: register mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U2/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_34ns_65_2_1_U2/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U2/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U2/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U2/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U2/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U2/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U3/tmp_product, operation Mode is: (A:0x1588f)*B2.
DSP Report: register add_ln38_1_reg_1235_reg is absorbed into DSP mul_32s_34ns_65_2_1_U3/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U3/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln38_1_reg_1235_reg is absorbed into DSP mul_32s_34ns_65_2_1_U3/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U3/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U3/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U3/tmp_product, operation Mode is: A2*(B:0x1588f).
DSP Report: register mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U3/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_34ns_65_2_1_U3/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U3/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U3/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U3/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U3/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U3/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U55/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U55/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U55/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
WARNING: [Synth 8-7129] Port AWADDR[1] in module toyuv_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module toyuv_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[47]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[46]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[45]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[44]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[43]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[42]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[41]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[40]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[39]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[38]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[37]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[36]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[35]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[34]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[33]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[32]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[31]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[30]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[29]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[28]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[27]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[26]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[25]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[24]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[23]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[22]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[21]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[20]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[19]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[18]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[17]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[47]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[46]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[45]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[44]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[43]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[42]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[41]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[40]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[39]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[38]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[37]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[36]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[35]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[34]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[33]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[32]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[31]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[30]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[29]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[28]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[27]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[26]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[25]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[24]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[23]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[22]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[21]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[20]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[19]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[18]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U1/buff0_reg[17]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[47]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[46]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[45]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[44]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[43]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[42]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[41]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[40]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[39]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[38]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[37]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[36]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[35]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[34]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[33]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[32]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[31]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[30]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[29]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[28]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[27]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[26]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[25]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[24]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[23]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[22]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[21]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[20]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[19]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[18]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[17]) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[47]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[46]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[45]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[44]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[43]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[42]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U2/buff0_reg[41]__0) is unused and will be removed from module toyuv_toyuv_Pipeline_VITIS_LOOP_24_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2201.844 ; gain = 684.395 ; free physical = 1160 ; free virtual = 11244
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_a : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_a : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_d : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_d : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U1/tmp_product_0 : 0 0 : 1611 4233 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U1/tmp_product_0 : 0 1 : 2622 4233 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U2/tmp_product_6 : 0 0 : 1611 4233 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U2/tmp_product_6 : 0 1 : 2622 4233 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U3/tmp_product_8 : 0 0 : 1611 4233 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U3/tmp_product_8 : 0 1 : 2622 4233 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U1/tmp_product_3 : 0 0 : 1457 3558 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U1/tmp_product_3 : 0 1 : 2101 3558 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U2/tmp_product_7 : 0 0 : 1457 3558 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U2/tmp_product_7 : 0 1 : 2101 3558 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U3/tmp_product_9 : 0 0 : 1457 3558 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U3/tmp_product_9 : 0 1 : 2101 3558 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (A:0x1588f)*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A2*(B:0x1588f)  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17)+A2*B | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (A:0x1588f)*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A2*(B:0x1588f)  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17)+A2*B | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (A:0x1588f)*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A2*(B:0x1588f)  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17)+A2*B | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|toyuv                                | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|toyuv                                | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|toyuv                                | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|toyuv                                | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.844 ; gain = 772.395 ; free physical = 1013 ; free virtual = 11097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2349.898 ; gain = 832.449 ; free physical = 945 ; free virtual = 11029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 832.449 ; free physical = 952 ; free virtual = 11036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.711 ; gain = 966.262 ; free physical = 814 ; free virtual = 10898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.711 ; gain = 966.262 ; free physical = 814 ; free virtual = 10898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.711 ; gain = 966.262 ; free physical = 814 ; free virtual = 10898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.711 ; gain = 966.262 ; free physical = 814 ; free virtual = 10898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.711 ; gain = 966.262 ; free physical = 814 ; free virtual = 10898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.711 ; gain = 966.262 ; free physical = 811 ; free virtual = 10895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_reg_1218_pp0_iter6_reg_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter7_reg_reg[3] | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter7_reg_reg[3] | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_user_reg_1022_pp0_iter7_reg_reg[1] | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_last_reg_1027_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter7_reg_reg[4]   | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter7_reg_reg[5] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_1_reg_1229_pp0_iter6_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter7_reg_reg[3] | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter7_reg_reg[3] | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_user_reg_1062_pp0_iter7_reg_reg[1] | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_last_reg_1067_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter7_reg_reg[4]   | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter7_reg_reg[5] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_2_reg_1240_pp0_iter6_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter7_reg_reg[3] | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter7_reg_reg[3] | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_user_reg_1108_pp0_iter7_reg_reg[1] | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_last_reg_1113_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter7_reg_reg[4]   | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter7_reg_reg[5] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|toyuv       | grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/ap_loop_exit_ready_pp0_iter7_reg_reg   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A*B'              | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17+A*B')'  | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A'*B              | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17+A*B)'   | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A*B'              | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17+A*B')'  | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A'*B              | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17+A'*B)'  | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A*B'              | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17+A*B')'  | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | A'*B              | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 | (PCIN>>17+A*B)'   | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|toyuv                                | (A'*B')'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|toyuv                                | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|toyuv                                | (PCIN>>17+A'*B')' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   353|
|2     |DSP48E1 |    15|
|8     |LUT1    |   272|
|9     |LUT2    |   643|
|10    |LUT3    |   657|
|11    |LUT4    |   680|
|12    |LUT5    |   180|
|13    |LUT6    |   306|
|14    |SRL16E  |    70|
|15    |FDRE    |  2088|
|16    |FDSE    |    52|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.711 ; gain = 966.262 ; free physical = 811 ; free virtual = 10895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 260 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2483.711 ; gain = 817.480 ; free physical = 806 ; free virtual = 10891
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.719 ; gain = 966.262 ; free physical = 806 ; free virtual = 10891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2483.719 ; gain = 0.000 ; free physical = 968 ; free virtual = 11052
INFO: [Netlist 29-17] Analyzing 368 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.738 ; gain = 0.000 ; free physical = 963 ; free virtual = 11047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a01a2e38
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2539.738 ; gain = 1094.824 ; free physical = 960 ; free virtual = 11044
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1784.271; main = 1683.952; forked = 266.850
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3266.918; main = 2539.742; forked = 917.016
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.750 ; gain = 0.000 ; free physical = 962 ; free virtual = 11047
INFO: [Common 17-1381] The checkpoint '/home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/design_1_toyuv_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_toyuv_0_0, cache-ID = ed50521f51b8aade
INFO: [Coretcl 2-1174] Renamed 54 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.750 ; gain = 0.000 ; free physical = 950 ; free virtual = 11040
INFO: [Common 17-1381] The checkpoint '/home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/design_1_toyuv_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_toyuv_0_0_utilization_synth.rpt -pb design_1_toyuv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 18 13:48:16 2025...
