$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$var wire 8 # PINA $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
bxxxxxxxx #
$end
#2187
b00000000 "
#2250
b00000000 "
#2251
b00000000 "
#2362
b00000000 #
0!
#2625
b00000010 "
#2626
b00000010 "
#2712
b00000000 #
#2975
b00000010 "
#2976
b00000010 "
#3062
b00000000 #
#3325
b00000010 "
#3326
b00000010 "
#3412
b00000000 #
#3675
b00000010 "
#3676
b00000010 "
#3762
b00000000 #
#4025
b00000010 "
#4026
b00000010 "
#4112
b00000010 #
#4375
b00000010 "
#4376
b00000010 "
#4462
b00000010 #
#4725
b00000010 "
#4726
b00000010 "
#4812
b00000010 #
#5075
b00000010 "
#5076
b00000010 "
#5162
b00000010 #
#5425
b00000010 "
#5426
b00000010 "
#5512
b00000010 #
#5775
b00000010 "
#5776
b00000010 "
#5862
b00000001 #
1!
#6137
b00000001 "
#6138
b00000001 "
#6225
b00000001 #
#6500
b00000001 "
#6501
b00000001 "
#6587
b00000001 #
#6862
b00000001 "
#6863
b00000001 "
#6950
b00000001 #
#7225
b00000001 "
#7226
b00000001 "
#7312
b00000001 #
#7587
b00000001 "
#7588
b00000001 "
