
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401378 <.init>:
  401378:	stp	x29, x30, [sp, #-16]!
  40137c:	mov	x29, sp
  401380:	bl	4017c0 <ferror@plt+0x60>
  401384:	ldp	x29, x30, [sp], #16
  401388:	ret

Disassembly of section .plt:

0000000000401390 <memcpy@plt-0x20>:
  401390:	stp	x16, x30, [sp, #-16]!
  401394:	adrp	x16, 414000 <ferror@plt+0x128a0>
  401398:	ldr	x17, [x16, #4088]
  40139c:	add	x16, x16, #0xff8
  4013a0:	br	x17
  4013a4:	nop
  4013a8:	nop
  4013ac:	nop

00000000004013b0 <memcpy@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013b4:	ldr	x17, [x16]
  4013b8:	add	x16, x16, #0x0
  4013bc:	br	x17

00000000004013c0 <_exit@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013c4:	ldr	x17, [x16, #8]
  4013c8:	add	x16, x16, #0x8
  4013cc:	br	x17

00000000004013d0 <strtoul@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013d4:	ldr	x17, [x16, #16]
  4013d8:	add	x16, x16, #0x10
  4013dc:	br	x17

00000000004013e0 <strlen@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013e4:	ldr	x17, [x16, #24]
  4013e8:	add	x16, x16, #0x18
  4013ec:	br	x17

00000000004013f0 <fputs@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013f4:	ldr	x17, [x16, #32]
  4013f8:	add	x16, x16, #0x20
  4013fc:	br	x17

0000000000401400 <mbstowcs@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401404:	ldr	x17, [x16, #40]
  401408:	add	x16, x16, #0x28
  40140c:	br	x17

0000000000401410 <exit@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401414:	ldr	x17, [x16, #48]
  401418:	add	x16, x16, #0x30
  40141c:	br	x17

0000000000401420 <dup@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401424:	ldr	x17, [x16, #56]
  401428:	add	x16, x16, #0x38
  40142c:	br	x17

0000000000401430 <strtod@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401434:	ldr	x17, [x16, #64]
  401438:	add	x16, x16, #0x40
  40143c:	br	x17

0000000000401440 <readlink@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401444:	ldr	x17, [x16, #72]
  401448:	add	x16, x16, #0x48
  40144c:	br	x17

0000000000401450 <__cxa_atexit@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401454:	ldr	x17, [x16, #80]
  401458:	add	x16, x16, #0x50
  40145c:	br	x17

0000000000401460 <fputc@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401464:	ldr	x17, [x16, #88]
  401468:	add	x16, x16, #0x58
  40146c:	br	x17

0000000000401470 <asprintf@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401474:	ldr	x17, [x16, #96]
  401478:	add	x16, x16, #0x60
  40147c:	br	x17

0000000000401480 <snprintf@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401484:	ldr	x17, [x16, #104]
  401488:	add	x16, x16, #0x68
  40148c:	br	x17

0000000000401490 <localeconv@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401494:	ldr	x17, [x16, #112]
  401498:	add	x16, x16, #0x70
  40149c:	br	x17

00000000004014a0 <fileno@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014a4:	ldr	x17, [x16, #120]
  4014a8:	add	x16, x16, #0x78
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014b4:	ldr	x17, [x16, #128]
  4014b8:	add	x16, x16, #0x80
  4014bc:	br	x17

00000000004014c0 <wcswidth@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014c4:	ldr	x17, [x16, #136]
  4014c8:	add	x16, x16, #0x88
  4014cc:	br	x17

00000000004014d0 <__strtol_internal@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014d4:	ldr	x17, [x16, #144]
  4014d8:	add	x16, x16, #0x90
  4014dc:	br	x17

00000000004014e0 <strncmp@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014e4:	ldr	x17, [x16, #152]
  4014e8:	add	x16, x16, #0x98
  4014ec:	br	x17

00000000004014f0 <bindtextdomain@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014f4:	ldr	x17, [x16, #160]
  4014f8:	add	x16, x16, #0xa0
  4014fc:	br	x17

0000000000401500 <__libc_start_main@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401504:	ldr	x17, [x16, #168]
  401508:	add	x16, x16, #0xa8
  40150c:	br	x17

0000000000401510 <fgetc@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401514:	ldr	x17, [x16, #176]
  401518:	add	x16, x16, #0xb0
  40151c:	br	x17

0000000000401520 <__strtoul_internal@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401524:	ldr	x17, [x16, #184]
  401528:	add	x16, x16, #0xb8
  40152c:	br	x17

0000000000401530 <calloc@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401534:	ldr	x17, [x16, #192]
  401538:	add	x16, x16, #0xc0
  40153c:	br	x17

0000000000401540 <strdup@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401544:	ldr	x17, [x16, #200]
  401548:	add	x16, x16, #0xc8
  40154c:	br	x17

0000000000401550 <strerror@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401554:	ldr	x17, [x16, #208]
  401558:	add	x16, x16, #0xd0
  40155c:	br	x17

0000000000401560 <close@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401564:	ldr	x17, [x16, #216]
  401568:	add	x16, x16, #0xd8
  40156c:	br	x17

0000000000401570 <strrchr@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401574:	ldr	x17, [x16, #224]
  401578:	add	x16, x16, #0xe0
  40157c:	br	x17

0000000000401580 <__gmon_start__@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401584:	ldr	x17, [x16, #232]
  401588:	add	x16, x16, #0xe8
  40158c:	br	x17

0000000000401590 <abort@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401594:	ldr	x17, [x16, #240]
  401598:	add	x16, x16, #0xf0
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015a4:	ldr	x17, [x16, #248]
  4015a8:	add	x16, x16, #0xf8
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015b4:	ldr	x17, [x16, #256]
  4015b8:	add	x16, x16, #0x100
  4015bc:	br	x17

00000000004015c0 <strcmp@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015c4:	ldr	x17, [x16, #264]
  4015c8:	add	x16, x16, #0x108
  4015cc:	br	x17

00000000004015d0 <getpwuid@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015d4:	ldr	x17, [x16, #272]
  4015d8:	add	x16, x16, #0x110
  4015dc:	br	x17

00000000004015e0 <warn@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015e4:	ldr	x17, [x16, #280]
  4015e8:	add	x16, x16, #0x118
  4015ec:	br	x17

00000000004015f0 <__ctype_b_loc@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015f4:	ldr	x17, [x16, #288]
  4015f8:	add	x16, x16, #0x120
  4015fc:	br	x17

0000000000401600 <strtol@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401604:	ldr	x17, [x16, #296]
  401608:	add	x16, x16, #0x128
  40160c:	br	x17

0000000000401610 <free@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401614:	ldr	x17, [x16, #304]
  401618:	add	x16, x16, #0x130
  40161c:	br	x17

0000000000401620 <vasprintf@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401624:	ldr	x17, [x16, #312]
  401628:	add	x16, x16, #0x138
  40162c:	br	x17

0000000000401630 <strndup@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401634:	ldr	x17, [x16, #320]
  401638:	add	x16, x16, #0x140
  40163c:	br	x17

0000000000401640 <strspn@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401644:	ldr	x17, [x16, #328]
  401648:	add	x16, x16, #0x148
  40164c:	br	x17

0000000000401650 <strchr@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401654:	ldr	x17, [x16, #336]
  401658:	add	x16, x16, #0x150
  40165c:	br	x17

0000000000401660 <fwrite@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401664:	ldr	x17, [x16, #344]
  401668:	add	x16, x16, #0x158
  40166c:	br	x17

0000000000401670 <fflush@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401674:	ldr	x17, [x16, #352]
  401678:	add	x16, x16, #0x160
  40167c:	br	x17

0000000000401680 <__lxstat@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401684:	ldr	x17, [x16, #360]
  401688:	add	x16, x16, #0x168
  40168c:	br	x17

0000000000401690 <warnx@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401694:	ldr	x17, [x16, #368]
  401698:	add	x16, x16, #0x170
  40169c:	br	x17

00000000004016a0 <memchr@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016a4:	ldr	x17, [x16, #376]
  4016a8:	add	x16, x16, #0x178
  4016ac:	br	x17

00000000004016b0 <dcgettext@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016b4:	ldr	x17, [x16, #384]
  4016b8:	add	x16, x16, #0x180
  4016bc:	br	x17

00000000004016c0 <errx@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016c4:	ldr	x17, [x16, #392]
  4016c8:	add	x16, x16, #0x188
  4016cc:	br	x17

00000000004016d0 <strcspn@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016d4:	ldr	x17, [x16, #400]
  4016d8:	add	x16, x16, #0x190
  4016dc:	br	x17

00000000004016e0 <printf@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016e4:	ldr	x17, [x16, #408]
  4016e8:	add	x16, x16, #0x198
  4016ec:	br	x17

00000000004016f0 <__errno_location@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016f4:	ldr	x17, [x16, #416]
  4016f8:	add	x16, x16, #0x1a0
  4016fc:	br	x17

0000000000401700 <putchar@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401704:	ldr	x17, [x16, #424]
  401708:	add	x16, x16, #0x1a8
  40170c:	br	x17

0000000000401710 <__xstat@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401714:	ldr	x17, [x16, #432]
  401718:	add	x16, x16, #0x1b0
  40171c:	br	x17

0000000000401720 <getgrgid@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401724:	ldr	x17, [x16, #440]
  401728:	add	x16, x16, #0x1b8
  40172c:	br	x17

0000000000401730 <fprintf@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401734:	ldr	x17, [x16, #448]
  401738:	add	x16, x16, #0x1c0
  40173c:	br	x17

0000000000401740 <err@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401744:	ldr	x17, [x16, #456]
  401748:	add	x16, x16, #0x1c8
  40174c:	br	x17

0000000000401750 <setlocale@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401754:	ldr	x17, [x16, #464]
  401758:	add	x16, x16, #0x1d0
  40175c:	br	x17

0000000000401760 <ferror@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401764:	ldr	x17, [x16, #472]
  401768:	add	x16, x16, #0x1d8
  40176c:	br	x17

Disassembly of section .text:

0000000000401770 <.text>:
  401770:	mov	x29, #0x0                   	// #0
  401774:	mov	x30, #0x0                   	// #0
  401778:	mov	x5, x0
  40177c:	ldr	x1, [sp]
  401780:	add	x2, sp, #0x8
  401784:	mov	x6, sp
  401788:	movz	x0, #0x0, lsl #48
  40178c:	movk	x0, #0x0, lsl #32
  401790:	movk	x0, #0x40, lsl #16
  401794:	movk	x0, #0x187c
  401798:	movz	x3, #0x0, lsl #48
  40179c:	movk	x3, #0x0, lsl #32
  4017a0:	movk	x3, #0x40, lsl #16
  4017a4:	movk	x3, #0x4330
  4017a8:	movz	x4, #0x0, lsl #48
  4017ac:	movk	x4, #0x0, lsl #32
  4017b0:	movk	x4, #0x40, lsl #16
  4017b4:	movk	x4, #0x43b0
  4017b8:	bl	401500 <__libc_start_main@plt>
  4017bc:	bl	401590 <abort@plt>
  4017c0:	adrp	x0, 414000 <ferror@plt+0x128a0>
  4017c4:	ldr	x0, [x0, #4064]
  4017c8:	cbz	x0, 4017d0 <ferror@plt+0x70>
  4017cc:	b	401580 <__gmon_start__@plt>
  4017d0:	ret
  4017d4:	nop
  4017d8:	adrp	x0, 415000 <ferror@plt+0x138a0>
  4017dc:	add	x0, x0, #0x1f8
  4017e0:	adrp	x1, 415000 <ferror@plt+0x138a0>
  4017e4:	add	x1, x1, #0x1f8
  4017e8:	cmp	x1, x0
  4017ec:	b.eq	401804 <ferror@plt+0xa4>  // b.none
  4017f0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4017f4:	ldr	x1, [x1, #992]
  4017f8:	cbz	x1, 401804 <ferror@plt+0xa4>
  4017fc:	mov	x16, x1
  401800:	br	x16
  401804:	ret
  401808:	adrp	x0, 415000 <ferror@plt+0x138a0>
  40180c:	add	x0, x0, #0x1f8
  401810:	adrp	x1, 415000 <ferror@plt+0x138a0>
  401814:	add	x1, x1, #0x1f8
  401818:	sub	x1, x1, x0
  40181c:	lsr	x2, x1, #63
  401820:	add	x1, x2, x1, asr #3
  401824:	cmp	xzr, x1, asr #1
  401828:	asr	x1, x1, #1
  40182c:	b.eq	401844 <ferror@plt+0xe4>  // b.none
  401830:	adrp	x2, 404000 <ferror@plt+0x28a0>
  401834:	ldr	x2, [x2, #1000]
  401838:	cbz	x2, 401844 <ferror@plt+0xe4>
  40183c:	mov	x16, x2
  401840:	br	x16
  401844:	ret
  401848:	stp	x29, x30, [sp, #-32]!
  40184c:	mov	x29, sp
  401850:	str	x19, [sp, #16]
  401854:	adrp	x19, 415000 <ferror@plt+0x138a0>
  401858:	ldrb	w0, [x19, #536]
  40185c:	cbnz	w0, 40186c <ferror@plt+0x10c>
  401860:	bl	4017d8 <ferror@plt+0x78>
  401864:	mov	w0, #0x1                   	// #1
  401868:	strb	w0, [x19, #536]
  40186c:	ldr	x19, [sp, #16]
  401870:	ldp	x29, x30, [sp], #32
  401874:	ret
  401878:	b	401808 <ferror@plt+0xa8>
  40187c:	sub	sp, sp, #0x100
  401880:	stp	x28, x27, [sp, #176]
  401884:	mov	x27, x1
  401888:	adrp	x1, 404000 <ferror@plt+0x28a0>
  40188c:	str	w0, [sp, #12]
  401890:	add	x1, x1, #0x69f
  401894:	mov	w0, #0x6                   	// #6
  401898:	stp	x29, x30, [sp, #160]
  40189c:	stp	x26, x25, [sp, #192]
  4018a0:	stp	x24, x23, [sp, #208]
  4018a4:	stp	x22, x21, [sp, #224]
  4018a8:	stp	x20, x19, [sp, #240]
  4018ac:	add	x29, sp, #0xa0
  4018b0:	bl	401750 <setlocale@plt>
  4018b4:	adrp	x19, 404000 <ferror@plt+0x28a0>
  4018b8:	add	x19, x19, #0x558
  4018bc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4018c0:	add	x1, x1, #0x563
  4018c4:	mov	x0, x19
  4018c8:	bl	4014f0 <bindtextdomain@plt>
  4018cc:	mov	x0, x19
  4018d0:	bl	4015a0 <textdomain@plt>
  4018d4:	adrp	x0, 402000 <ferror@plt+0x8a0>
  4018d8:	add	x0, x0, #0xec
  4018dc:	bl	4043b8 <ferror@plt+0x2c58>
  4018e0:	adrp	x19, 404000 <ferror@plt+0x28a0>
  4018e4:	adrp	x21, 404000 <ferror@plt+0x28a0>
  4018e8:	adrp	x20, 404000 <ferror@plt+0x28a0>
  4018ec:	add	x19, x19, #0x575
  4018f0:	add	x21, x21, #0x438
  4018f4:	add	x20, x20, #0x3f0
  4018f8:	adrp	x22, 415000 <ferror@plt+0x138a0>
  4018fc:	b	401910 <ferror@plt+0x1b0>
  401900:	mov	w8, #0x8                   	// #8
  401904:	ldr	w9, [x22, #544]
  401908:	orr	w8, w9, w8
  40190c:	str	w8, [x22, #544]
  401910:	ldr	w0, [sp, #12]
  401914:	mov	x1, x27
  401918:	mov	x2, x19
  40191c:	mov	x3, x21
  401920:	mov	x4, xzr
  401924:	bl	4015b0 <getopt_long@plt>
  401928:	sub	w8, w0, #0x56
  40192c:	cmp	w8, #0x22
  401930:	b.hi	401968 <ferror@plt+0x208>  // b.pmore
  401934:	adr	x9, 401900 <ferror@plt+0x1a0>
  401938:	ldrh	w10, [x20, x8, lsl #1]
  40193c:	add	x9, x9, x10, lsl #2
  401940:	mov	w8, #0x34                  	// #52
  401944:	br	x9
  401948:	mov	w8, #0x4                   	// #4
  40194c:	b	401904 <ferror@plt+0x1a4>
  401950:	mov	w8, #0x2                   	// #2
  401954:	b	401904 <ferror@plt+0x1a4>
  401958:	mov	w8, #0x20                  	// #32
  40195c:	b	401904 <ferror@plt+0x1a4>
  401960:	mov	w8, #0x10                  	// #16
  401964:	b	401904 <ferror@plt+0x1a4>
  401968:	cmn	w0, #0x1
  40196c:	b.ne	401dd8 <ferror@plt+0x678>  // b.any
  401970:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401974:	ldr	w8, [x8, #512]
  401978:	ldr	w9, [sp, #12]
  40197c:	cmp	w8, w9
  401980:	b.eq	401dc0 <ferror@plt+0x660>  // b.none
  401984:	bl	4040d4 <ferror@plt+0x2974>
  401988:	adrp	x8, 415000 <ferror@plt+0x138a0>
  40198c:	str	x0, [x8, #552]
  401990:	cbz	x0, 401e10 <ferror@plt+0x6b0>
  401994:	bl	4040d4 <ferror@plt+0x2974>
  401998:	adrp	x8, 415000 <ferror@plt+0x138a0>
  40199c:	str	x0, [x8, #560]
  4019a0:	cbz	x0, 401e1c <ferror@plt+0x6bc>
  4019a4:	adrp	x8, 415000 <ferror@plt+0x138a0>
  4019a8:	ldr	w8, [x8, #512]
  4019ac:	ldr	w9, [sp, #12]
  4019b0:	cmp	w8, w9
  4019b4:	b.ge	401d4c <ferror@plt+0x5ec>  // b.tcont
  4019b8:	adrp	x21, 404000 <ferror@plt+0x28a0>
  4019bc:	adrp	x25, 404000 <ferror@plt+0x28a0>
  4019c0:	mov	w19, wzr
  4019c4:	adrp	x24, 415000 <ferror@plt+0x138a0>
  4019c8:	add	x21, x21, #0x914
  4019cc:	add	x25, x25, #0x917
  4019d0:	mov	w26, #0x44                  	// #68
  4019d4:	str	x27, [sp]
  4019d8:	b	401a48 <ferror@plt+0x2e8>
  4019dc:	ldr	w10, [x19, #160]
  4019e0:	mov	w11, #0x1                   	// #1
  4019e4:	bic	w8, w11, w8, lsr #5
  4019e8:	add	w8, w9, w8
  4019ec:	adrp	x0, 404000 <ferror@plt+0x28a0>
  4019f0:	adrp	x2, 404000 <ferror@plt+0x28a0>
  4019f4:	add	w1, w8, w10, lsl #1
  4019f8:	add	x0, x0, #0x906
  4019fc:	add	x2, x2, #0x69f
  401a00:	bl	4016e0 <printf@plt>
  401a04:	ldr	w0, [x19, #168]
  401a08:	ldr	x20, [x19, #128]
  401a0c:	mov	w19, #0x1                   	// #1
  401a10:	bl	401550 <strerror@plt>
  401a14:	mov	x2, x0
  401a18:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401a1c:	add	x0, x0, #0x90b
  401a20:	mov	x1, x20
  401a24:	bl	4016e0 <printf@plt>
  401a28:	ldr	x27, [sp]
  401a2c:	adrp	x10, 415000 <ferror@plt+0x138a0>
  401a30:	ldr	w8, [x10, #512]
  401a34:	ldr	w9, [sp, #12]
  401a38:	add	w8, w8, #0x1
  401a3c:	cmp	w8, w9
  401a40:	str	w8, [x10, #512]
  401a44:	b.ge	401d50 <ferror@plt+0x5f0>  // b.tcont
  401a48:	ldr	x23, [x27, w8, sxtw #3]
  401a4c:	add	x2, sp, #0x10
  401a50:	mov	w0, wzr
  401a54:	mov	x1, x23
  401a58:	bl	401710 <__xstat@plt>
  401a5c:	cmp	w0, #0x0
  401a60:	mov	x0, xzr
  401a64:	mov	x1, x23
  401a68:	mov	w2, wzr
  401a6c:	mov	x3, xzr
  401a70:	csinc	w19, w19, wzr, eq  // eq = none
  401a74:	bl	401f80 <ferror@plt+0x820>
  401a78:	cbz	x0, 401a2c <ferror@plt+0x2cc>
  401a7c:	ldrb	w8, [x22, #544]
  401a80:	mov	x28, x0
  401a84:	str	w19, [sp, #8]
  401a88:	tbnz	w8, #1, 401af4 <ferror@plt+0x394>
  401a8c:	mov	w19, wzr
  401a90:	mov	x27, x28
  401a94:	b	401aa4 <ferror@plt+0x344>
  401a98:	str	x20, [x27, #152]
  401a9c:	ldr	x27, [x27, #152]
  401aa0:	cbz	x27, 401af8 <ferror@plt+0x398>
  401aa4:	ldr	w8, [x27, #168]
  401aa8:	cbnz	w8, 401a9c <ferror@plt+0x33c>
  401aac:	ldr	w8, [x27, #16]
  401ab0:	and	w8, w8, #0xf000
  401ab4:	cmp	w8, #0xa, lsl #12
  401ab8:	b.ne	401a9c <ferror@plt+0x33c>  // b.any
  401abc:	ldr	x20, [x27, #152]
  401ac0:	cmp	w19, #0x14
  401ac4:	b.ge	401d14 <ferror@plt+0x5b4>  // b.tcont
  401ac8:	ldr	x1, [x27, #136]
  401acc:	ldr	w2, [x27, #144]
  401ad0:	sub	x3, x29, #0x10
  401ad4:	mov	x0, x27
  401ad8:	add	w19, w19, #0x1
  401adc:	bl	401f80 <ferror@plt+0x820>
  401ae0:	str	x0, [x27, #152]
  401ae4:	ldur	x8, [x29, #-16]
  401ae8:	cbz	x8, 401a98 <ferror@plt+0x338>
  401aec:	str	x20, [x8, #152]
  401af0:	b	401a9c <ferror@plt+0x33c>
  401af4:	mov	w27, wzr
  401af8:	cbz	x23, 401b0c <ferror@plt+0x3ac>
  401afc:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401b00:	add	x0, x0, #0x8ff
  401b04:	mov	x1, x23
  401b08:	bl	4016e0 <printf@plt>
  401b0c:	mov	x19, x28
  401b10:	b	401b28 <ferror@plt+0x3c8>
  401b14:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401b18:	add	x0, x0, #0x90f
  401b1c:	bl	4016e0 <printf@plt>
  401b20:	ldr	x19, [x19, #152]
  401b24:	cbz	x19, 401c80 <ferror@plt+0x520>
  401b28:	ldr	w8, [x19, #168]
  401b2c:	cbnz	w8, 401cd8 <ferror@plt+0x578>
  401b30:	ldr	w0, [x19, #16]
  401b34:	sub	x1, x29, #0x10
  401b38:	bl	40322c <ferror@plt+0x1acc>
  401b3c:	ldr	w8, [x19, #164]
  401b40:	cbz	w8, 401b48 <ferror@plt+0x3e8>
  401b44:	sturb	w26, [x29, #-16]
  401b48:	ldr	w8, [x22, #544]
  401b4c:	tbnz	w8, #5, 401b98 <ferror@plt+0x438>
  401b50:	ldr	w8, [x19, #160]
  401b54:	ldr	x3, [x24, #520]
  401b58:	cmp	w8, #0x1
  401b5c:	b.lt	401b88 <ferror@plt+0x428>  // b.tstop
  401b60:	mov	w20, wzr
  401b64:	mov	w1, #0x2                   	// #2
  401b68:	mov	w2, #0x1                   	// #1
  401b6c:	mov	x0, x21
  401b70:	bl	401660 <fwrite@plt>
  401b74:	ldr	w8, [x19, #160]
  401b78:	ldr	x3, [x24, #520]
  401b7c:	add	w20, w20, #0x1
  401b80:	cmp	w20, w8
  401b84:	b.lt	401b64 <ferror@plt+0x404>  // b.tstop
  401b88:	mov	w0, #0x20                  	// #32
  401b8c:	mov	x1, x3
  401b90:	bl	401460 <fputc@plt>
  401b94:	ldr	w8, [x22, #544]
  401b98:	tbnz	w8, #2, 401bb0 <ferror@plt+0x450>
  401b9c:	ldursb	w0, [x29, #-16]
  401ba0:	bl	401700 <putchar@plt>
  401ba4:	ldr	w8, [x22, #544]
  401ba8:	tbnz	w8, #4, 401bc8 <ferror@plt+0x468>
  401bac:	b	401c14 <ferror@plt+0x4b4>
  401bb0:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401bb4:	sub	x1, x29, #0x10
  401bb8:	add	x0, x0, #0x8ea
  401bbc:	bl	4016e0 <printf@plt>
  401bc0:	ldr	w8, [x22, #544]
  401bc4:	tbz	w8, #4, 401c14 <ferror@plt+0x4b4>
  401bc8:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401bcc:	ldr	x0, [x8, #552]
  401bd0:	ldr	w1, [x19, #24]
  401bd4:	ldr	w20, [x0, #8]
  401bd8:	bl	4040b0 <ferror@plt+0x2950>
  401bdc:	ldr	x2, [x0, #8]
  401be0:	mov	x0, x25
  401be4:	mov	w1, w20
  401be8:	bl	4016e0 <printf@plt>
  401bec:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401bf0:	ldr	x0, [x8, #560]
  401bf4:	ldr	w1, [x19, #28]
  401bf8:	ldr	w20, [x0, #8]
  401bfc:	bl	4040b0 <ferror@plt+0x2950>
  401c00:	ldr	x2, [x0, #8]
  401c04:	mov	x0, x25
  401c08:	mov	w1, w20
  401c0c:	bl	4016e0 <printf@plt>
  401c10:	ldr	w8, [x22, #544]
  401c14:	tbz	w8, #5, 401c4c <ferror@plt+0x4ec>
  401c18:	ldr	w8, [x19, #160]
  401c1c:	cmp	w8, #0x1
  401c20:	b.lt	401c4c <ferror@plt+0x4ec>  // b.tstop
  401c24:	mov	w20, wzr
  401c28:	ldr	x3, [x24, #520]
  401c2c:	mov	w1, #0x2                   	// #2
  401c30:	mov	w2, #0x1                   	// #1
  401c34:	mov	x0, x21
  401c38:	bl	401660 <fwrite@plt>
  401c3c:	ldr	w8, [x19, #160]
  401c40:	add	w20, w20, #0x1
  401c44:	cmp	w20, w8
  401c48:	b.lt	401c28 <ferror@plt+0x4c8>  // b.tstop
  401c4c:	ldr	w8, [x19, #16]
  401c50:	ldr	x1, [x19, #128]
  401c54:	and	w8, w8, #0xf000
  401c58:	cmp	w8, #0xa, lsl #12
  401c5c:	b.ne	401b14 <ferror@plt+0x3b4>  // b.any
  401c60:	ldr	x8, [x19, #136]
  401c64:	ldrsw	x9, [x19, #144]
  401c68:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401c6c:	add	x0, x0, #0x91d
  401c70:	add	x2, x8, x9
  401c74:	bl	4016e0 <printf@plt>
  401c78:	ldr	x19, [x19, #152]
  401c7c:	cbnz	x19, 401b28 <ferror@plt+0x3c8>
  401c80:	ldr	x0, [x28, #128]
  401c84:	ldr	x19, [x28, #152]
  401c88:	bl	401610 <free@plt>
  401c8c:	ldr	x0, [x28, #136]
  401c90:	bl	401610 <free@plt>
  401c94:	mov	x0, x28
  401c98:	bl	401610 <free@plt>
  401c9c:	mov	x28, x19
  401ca0:	cbnz	x19, 401c80 <ferror@plt+0x520>
  401ca4:	cmn	w27, #0x1
  401ca8:	ldr	x27, [sp]
  401cac:	ldr	w19, [sp, #8]
  401cb0:	b.ne	401a2c <ferror@plt+0x2cc>  // b.any
  401cb4:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	mov	x0, xzr
  401cc0:	add	x1, x1, #0x61a
  401cc4:	bl	4016b0 <dcgettext@plt>
  401cc8:	mov	x1, x23
  401ccc:	bl	401690 <warnx@plt>
  401cd0:	mov	w19, #0x1                   	// #1
  401cd4:	b	401a2c <ferror@plt+0x2cc>
  401cd8:	ldr	w8, [x22, #544]
  401cdc:	mov	w9, #0xa                   	// #10
  401ce0:	tst	w8, #0x4
  401ce4:	csinc	w9, w9, wzr, ne  // ne = any
  401ce8:	tbz	w8, #4, 4019dc <ferror@plt+0x27c>
  401cec:	adrp	x10, 415000 <ferror@plt+0x138a0>
  401cf0:	ldr	x10, [x10, #552]
  401cf4:	adrp	x11, 415000 <ferror@plt+0x138a0>
  401cf8:	ldr	x11, [x11, #560]
  401cfc:	ldr	w10, [x10, #8]
  401d00:	ldr	w11, [x11, #8]
  401d04:	add	w9, w9, w10
  401d08:	add	w9, w9, w11
  401d0c:	add	w9, w9, #0x2
  401d10:	b	4019dc <ferror@plt+0x27c>
  401d14:	cbz	x20, 401d3c <ferror@plt+0x5dc>
  401d18:	ldr	x0, [x20, #128]
  401d1c:	ldr	x19, [x20, #152]
  401d20:	bl	401610 <free@plt>
  401d24:	ldr	x0, [x20, #136]
  401d28:	bl	401610 <free@plt>
  401d2c:	mov	x0, x20
  401d30:	bl	401610 <free@plt>
  401d34:	mov	x20, x19
  401d38:	cbnz	x19, 401d18 <ferror@plt+0x5b8>
  401d3c:	str	xzr, [x27, #152]
  401d40:	mov	w27, #0xffffffff            	// #-1
  401d44:	cbnz	x23, 401afc <ferror@plt+0x39c>
  401d48:	b	401b0c <ferror@plt+0x3ac>
  401d4c:	mov	w19, wzr
  401d50:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401d54:	ldr	x0, [x8, #552]
  401d58:	bl	4040e0 <ferror@plt+0x2980>
  401d5c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401d60:	ldr	x0, [x8, #560]
  401d64:	bl	4040e0 <ferror@plt+0x2980>
  401d68:	mov	w0, w19
  401d6c:	ldp	x20, x19, [sp, #240]
  401d70:	ldp	x22, x21, [sp, #224]
  401d74:	ldp	x24, x23, [sp, #208]
  401d78:	ldp	x26, x25, [sp, #192]
  401d7c:	ldp	x28, x27, [sp, #176]
  401d80:	ldp	x29, x30, [sp, #160]
  401d84:	add	sp, sp, #0x100
  401d88:	ret
  401d8c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401d90:	add	x1, x1, #0x57e
  401d94:	mov	w2, #0x5                   	// #5
  401d98:	mov	x0, xzr
  401d9c:	bl	4016b0 <dcgettext@plt>
  401da0:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401da4:	ldr	x1, [x8, #528]
  401da8:	adrp	x2, 404000 <ferror@plt+0x28a0>
  401dac:	add	x2, x2, #0x58a
  401db0:	bl	4016e0 <printf@plt>
  401db4:	mov	w0, wzr
  401db8:	bl	401410 <exit@plt>
  401dbc:	bl	401e38 <ferror@plt+0x6d8>
  401dc0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401dc4:	add	x1, x1, #0x5c3
  401dc8:	mov	w2, #0x5                   	// #5
  401dcc:	mov	x0, xzr
  401dd0:	bl	4016b0 <dcgettext@plt>
  401dd4:	bl	401690 <warnx@plt>
  401dd8:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401ddc:	ldr	x19, [x8, #504]
  401de0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401de4:	add	x1, x1, #0x59c
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	mov	x0, xzr
  401df0:	bl	4016b0 <dcgettext@plt>
  401df4:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401df8:	ldr	x2, [x8, #528]
  401dfc:	mov	x1, x0
  401e00:	mov	x0, x19
  401e04:	bl	401730 <fprintf@plt>
  401e08:	mov	w0, #0x1                   	// #1
  401e0c:	bl	401410 <exit@plt>
  401e10:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401e14:	add	x1, x1, #0x5e0
  401e18:	b	401e24 <ferror@plt+0x6c4>
  401e1c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401e20:	add	x1, x1, #0x5fd
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	bl	4016b0 <dcgettext@plt>
  401e2c:	mov	x1, x0
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	bl	401740 <err@plt>
  401e38:	stp	x29, x30, [sp, #-32]!
  401e3c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401e40:	ldr	x8, [x8, #528]
  401e44:	stp	x20, x19, [sp, #16]
  401e48:	adrp	x10, 415000 <ferror@plt+0x138a0>
  401e4c:	ldr	x19, [x10, #520]
  401e50:	ldrb	w9, [x8]
  401e54:	adrp	x10, 404000 <ferror@plt+0x28a0>
  401e58:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401e5c:	add	x10, x10, #0x674
  401e60:	cmp	w9, #0x0
  401e64:	add	x1, x1, #0x67a
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	mov	x0, xzr
  401e70:	mov	x29, sp
  401e74:	csel	x20, x10, x8, eq  // eq = none
  401e78:	bl	4016b0 <dcgettext@plt>
  401e7c:	mov	x1, x19
  401e80:	bl	4013f0 <fputs@plt>
  401e84:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401e88:	add	x1, x1, #0x683
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, xzr
  401e94:	bl	4016b0 <dcgettext@plt>
  401e98:	mov	x1, x0
  401e9c:	mov	x0, x19
  401ea0:	mov	x2, x20
  401ea4:	bl	401730 <fprintf@plt>
  401ea8:	mov	w0, #0xa                   	// #10
  401eac:	mov	x1, x19
  401eb0:	bl	401460 <fputc@plt>
  401eb4:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401eb8:	add	x1, x1, #0x6a0
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	mov	x0, xzr
  401ec4:	bl	4016b0 <dcgettext@plt>
  401ec8:	mov	x1, x19
  401ecc:	bl	4013f0 <fputs@plt>
  401ed0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401ed4:	add	x1, x1, #0x6d4
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	mov	x0, xzr
  401ee0:	bl	4016b0 <dcgettext@plt>
  401ee4:	mov	x1, x19
  401ee8:	bl	4013f0 <fputs@plt>
  401eec:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401ef0:	add	x1, x1, #0x6df
  401ef4:	mov	w2, #0x5                   	// #5
  401ef8:	mov	x0, xzr
  401efc:	bl	4016b0 <dcgettext@plt>
  401f00:	mov	x1, x19
  401f04:	bl	4013f0 <fputs@plt>
  401f08:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f0c:	add	x1, x1, #0x849
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	mov	x0, xzr
  401f18:	bl	4016b0 <dcgettext@plt>
  401f1c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f20:	mov	x19, x0
  401f24:	add	x1, x1, #0x86a
  401f28:	mov	w2, #0x5                   	// #5
  401f2c:	mov	x0, xzr
  401f30:	bl	4016b0 <dcgettext@plt>
  401f34:	mov	x4, x0
  401f38:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401f3c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f40:	adrp	x3, 404000 <ferror@plt+0x28a0>
  401f44:	add	x0, x0, #0x82c
  401f48:	add	x1, x1, #0x83d
  401f4c:	add	x3, x3, #0x85b
  401f50:	mov	x2, x19
  401f54:	bl	4016e0 <printf@plt>
  401f58:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f5c:	add	x1, x1, #0x87a
  401f60:	mov	w2, #0x5                   	// #5
  401f64:	mov	x0, xzr
  401f68:	bl	4016b0 <dcgettext@plt>
  401f6c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f70:	add	x1, x1, #0x895
  401f74:	bl	4016e0 <printf@plt>
  401f78:	mov	w0, wzr
  401f7c:	bl	401410 <exit@plt>
  401f80:	stp	x29, x30, [sp, #-80]!
  401f84:	stp	x26, x25, [sp, #16]
  401f88:	stp	x24, x23, [sp, #32]
  401f8c:	stp	x22, x21, [sp, #48]
  401f90:	stp	x20, x19, [sp, #64]
  401f94:	mov	x29, sp
  401f98:	cbz	x1, 401fb8 <ferror@plt+0x858>
  401f9c:	mov	x19, x3
  401fa0:	mov	w23, w2
  401fa4:	mov	x21, x0
  401fa8:	cbz	x0, 401fc0 <ferror@plt+0x860>
  401fac:	ldr	w8, [x21, #160]
  401fb0:	add	w22, w8, #0x1
  401fb4:	b	401fc4 <ferror@plt+0x864>
  401fb8:	mov	x22, xzr
  401fbc:	b	402098 <ferror@plt+0x938>
  401fc0:	mov	w22, wzr
  401fc4:	mov	x0, x1
  401fc8:	bl	401540 <strdup@plt>
  401fcc:	cbz	x0, 4020dc <ferror@plt+0x97c>
  401fd0:	add	x23, x0, w23, sxtw
  401fd4:	ldrb	w8, [x23]
  401fd8:	mov	x20, x0
  401fdc:	cmp	w8, #0x2f
  401fe0:	b.ne	40201c <ferror@plt+0x8bc>  // b.any
  401fe4:	ldrb	w8, [x23, #1]!
  401fe8:	cmp	w8, #0x2f
  401fec:	b.eq	401fe4 <ferror@plt+0x884>  // b.none
  401ff0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401ff4:	add	x1, x1, #0x89e
  401ff8:	mov	x0, x21
  401ffc:	mov	x2, x1
  402000:	mov	w3, w22
  402004:	bl	4021fc <ferror@plt+0xa9c>
  402008:	mov	x21, x0
  40200c:	mov	x25, x0
  402010:	ldrb	w8, [x23]
  402014:	cbnz	w8, 402028 <ferror@plt+0x8c8>
  402018:	b	402080 <ferror@plt+0x920>
  40201c:	mov	x25, xzr
  402020:	ldrb	w8, [x23]
  402024:	cbz	w8, 402080 <ferror@plt+0x920>
  402028:	mov	w26, #0x2f                  	// #47
  40202c:	mov	w1, #0x2f                  	// #47
  402030:	mov	x0, x23
  402034:	bl	401650 <strchr@plt>
  402038:	cbz	x0, 4020b4 <ferror@plt+0x954>
  40203c:	mov	x24, x0
  402040:	strb	wzr, [x0]
  402044:	mov	x0, x21
  402048:	mov	x1, x20
  40204c:	mov	x2, x23
  402050:	mov	w3, w22
  402054:	bl	4021fc <ferror@plt+0xa9c>
  402058:	cmp	x25, #0x0
  40205c:	mov	x21, x0
  402060:	csel	x25, x0, x25, eq  // eq = none
  402064:	mov	x23, x24
  402068:	strb	w26, [x24]
  40206c:	ldrb	w8, [x23, #1]!
  402070:	cmp	w8, #0x2f
  402074:	b.eq	40206c <ferror@plt+0x90c>  // b.none
  402078:	ldrb	w8, [x23]
  40207c:	cbnz	w8, 40202c <ferror@plt+0x8cc>
  402080:	cmp	x25, #0x0
  402084:	csel	x22, x21, x25, eq  // eq = none
  402088:	cbz	x19, 402090 <ferror@plt+0x930>
  40208c:	str	x21, [x19]
  402090:	mov	x0, x20
  402094:	bl	401610 <free@plt>
  402098:	mov	x0, x22
  40209c:	ldp	x20, x19, [sp, #64]
  4020a0:	ldp	x22, x21, [sp, #48]
  4020a4:	ldp	x24, x23, [sp, #32]
  4020a8:	ldp	x26, x25, [sp, #16]
  4020ac:	ldp	x29, x30, [sp], #80
  4020b0:	ret
  4020b4:	mov	x0, x21
  4020b8:	mov	x1, x20
  4020bc:	mov	x2, x23
  4020c0:	mov	w3, w22
  4020c4:	bl	4021fc <ferror@plt+0xa9c>
  4020c8:	cmp	x25, #0x0
  4020cc:	mov	x21, x0
  4020d0:	csel	x22, x0, x25, eq  // eq = none
  4020d4:	cbnz	x19, 40208c <ferror@plt+0x92c>
  4020d8:	b	402090 <ferror@plt+0x930>
  4020dc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4020e0:	add	x1, x1, #0x8a0
  4020e4:	mov	w0, #0x1                   	// #1
  4020e8:	bl	401740 <err@plt>
  4020ec:	stp	x29, x30, [sp, #-32]!
  4020f0:	adrp	x8, 415000 <ferror@plt+0x138a0>
  4020f4:	stp	x20, x19, [sp, #16]
  4020f8:	ldr	x20, [x8, #520]
  4020fc:	mov	x29, sp
  402100:	bl	4016f0 <__errno_location@plt>
  402104:	mov	x19, x0
  402108:	str	wzr, [x0]
  40210c:	mov	x0, x20
  402110:	bl	401760 <ferror@plt>
  402114:	cbnz	w0, 4021b4 <ferror@plt+0xa54>
  402118:	mov	x0, x20
  40211c:	bl	401670 <fflush@plt>
  402120:	cbz	w0, 402174 <ferror@plt+0xa14>
  402124:	ldr	w20, [x19]
  402128:	cmp	w20, #0x9
  40212c:	b.eq	402138 <ferror@plt+0x9d8>  // b.none
  402130:	cmp	w20, #0x20
  402134:	b.ne	4021cc <ferror@plt+0xa6c>  // b.any
  402138:	adrp	x8, 415000 <ferror@plt+0x138a0>
  40213c:	ldr	x20, [x8, #504]
  402140:	str	wzr, [x19]
  402144:	mov	x0, x20
  402148:	bl	401760 <ferror@plt>
  40214c:	cbnz	w0, 4021f4 <ferror@plt+0xa94>
  402150:	mov	x0, x20
  402154:	bl	401670 <fflush@plt>
  402158:	cbz	w0, 402194 <ferror@plt+0xa34>
  40215c:	ldr	w8, [x19]
  402160:	cmp	w8, #0x9
  402164:	b.ne	4021f4 <ferror@plt+0xa94>  // b.any
  402168:	ldp	x20, x19, [sp, #16]
  40216c:	ldp	x29, x30, [sp], #32
  402170:	ret
  402174:	mov	x0, x20
  402178:	bl	4014a0 <fileno@plt>
  40217c:	tbnz	w0, #31, 402124 <ferror@plt+0x9c4>
  402180:	bl	401420 <dup@plt>
  402184:	tbnz	w0, #31, 402124 <ferror@plt+0x9c4>
  402188:	bl	401560 <close@plt>
  40218c:	cbnz	w0, 402124 <ferror@plt+0x9c4>
  402190:	b	402138 <ferror@plt+0x9d8>
  402194:	mov	x0, x20
  402198:	bl	4014a0 <fileno@plt>
  40219c:	tbnz	w0, #31, 40215c <ferror@plt+0x9fc>
  4021a0:	bl	401420 <dup@plt>
  4021a4:	tbnz	w0, #31, 40215c <ferror@plt+0x9fc>
  4021a8:	bl	401560 <close@plt>
  4021ac:	cbnz	w0, 40215c <ferror@plt+0x9fc>
  4021b0:	b	402168 <ferror@plt+0xa08>
  4021b4:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4021b8:	add	x1, x1, #0x639
  4021bc:	mov	w2, #0x5                   	// #5
  4021c0:	mov	x0, xzr
  4021c4:	bl	4016b0 <dcgettext@plt>
  4021c8:	b	4021e4 <ferror@plt+0xa84>
  4021cc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4021d0:	add	x1, x1, #0x639
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	mov	x0, xzr
  4021dc:	bl	4016b0 <dcgettext@plt>
  4021e0:	cbnz	w20, 4021f0 <ferror@plt+0xa90>
  4021e4:	bl	401690 <warnx@plt>
  4021e8:	mov	w0, #0x1                   	// #1
  4021ec:	bl	4013c0 <_exit@plt>
  4021f0:	bl	4015e0 <warn@plt>
  4021f4:	mov	w0, #0x1                   	// #1
  4021f8:	bl	4013c0 <_exit@plt>
  4021fc:	stp	x29, x30, [sp, #-96]!
  402200:	str	x28, [sp, #16]
  402204:	stp	x26, x25, [sp, #32]
  402208:	stp	x24, x23, [sp, #48]
  40220c:	stp	x22, x21, [sp, #64]
  402210:	stp	x20, x19, [sp, #80]
  402214:	mov	x29, sp
  402218:	sub	sp, sp, #0x1, lsl #12
  40221c:	cbz	x2, 402284 <ferror@plt+0xb24>
  402220:	mov	x20, x1
  402224:	mov	x21, x0
  402228:	mov	w0, #0x1                   	// #1
  40222c:	mov	w1, #0xb0                  	// #176
  402230:	mov	w23, w3
  402234:	mov	x22, x2
  402238:	bl	401530 <calloc@plt>
  40223c:	cbz	x0, 402470 <ferror@plt+0xd10>
  402240:	mov	x19, x0
  402244:	cbz	x21, 40224c <ferror@plt+0xaec>
  402248:	str	x19, [x21, #152]
  40224c:	mov	x0, x22
  402250:	str	w23, [x19, #160]
  402254:	bl	401540 <strdup@plt>
  402258:	cbz	x0, 402484 <ferror@plt+0xd24>
  40225c:	str	x0, [x19, #128]
  402260:	mov	w0, wzr
  402264:	mov	x1, x20
  402268:	mov	x2, x19
  40226c:	bl	401680 <__lxstat@plt>
  402270:	cbz	w0, 40228c <ferror@plt+0xb2c>
  402274:	bl	4016f0 <__errno_location@plt>
  402278:	ldr	w8, [x0]
  40227c:	str	w8, [x19, #168]
  402280:	b	40244c <ferror@plt+0xcec>
  402284:	mov	x19, xzr
  402288:	b	40244c <ferror@plt+0xcec>
  40228c:	ldr	w8, [x19, #16]
  402290:	and	w8, w8, #0xf000
  402294:	cmp	w8, #0xa, lsl #12
  402298:	b.ne	402360 <ferror@plt+0xc00>  // b.any
  40229c:	mov	x1, sp
  4022a0:	mov	w2, #0x1000                	// #4096
  4022a4:	mov	x0, x20
  4022a8:	bl	401440 <readlink@plt>
  4022ac:	cmp	x0, #0x0
  4022b0:	b.le	402494 <ferror@plt+0xd34>
  4022b4:	ldrb	w25, [sp]
  4022b8:	mov	x22, x0
  4022bc:	cmp	w25, #0x2f
  4022c0:	b.eq	4022ec <ferror@plt+0xb8c>  // b.none
  4022c4:	mov	w1, #0x2f                  	// #47
  4022c8:	mov	x0, x20
  4022cc:	bl	401570 <strrchr@plt>
  4022d0:	cbz	x0, 4022ec <ferror@plt+0xb8c>
  4022d4:	sub	w8, w0, w20
  4022d8:	str	w8, [x19, #144]
  4022dc:	add	w8, w8, #0x1
  4022e0:	add	x22, x22, w8, sxtw
  4022e4:	mov	w26, #0x1                   	// #1
  4022e8:	b	4022f0 <ferror@plt+0xb90>
  4022ec:	mov	w26, wzr
  4022f0:	add	x24, x22, #0x1
  4022f4:	mov	x0, x24
  4022f8:	bl	4014b0 <malloc@plt>
  4022fc:	mov	x23, x0
  402300:	cbz	x24, 402308 <ferror@plt+0xba8>
  402304:	cbz	x23, 4024b8 <ferror@plt+0xd58>
  402308:	cmp	w25, #0x2f
  40230c:	str	x23, [x19, #136]
  402310:	b.eq	40234c <ferror@plt+0xbec>  // b.none
  402314:	cbz	w26, 40234c <ferror@plt+0xbec>
  402318:	ldrsw	x24, [x19, #144]
  40231c:	mov	x0, x23
  402320:	mov	x1, x20
  402324:	mov	x2, x24
  402328:	bl	4013b0 <memcpy@plt>
  40232c:	mov	w8, #0x2f                  	// #47
  402330:	add	x9, x24, #0x1
  402334:	strb	w8, [x23, x24]
  402338:	str	w9, [x19, #144]
  40233c:	add	x0, x23, x9
  402340:	sub	x2, x22, x9
  402344:	mov	x1, sp
  402348:	b	402358 <ferror@plt+0xbf8>
  40234c:	mov	x1, sp
  402350:	mov	x0, x23
  402354:	mov	x2, x22
  402358:	bl	4013b0 <memcpy@plt>
  40235c:	strb	wzr, [x23, x22]
  402360:	adrp	x22, 415000 <ferror@plt+0x138a0>
  402364:	ldr	w8, [x22, #544]
  402368:	tbz	w8, #4, 402390 <ferror@plt+0xc30>
  40236c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402370:	ldr	x0, [x8, #552]
  402374:	ldr	w1, [x19, #24]
  402378:	bl	404128 <ferror@plt+0x29c8>
  40237c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402380:	ldr	x0, [x8, #560]
  402384:	ldr	w1, [x19, #28]
  402388:	bl	4042c0 <ferror@plt+0x2b60>
  40238c:	ldr	w8, [x22, #544]
  402390:	tbz	w8, #3, 40244c <ferror@plt+0xcec>
  402394:	ldr	w8, [x19, #16]
  402398:	and	w8, w8, #0xf000
  40239c:	cmp	w8, #0x4, lsl #12
  4023a0:	b.ne	40244c <ferror@plt+0xcec>  // b.any
  4023a4:	cbz	x21, 4023c0 <ferror@plt+0xc60>
  4023a8:	ldr	w8, [x21, #16]
  4023ac:	and	w8, w8, #0xf000
  4023b0:	cmp	w8, #0x4, lsl #12
  4023b4:	b.eq	402424 <ferror@plt+0xcc4>  // b.none
  4023b8:	cmp	w8, #0xa, lsl #12
  4023bc:	b.ne	40244c <ferror@plt+0xcec>  // b.any
  4023c0:	cbz	x20, 40244c <ferror@plt+0xcec>
  4023c4:	mov	x0, x20
  4023c8:	bl	4013e0 <strlen@plt>
  4023cc:	add	x23, x0, #0x4
  4023d0:	mov	x22, x0
  4023d4:	mov	x0, x23
  4023d8:	bl	4014b0 <malloc@plt>
  4023dc:	mov	x21, x0
  4023e0:	cbz	x23, 4023e8 <ferror@plt+0xc88>
  4023e4:	cbz	x21, 4024cc <ferror@plt+0xd6c>
  4023e8:	mov	x0, x21
  4023ec:	mov	x1, x20
  4023f0:	mov	x2, x22
  4023f4:	bl	4013b0 <memcpy@plt>
  4023f8:	mov	w8, #0x2e2f                	// #11823
  4023fc:	movk	w8, #0x2e, lsl #16
  402400:	mov	x2, sp
  402404:	mov	w0, wzr
  402408:	mov	x1, x21
  40240c:	str	w8, [x21, x22]
  402410:	bl	401710 <__xstat@plt>
  402414:	cbnz	w0, 4024e0 <ferror@plt+0xd80>
  402418:	mov	x0, x21
  40241c:	bl	401610 <free@plt>
  402420:	mov	x21, sp
  402424:	ldr	x8, [x21]
  402428:	ldr	x9, [x19]
  40242c:	cmp	x8, x9
  402430:	b.ne	402444 <ferror@plt+0xce4>  // b.any
  402434:	ldr	x8, [x21, #8]
  402438:	ldr	x9, [x19, #8]
  40243c:	cmp	x8, x9
  402440:	b.ne	40244c <ferror@plt+0xcec>  // b.any
  402444:	mov	w8, #0x1                   	// #1
  402448:	str	w8, [x19, #164]
  40244c:	mov	x0, x19
  402450:	add	sp, sp, #0x1, lsl #12
  402454:	ldp	x20, x19, [sp, #80]
  402458:	ldp	x22, x21, [sp, #64]
  40245c:	ldp	x24, x23, [sp, #48]
  402460:	ldp	x26, x25, [sp, #32]
  402464:	ldr	x28, [sp, #16]
  402468:	ldp	x29, x30, [sp], #96
  40246c:	ret
  402470:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402474:	add	x1, x1, #0x8b8
  402478:	mov	w0, #0x1                   	// #1
  40247c:	mov	w2, #0xb0                  	// #176
  402480:	bl	401740 <err@plt>
  402484:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402488:	add	x1, x1, #0x8a0
  40248c:	mov	w0, #0x1                   	// #1
  402490:	bl	401740 <err@plt>
  402494:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402498:	add	x1, x1, #0x8d2
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	mov	x0, xzr
  4024a4:	bl	4016b0 <dcgettext@plt>
  4024a8:	mov	x1, x0
  4024ac:	mov	w0, #0x1                   	// #1
  4024b0:	mov	x2, x20
  4024b4:	bl	401740 <err@plt>
  4024b8:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4024bc:	add	x1, x1, #0x8b8
  4024c0:	mov	w0, #0x1                   	// #1
  4024c4:	mov	x2, x24
  4024c8:	bl	401740 <err@plt>
  4024cc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4024d0:	add	x1, x1, #0x8b8
  4024d4:	mov	w0, #0x1                   	// #1
  4024d8:	mov	x2, x23
  4024dc:	bl	401740 <err@plt>
  4024e0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4024e4:	add	x1, x1, #0x8ed
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	mov	x0, xzr
  4024f0:	bl	4016b0 <dcgettext@plt>
  4024f4:	mov	x1, x0
  4024f8:	mov	w0, #0x1                   	// #1
  4024fc:	mov	x2, x21
  402500:	bl	401740 <err@plt>
  402504:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402508:	str	w0, [x8, #496]
  40250c:	ret
  402510:	sub	sp, sp, #0x70
  402514:	stp	x29, x30, [sp, #16]
  402518:	stp	x28, x27, [sp, #32]
  40251c:	stp	x26, x25, [sp, #48]
  402520:	stp	x24, x23, [sp, #64]
  402524:	stp	x22, x21, [sp, #80]
  402528:	stp	x20, x19, [sp, #96]
  40252c:	add	x29, sp, #0x10
  402530:	str	xzr, [x1]
  402534:	cbz	x0, 402578 <ferror@plt+0xe18>
  402538:	ldrb	w22, [x0]
  40253c:	mov	x20, x0
  402540:	cbz	x22, 402578 <ferror@plt+0xe18>
  402544:	mov	x21, x2
  402548:	mov	x19, x1
  40254c:	bl	4015f0 <__ctype_b_loc@plt>
  402550:	ldr	x8, [x0]
  402554:	mov	x23, x0
  402558:	ldrh	w9, [x8, x22, lsl #1]
  40255c:	tbz	w9, #13, 402570 <ferror@plt+0xe10>
  402560:	add	x9, x20, #0x1
  402564:	ldrb	w22, [x9], #1
  402568:	ldrh	w10, [x8, x22, lsl #1]
  40256c:	tbnz	w10, #13, 402564 <ferror@plt+0xe04>
  402570:	cmp	w22, #0x2d
  402574:	b.ne	4025ac <ferror@plt+0xe4c>  // b.any
  402578:	mov	w22, #0xffffffea            	// #-22
  40257c:	neg	w19, w22
  402580:	bl	4016f0 <__errno_location@plt>
  402584:	str	w19, [x0]
  402588:	mov	w0, w22
  40258c:	ldp	x20, x19, [sp, #96]
  402590:	ldp	x22, x21, [sp, #80]
  402594:	ldp	x24, x23, [sp, #64]
  402598:	ldp	x26, x25, [sp, #48]
  40259c:	ldp	x28, x27, [sp, #32]
  4025a0:	ldp	x29, x30, [sp, #16]
  4025a4:	add	sp, sp, #0x70
  4025a8:	ret
  4025ac:	bl	4016f0 <__errno_location@plt>
  4025b0:	mov	x24, x0
  4025b4:	str	wzr, [x0]
  4025b8:	add	x1, sp, #0x8
  4025bc:	mov	x0, x20
  4025c0:	mov	w2, wzr
  4025c4:	mov	w3, wzr
  4025c8:	str	xzr, [sp, #8]
  4025cc:	bl	401520 <__strtoul_internal@plt>
  4025d0:	ldr	x25, [sp, #8]
  4025d4:	ldr	w8, [x24]
  4025d8:	cmp	x25, x20
  4025dc:	b.eq	40275c <ferror@plt+0xffc>  // b.none
  4025e0:	add	x9, x0, #0x1
  4025e4:	mov	x20, x0
  4025e8:	cmp	x9, #0x1
  4025ec:	b.hi	4025f4 <ferror@plt+0xe94>  // b.pmore
  4025f0:	cbnz	w8, 402760 <ferror@plt+0x1000>
  4025f4:	cbz	x25, 40276c <ferror@plt+0x100c>
  4025f8:	ldrb	w8, [x25]
  4025fc:	cbz	w8, 40276c <ferror@plt+0x100c>
  402600:	mov	w27, wzr
  402604:	mov	x28, xzr
  402608:	b	402618 <ferror@plt+0xeb8>
  40260c:	mov	x28, xzr
  402610:	str	x22, [sp, #8]
  402614:	mov	x25, x22
  402618:	ldrb	w8, [x25, #1]
  40261c:	cmp	w8, #0x61
  402620:	b.le	402650 <ferror@plt+0xef0>
  402624:	cmp	w8, #0x62
  402628:	b.eq	402658 <ferror@plt+0xef8>  // b.none
  40262c:	cmp	w8, #0x69
  402630:	b.ne	402668 <ferror@plt+0xf08>  // b.any
  402634:	ldrb	w8, [x25, #2]
  402638:	orr	w8, w8, #0x20
  40263c:	cmp	w8, #0x62
  402640:	b.ne	402668 <ferror@plt+0xf08>  // b.any
  402644:	ldrb	w8, [x25, #3]
  402648:	cbnz	w8, 402668 <ferror@plt+0xf08>
  40264c:	b	40277c <ferror@plt+0x101c>
  402650:	cmp	w8, #0x42
  402654:	b.ne	402664 <ferror@plt+0xf04>  // b.any
  402658:	ldrb	w8, [x25, #2]
  40265c:	cbnz	w8, 402668 <ferror@plt+0xf08>
  402660:	b	402784 <ferror@plt+0x1024>
  402664:	cbz	w8, 40277c <ferror@plt+0x101c>
  402668:	bl	401490 <localeconv@plt>
  40266c:	cbz	x0, 40268c <ferror@plt+0xf2c>
  402670:	ldr	x22, [x0]
  402674:	cbz	x22, 402698 <ferror@plt+0xf38>
  402678:	mov	x0, x22
  40267c:	bl	4013e0 <strlen@plt>
  402680:	mov	x26, x0
  402684:	mov	w8, #0x1                   	// #1
  402688:	b	4026a0 <ferror@plt+0xf40>
  40268c:	mov	w8, wzr
  402690:	mov	x22, xzr
  402694:	b	40269c <ferror@plt+0xf3c>
  402698:	mov	w8, wzr
  40269c:	mov	x26, xzr
  4026a0:	cbnz	x28, 402578 <ferror@plt+0xe18>
  4026a4:	ldrb	w9, [x25]
  4026a8:	eor	w8, w8, #0x1
  4026ac:	cmp	w9, #0x0
  4026b0:	cset	w9, eq  // eq = none
  4026b4:	orr	w8, w8, w9
  4026b8:	tbnz	w8, #0, 402578 <ferror@plt+0xe18>
  4026bc:	mov	x0, x22
  4026c0:	mov	x1, x25
  4026c4:	mov	x2, x26
  4026c8:	bl	4014e0 <strncmp@plt>
  4026cc:	cbnz	w0, 402578 <ferror@plt+0xe18>
  4026d0:	add	x22, x25, x26
  4026d4:	ldrb	w8, [x22]
  4026d8:	cmp	w8, #0x30
  4026dc:	b.ne	4026f0 <ferror@plt+0xf90>  // b.any
  4026e0:	ldrb	w8, [x22, #1]!
  4026e4:	add	w27, w27, #0x1
  4026e8:	cmp	w8, #0x30
  4026ec:	b.eq	4026e0 <ferror@plt+0xf80>  // b.none
  4026f0:	ldr	x9, [x23]
  4026f4:	sxtb	x8, w8
  4026f8:	ldrh	w8, [x9, x8, lsl #1]
  4026fc:	tbz	w8, #11, 40260c <ferror@plt+0xeac>
  402700:	add	x1, sp, #0x8
  402704:	mov	x0, x22
  402708:	mov	w2, wzr
  40270c:	mov	w3, wzr
  402710:	str	wzr, [x24]
  402714:	str	xzr, [sp, #8]
  402718:	bl	401520 <__strtoul_internal@plt>
  40271c:	ldr	x25, [sp, #8]
  402720:	ldr	w8, [x24]
  402724:	cmp	x25, x22
  402728:	b.eq	40275c <ferror@plt+0xffc>  // b.none
  40272c:	add	x9, x0, #0x1
  402730:	cmp	x9, #0x1
  402734:	b.hi	40273c <ferror@plt+0xfdc>  // b.pmore
  402738:	cbnz	w8, 402760 <ferror@plt+0x1000>
  40273c:	mov	x28, xzr
  402740:	cbz	x0, 402618 <ferror@plt+0xeb8>
  402744:	cbz	x25, 402578 <ferror@plt+0xe18>
  402748:	ldrb	w8, [x25]
  40274c:	mov	w22, #0xffffffea            	// #-22
  402750:	mov	x28, x0
  402754:	cbnz	w8, 402618 <ferror@plt+0xeb8>
  402758:	b	40257c <ferror@plt+0xe1c>
  40275c:	cbz	w8, 402578 <ferror@plt+0xe18>
  402760:	neg	w22, w8
  402764:	tbz	w22, #31, 402588 <ferror@plt+0xe28>
  402768:	b	40257c <ferror@plt+0xe1c>
  40276c:	mov	w22, wzr
  402770:	str	x20, [x19]
  402774:	tbz	w22, #31, 402588 <ferror@plt+0xe28>
  402778:	b	40257c <ferror@plt+0xe1c>
  40277c:	mov	w24, #0x400                 	// #1024
  402780:	b	402788 <ferror@plt+0x1028>
  402784:	mov	w24, #0x3e8                 	// #1000
  402788:	ldrsb	w22, [x25]
  40278c:	adrp	x23, 404000 <ferror@plt+0x28a0>
  402790:	add	x23, x23, #0x934
  402794:	mov	w2, #0x9                   	// #9
  402798:	mov	x0, x23
  40279c:	mov	w1, w22
  4027a0:	bl	4016a0 <memchr@plt>
  4027a4:	cbnz	x0, 4027c4 <ferror@plt+0x1064>
  4027a8:	adrp	x23, 404000 <ferror@plt+0x28a0>
  4027ac:	add	x23, x23, #0x93d
  4027b0:	mov	w2, #0x9                   	// #9
  4027b4:	mov	x0, x23
  4027b8:	mov	w1, w22
  4027bc:	bl	4016a0 <memchr@plt>
  4027c0:	cbz	x0, 402578 <ferror@plt+0xe18>
  4027c4:	sub	w8, w0, w23
  4027c8:	adds	w8, w8, #0x1
  4027cc:	b.cs	4027f0 <ferror@plt+0x1090>  // b.hs, b.nlast
  4027d0:	mvn	w9, w0
  4027d4:	add	w9, w9, w23
  4027d8:	umulh	x10, x24, x20
  4027dc:	cmp	xzr, x10
  4027e0:	b.ne	4027f8 <ferror@plt+0x1098>  // b.any
  4027e4:	adds	w9, w9, #0x1
  4027e8:	mul	x20, x20, x24
  4027ec:	b.cc	4027d8 <ferror@plt+0x1078>  // b.lo, b.ul, b.last
  4027f0:	mov	w22, wzr
  4027f4:	b	4027fc <ferror@plt+0x109c>
  4027f8:	mov	w22, #0xffffffde            	// #-34
  4027fc:	cbz	x21, 402804 <ferror@plt+0x10a4>
  402800:	str	w8, [x21]
  402804:	cbz	x28, 402770 <ferror@plt+0x1010>
  402808:	cbz	w8, 402770 <ferror@plt+0x1010>
  40280c:	mvn	w8, w0
  402810:	add	w9, w8, w23
  402814:	mov	w8, #0x1                   	// #1
  402818:	umulh	x10, x24, x8
  40281c:	cmp	xzr, x10
  402820:	b.ne	402830 <ferror@plt+0x10d0>  // b.any
  402824:	adds	w9, w9, #0x1
  402828:	mul	x8, x8, x24
  40282c:	b.cc	402818 <ferror@plt+0x10b8>  // b.lo, b.ul, b.last
  402830:	mov	w9, #0xa                   	// #10
  402834:	cmp	x28, #0xb
  402838:	b.cc	40284c <ferror@plt+0x10ec>  // b.lo, b.ul, b.last
  40283c:	add	x9, x9, x9, lsl #2
  402840:	lsl	x9, x9, #1
  402844:	cmp	x9, x28
  402848:	b.cc	40283c <ferror@plt+0x10dc>  // b.lo, b.ul, b.last
  40284c:	cmp	w27, #0x1
  402850:	b.lt	4028fc <ferror@plt+0x119c>  // b.tstop
  402854:	cmp	w27, #0x3
  402858:	b.hi	402864 <ferror@plt+0x1104>  // b.pmore
  40285c:	mov	w10, wzr
  402860:	b	4028e8 <ferror@plt+0x1188>
  402864:	mov	w10, #0x1                   	// #1
  402868:	dup	v0.2d, x10
  40286c:	and	w10, w27, #0xfffffffc
  402870:	mov	v1.16b, v0.16b
  402874:	mov	v1.d[0], x9
  402878:	mov	w9, w10
  40287c:	fmov	x12, d1
  402880:	mov	x11, v1.d[1]
  402884:	add	x12, x12, x12, lsl #2
  402888:	fmov	x13, d0
  40288c:	lsl	x12, x12, #1
  402890:	add	x11, x11, x11, lsl #2
  402894:	add	x13, x13, x13, lsl #2
  402898:	mov	x14, v0.d[1]
  40289c:	fmov	d1, x12
  4028a0:	lsl	x11, x11, #1
  4028a4:	lsl	x13, x13, #1
  4028a8:	mov	v1.d[1], x11
  4028ac:	add	x11, x14, x14, lsl #2
  4028b0:	fmov	d0, x13
  4028b4:	lsl	x11, x11, #1
  4028b8:	subs	w9, w9, #0x4
  4028bc:	mov	v0.d[1], x11
  4028c0:	b.ne	40287c <ferror@plt+0x111c>  // b.any
  4028c4:	mov	x9, v1.d[1]
  4028c8:	mov	x11, v0.d[1]
  4028cc:	fmov	x12, d1
  4028d0:	fmov	x13, d0
  4028d4:	mul	x12, x13, x12
  4028d8:	mul	x9, x11, x9
  4028dc:	cmp	w27, w10
  4028e0:	mul	x9, x12, x9
  4028e4:	b.eq	4028fc <ferror@plt+0x119c>  // b.none
  4028e8:	sub	w10, w27, w10
  4028ec:	add	x9, x9, x9, lsl #2
  4028f0:	subs	w10, w10, #0x1
  4028f4:	lsl	x9, x9, #1
  4028f8:	b.ne	4028ec <ferror@plt+0x118c>  // b.any
  4028fc:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402900:	mov	w12, #0x1                   	// #1
  402904:	movk	x10, #0xcccd
  402908:	mov	w11, #0xa                   	// #10
  40290c:	b	402920 <ferror@plt+0x11c0>
  402910:	cmp	x28, #0x9
  402914:	mov	x28, x13
  402918:	mov	x12, x14
  40291c:	b.ls	402770 <ferror@plt+0x1010>  // b.plast
  402920:	umulh	x13, x28, x10
  402924:	lsr	x13, x13, #3
  402928:	add	x14, x12, x12, lsl #2
  40292c:	msub	x15, x13, x11, x28
  402930:	lsl	x14, x14, #1
  402934:	cbz	x15, 402910 <ferror@plt+0x11b0>
  402938:	udiv	x12, x9, x12
  40293c:	udiv	x12, x12, x15
  402940:	udiv	x12, x8, x12
  402944:	add	x20, x12, x20
  402948:	b	402910 <ferror@plt+0x11b0>
  40294c:	mov	x2, xzr
  402950:	b	402510 <ferror@plt+0xdb0>
  402954:	stp	x29, x30, [sp, #-48]!
  402958:	stp	x20, x19, [sp, #32]
  40295c:	mov	x20, x1
  402960:	mov	x19, x0
  402964:	str	x21, [sp, #16]
  402968:	mov	x29, sp
  40296c:	cbz	x0, 4029a0 <ferror@plt+0x1240>
  402970:	ldrb	w21, [x19]
  402974:	mov	x8, x19
  402978:	cbz	w21, 4029a4 <ferror@plt+0x1244>
  40297c:	bl	4015f0 <__ctype_b_loc@plt>
  402980:	ldr	x9, [x0]
  402984:	mov	x8, x19
  402988:	and	x10, x21, #0xff
  40298c:	ldrh	w10, [x9, x10, lsl #1]
  402990:	tbz	w10, #11, 4029a4 <ferror@plt+0x1244>
  402994:	ldrb	w21, [x8, #1]!
  402998:	cbnz	w21, 402988 <ferror@plt+0x1228>
  40299c:	b	4029a4 <ferror@plt+0x1244>
  4029a0:	mov	x8, xzr
  4029a4:	cbz	x20, 4029ac <ferror@plt+0x124c>
  4029a8:	str	x8, [x20]
  4029ac:	cmp	x8, x19
  4029b0:	b.ls	4029c4 <ferror@plt+0x1264>  // b.plast
  4029b4:	ldrb	w8, [x8]
  4029b8:	cmp	w8, #0x0
  4029bc:	cset	w0, eq  // eq = none
  4029c0:	b	4029c8 <ferror@plt+0x1268>
  4029c4:	mov	w0, wzr
  4029c8:	ldp	x20, x19, [sp, #32]
  4029cc:	ldr	x21, [sp, #16]
  4029d0:	ldp	x29, x30, [sp], #48
  4029d4:	ret
  4029d8:	stp	x29, x30, [sp, #-48]!
  4029dc:	stp	x20, x19, [sp, #32]
  4029e0:	mov	x20, x1
  4029e4:	mov	x19, x0
  4029e8:	str	x21, [sp, #16]
  4029ec:	mov	x29, sp
  4029f0:	cbz	x0, 402a24 <ferror@plt+0x12c4>
  4029f4:	ldrb	w21, [x19]
  4029f8:	mov	x8, x19
  4029fc:	cbz	w21, 402a28 <ferror@plt+0x12c8>
  402a00:	bl	4015f0 <__ctype_b_loc@plt>
  402a04:	ldr	x9, [x0]
  402a08:	mov	x8, x19
  402a0c:	and	x10, x21, #0xff
  402a10:	ldrh	w10, [x9, x10, lsl #1]
  402a14:	tbz	w10, #12, 402a28 <ferror@plt+0x12c8>
  402a18:	ldrb	w21, [x8, #1]!
  402a1c:	cbnz	w21, 402a0c <ferror@plt+0x12ac>
  402a20:	b	402a28 <ferror@plt+0x12c8>
  402a24:	mov	x8, xzr
  402a28:	cbz	x20, 402a30 <ferror@plt+0x12d0>
  402a2c:	str	x8, [x20]
  402a30:	cmp	x8, x19
  402a34:	b.ls	402a48 <ferror@plt+0x12e8>  // b.plast
  402a38:	ldrb	w8, [x8]
  402a3c:	cmp	w8, #0x0
  402a40:	cset	w0, eq  // eq = none
  402a44:	b	402a4c <ferror@plt+0x12ec>
  402a48:	mov	w0, wzr
  402a4c:	ldp	x20, x19, [sp, #32]
  402a50:	ldr	x21, [sp, #16]
  402a54:	ldp	x29, x30, [sp], #48
  402a58:	ret
  402a5c:	sub	sp, sp, #0x110
  402a60:	stp	x29, x30, [sp, #208]
  402a64:	add	x29, sp, #0xd0
  402a68:	mov	x8, #0xffffffffffffffd0    	// #-48
  402a6c:	mov	x9, sp
  402a70:	sub	x10, x29, #0x50
  402a74:	stp	x28, x23, [sp, #224]
  402a78:	stp	x22, x21, [sp, #240]
  402a7c:	stp	x20, x19, [sp, #256]
  402a80:	mov	x20, x1
  402a84:	mov	x19, x0
  402a88:	movk	x8, #0xff80, lsl #32
  402a8c:	add	x11, x29, #0x40
  402a90:	add	x9, x9, #0x80
  402a94:	add	x22, x10, #0x30
  402a98:	mov	w23, #0xffffffd0            	// #-48
  402a9c:	stp	x2, x3, [x29, #-80]
  402aa0:	stp	x4, x5, [x29, #-64]
  402aa4:	stp	x6, x7, [x29, #-48]
  402aa8:	stp	q1, q2, [sp, #16]
  402aac:	stp	q3, q4, [sp, #48]
  402ab0:	str	q0, [sp]
  402ab4:	stp	q5, q6, [sp, #80]
  402ab8:	str	q7, [sp, #112]
  402abc:	stp	x9, x8, [x29, #-16]
  402ac0:	stp	x11, x22, [x29, #-32]
  402ac4:	tbnz	w23, #31, 402ad0 <ferror@plt+0x1370>
  402ac8:	mov	w8, w23
  402acc:	b	402ae8 <ferror@plt+0x1388>
  402ad0:	add	w8, w23, #0x8
  402ad4:	cmn	w23, #0x8
  402ad8:	stur	w8, [x29, #-8]
  402adc:	b.gt	402ae8 <ferror@plt+0x1388>
  402ae0:	add	x9, x22, w23, sxtw
  402ae4:	b	402af4 <ferror@plt+0x1394>
  402ae8:	ldur	x9, [x29, #-32]
  402aec:	add	x10, x9, #0x8
  402af0:	stur	x10, [x29, #-32]
  402af4:	ldr	x1, [x9]
  402af8:	cbz	x1, 402b70 <ferror@plt+0x1410>
  402afc:	tbnz	w8, #31, 402b08 <ferror@plt+0x13a8>
  402b00:	mov	w23, w8
  402b04:	b	402b20 <ferror@plt+0x13c0>
  402b08:	add	w23, w8, #0x8
  402b0c:	cmn	w8, #0x8
  402b10:	stur	w23, [x29, #-8]
  402b14:	b.gt	402b20 <ferror@plt+0x13c0>
  402b18:	add	x8, x22, w8, sxtw
  402b1c:	b	402b2c <ferror@plt+0x13cc>
  402b20:	ldur	x8, [x29, #-32]
  402b24:	add	x9, x8, #0x8
  402b28:	stur	x9, [x29, #-32]
  402b2c:	ldr	x21, [x8]
  402b30:	cbz	x21, 402b70 <ferror@plt+0x1410>
  402b34:	mov	x0, x19
  402b38:	bl	4015c0 <strcmp@plt>
  402b3c:	cbz	w0, 402b54 <ferror@plt+0x13f4>
  402b40:	mov	x0, x19
  402b44:	mov	x1, x21
  402b48:	bl	4015c0 <strcmp@plt>
  402b4c:	cbnz	w0, 402ac4 <ferror@plt+0x1364>
  402b50:	b	402b58 <ferror@plt+0x13f8>
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	ldp	x20, x19, [sp, #256]
  402b5c:	ldp	x22, x21, [sp, #240]
  402b60:	ldp	x28, x23, [sp, #224]
  402b64:	ldp	x29, x30, [sp, #208]
  402b68:	add	sp, sp, #0x110
  402b6c:	ret
  402b70:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402b74:	ldr	w0, [x8, #496]
  402b78:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402b7c:	add	x1, x1, #0x946
  402b80:	mov	x2, x20
  402b84:	mov	x3, x19
  402b88:	bl	4016c0 <errx@plt>
  402b8c:	cbz	x1, 402bb0 <ferror@plt+0x1450>
  402b90:	sxtb	w8, w2
  402b94:	ldrsb	w9, [x0]
  402b98:	cbz	w9, 402bb0 <ferror@plt+0x1450>
  402b9c:	cmp	w8, w9
  402ba0:	b.eq	402bb4 <ferror@plt+0x1454>  // b.none
  402ba4:	sub	x1, x1, #0x1
  402ba8:	add	x0, x0, #0x1
  402bac:	cbnz	x1, 402b94 <ferror@plt+0x1434>
  402bb0:	mov	x0, xzr
  402bb4:	ret
  402bb8:	stp	x29, x30, [sp, #-32]!
  402bbc:	stp	x20, x19, [sp, #16]
  402bc0:	mov	x29, sp
  402bc4:	mov	x20, x1
  402bc8:	mov	x19, x0
  402bcc:	bl	402d28 <ferror@plt+0x15c8>
  402bd0:	cmp	x0, w0, sxtw
  402bd4:	b.ne	402bec <ferror@plt+0x148c>  // b.any
  402bd8:	cmp	w0, w0, sxth
  402bdc:	b.ne	402bec <ferror@plt+0x148c>  // b.any
  402be0:	ldp	x20, x19, [sp, #16]
  402be4:	ldp	x29, x30, [sp], #32
  402be8:	ret
  402bec:	bl	4016f0 <__errno_location@plt>
  402bf0:	mov	w8, #0x22                  	// #34
  402bf4:	str	w8, [x0]
  402bf8:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402bfc:	ldr	w0, [x8, #496]
  402c00:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402c04:	add	x1, x1, #0x946
  402c08:	mov	x2, x20
  402c0c:	mov	x3, x19
  402c10:	bl	401740 <err@plt>
  402c14:	stp	x29, x30, [sp, #-32]!
  402c18:	stp	x20, x19, [sp, #16]
  402c1c:	mov	x29, sp
  402c20:	mov	x20, x1
  402c24:	mov	x19, x0
  402c28:	bl	402d28 <ferror@plt+0x15c8>
  402c2c:	cmp	x0, w0, sxtw
  402c30:	b.ne	402c40 <ferror@plt+0x14e0>  // b.any
  402c34:	ldp	x20, x19, [sp, #16]
  402c38:	ldp	x29, x30, [sp], #32
  402c3c:	ret
  402c40:	bl	4016f0 <__errno_location@plt>
  402c44:	mov	w8, #0x22                  	// #34
  402c48:	str	w8, [x0]
  402c4c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402c50:	ldr	w0, [x8, #496]
  402c54:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402c58:	add	x1, x1, #0x946
  402c5c:	mov	x2, x20
  402c60:	mov	x3, x19
  402c64:	bl	401740 <err@plt>
  402c68:	stp	x29, x30, [sp, #-32]!
  402c6c:	mov	w2, #0xa                   	// #10
  402c70:	stp	x20, x19, [sp, #16]
  402c74:	mov	x29, sp
  402c78:	mov	x20, x1
  402c7c:	mov	x19, x0
  402c80:	bl	402e98 <ferror@plt+0x1738>
  402c84:	lsr	x8, x0, #32
  402c88:	cbnz	x8, 402ca0 <ferror@plt+0x1540>
  402c8c:	cmp	w0, #0x10, lsl #12
  402c90:	b.cs	402ca0 <ferror@plt+0x1540>  // b.hs, b.nlast
  402c94:	ldp	x20, x19, [sp, #16]
  402c98:	ldp	x29, x30, [sp], #32
  402c9c:	ret
  402ca0:	bl	4016f0 <__errno_location@plt>
  402ca4:	mov	w8, #0x22                  	// #34
  402ca8:	str	w8, [x0]
  402cac:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402cb0:	ldr	w0, [x8, #496]
  402cb4:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402cb8:	add	x1, x1, #0x946
  402cbc:	mov	x2, x20
  402cc0:	mov	x3, x19
  402cc4:	bl	401740 <err@plt>
  402cc8:	stp	x29, x30, [sp, #-32]!
  402ccc:	mov	w2, #0x10                  	// #16
  402cd0:	stp	x20, x19, [sp, #16]
  402cd4:	mov	x29, sp
  402cd8:	mov	x20, x1
  402cdc:	mov	x19, x0
  402ce0:	bl	402e98 <ferror@plt+0x1738>
  402ce4:	lsr	x8, x0, #32
  402ce8:	cbnz	x8, 402d00 <ferror@plt+0x15a0>
  402cec:	cmp	w0, #0x10, lsl #12
  402cf0:	b.cs	402d00 <ferror@plt+0x15a0>  // b.hs, b.nlast
  402cf4:	ldp	x20, x19, [sp, #16]
  402cf8:	ldp	x29, x30, [sp], #32
  402cfc:	ret
  402d00:	bl	4016f0 <__errno_location@plt>
  402d04:	mov	w8, #0x22                  	// #34
  402d08:	str	w8, [x0]
  402d0c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402d10:	ldr	w0, [x8, #496]
  402d14:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402d18:	add	x1, x1, #0x946
  402d1c:	mov	x2, x20
  402d20:	mov	x3, x19
  402d24:	bl	401740 <err@plt>
  402d28:	stp	x29, x30, [sp, #-48]!
  402d2c:	mov	x29, sp
  402d30:	str	x21, [sp, #16]
  402d34:	stp	x20, x19, [sp, #32]
  402d38:	mov	x20, x1
  402d3c:	mov	x19, x0
  402d40:	str	xzr, [x29, #24]
  402d44:	bl	4016f0 <__errno_location@plt>
  402d48:	str	wzr, [x0]
  402d4c:	cbz	x19, 402da0 <ferror@plt+0x1640>
  402d50:	ldrb	w8, [x19]
  402d54:	cbz	w8, 402da0 <ferror@plt+0x1640>
  402d58:	mov	x21, x0
  402d5c:	add	x1, x29, #0x18
  402d60:	mov	w2, #0xa                   	// #10
  402d64:	mov	x0, x19
  402d68:	mov	w3, wzr
  402d6c:	bl	4014d0 <__strtol_internal@plt>
  402d70:	ldr	w8, [x21]
  402d74:	cbnz	w8, 402dbc <ferror@plt+0x165c>
  402d78:	ldr	x8, [x29, #24]
  402d7c:	cmp	x8, x19
  402d80:	b.eq	402da0 <ferror@plt+0x1640>  // b.none
  402d84:	cbz	x8, 402d90 <ferror@plt+0x1630>
  402d88:	ldrb	w8, [x8]
  402d8c:	cbnz	w8, 402da0 <ferror@plt+0x1640>
  402d90:	ldp	x20, x19, [sp, #32]
  402d94:	ldr	x21, [sp, #16]
  402d98:	ldp	x29, x30, [sp], #48
  402d9c:	ret
  402da0:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402da4:	ldr	w0, [x8, #496]
  402da8:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402dac:	add	x1, x1, #0x946
  402db0:	mov	x2, x20
  402db4:	mov	x3, x19
  402db8:	bl	4016c0 <errx@plt>
  402dbc:	adrp	x9, 415000 <ferror@plt+0x138a0>
  402dc0:	ldr	w0, [x9, #496]
  402dc4:	cmp	w8, #0x22
  402dc8:	b.ne	402da8 <ferror@plt+0x1648>  // b.any
  402dcc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402dd0:	add	x1, x1, #0x946
  402dd4:	mov	x2, x20
  402dd8:	mov	x3, x19
  402ddc:	bl	401740 <err@plt>
  402de0:	stp	x29, x30, [sp, #-32]!
  402de4:	mov	w2, #0xa                   	// #10
  402de8:	stp	x20, x19, [sp, #16]
  402dec:	mov	x29, sp
  402df0:	mov	x20, x1
  402df4:	mov	x19, x0
  402df8:	bl	402e98 <ferror@plt+0x1738>
  402dfc:	lsr	x8, x0, #32
  402e00:	cbnz	x8, 402e10 <ferror@plt+0x16b0>
  402e04:	ldp	x20, x19, [sp, #16]
  402e08:	ldp	x29, x30, [sp], #32
  402e0c:	ret
  402e10:	bl	4016f0 <__errno_location@plt>
  402e14:	mov	w8, #0x22                  	// #34
  402e18:	str	w8, [x0]
  402e1c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402e20:	ldr	w0, [x8, #496]
  402e24:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402e28:	add	x1, x1, #0x946
  402e2c:	mov	x2, x20
  402e30:	mov	x3, x19
  402e34:	bl	401740 <err@plt>
  402e38:	stp	x29, x30, [sp, #-32]!
  402e3c:	mov	w2, #0x10                  	// #16
  402e40:	stp	x20, x19, [sp, #16]
  402e44:	mov	x29, sp
  402e48:	mov	x20, x1
  402e4c:	mov	x19, x0
  402e50:	bl	402e98 <ferror@plt+0x1738>
  402e54:	lsr	x8, x0, #32
  402e58:	cbnz	x8, 402e68 <ferror@plt+0x1708>
  402e5c:	ldp	x20, x19, [sp, #16]
  402e60:	ldp	x29, x30, [sp], #32
  402e64:	ret
  402e68:	bl	4016f0 <__errno_location@plt>
  402e6c:	mov	w8, #0x22                  	// #34
  402e70:	str	w8, [x0]
  402e74:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402e78:	ldr	w0, [x8, #496]
  402e7c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402e80:	add	x1, x1, #0x946
  402e84:	mov	x2, x20
  402e88:	mov	x3, x19
  402e8c:	bl	401740 <err@plt>
  402e90:	mov	w2, #0xa                   	// #10
  402e94:	b	402e98 <ferror@plt+0x1738>
  402e98:	sub	sp, sp, #0x40
  402e9c:	stp	x29, x30, [sp, #16]
  402ea0:	stp	x22, x21, [sp, #32]
  402ea4:	stp	x20, x19, [sp, #48]
  402ea8:	add	x29, sp, #0x10
  402eac:	mov	w21, w2
  402eb0:	mov	x20, x1
  402eb4:	mov	x19, x0
  402eb8:	str	xzr, [sp, #8]
  402ebc:	bl	4016f0 <__errno_location@plt>
  402ec0:	str	wzr, [x0]
  402ec4:	cbz	x19, 402f1c <ferror@plt+0x17bc>
  402ec8:	ldrb	w8, [x19]
  402ecc:	cbz	w8, 402f1c <ferror@plt+0x17bc>
  402ed0:	mov	x22, x0
  402ed4:	add	x1, sp, #0x8
  402ed8:	mov	x0, x19
  402edc:	mov	w2, w21
  402ee0:	mov	w3, wzr
  402ee4:	bl	401520 <__strtoul_internal@plt>
  402ee8:	ldr	w8, [x22]
  402eec:	cbnz	w8, 402f38 <ferror@plt+0x17d8>
  402ef0:	ldr	x8, [sp, #8]
  402ef4:	cmp	x8, x19
  402ef8:	b.eq	402f1c <ferror@plt+0x17bc>  // b.none
  402efc:	cbz	x8, 402f08 <ferror@plt+0x17a8>
  402f00:	ldrb	w8, [x8]
  402f04:	cbnz	w8, 402f1c <ferror@plt+0x17bc>
  402f08:	ldp	x20, x19, [sp, #48]
  402f0c:	ldp	x22, x21, [sp, #32]
  402f10:	ldp	x29, x30, [sp, #16]
  402f14:	add	sp, sp, #0x40
  402f18:	ret
  402f1c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402f20:	ldr	w0, [x8, #496]
  402f24:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402f28:	add	x1, x1, #0x946
  402f2c:	mov	x2, x20
  402f30:	mov	x3, x19
  402f34:	bl	4016c0 <errx@plt>
  402f38:	adrp	x9, 415000 <ferror@plt+0x138a0>
  402f3c:	ldr	w0, [x9, #496]
  402f40:	cmp	w8, #0x22
  402f44:	b.ne	402f24 <ferror@plt+0x17c4>  // b.any
  402f48:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402f4c:	add	x1, x1, #0x946
  402f50:	mov	x2, x20
  402f54:	mov	x3, x19
  402f58:	bl	401740 <err@plt>
  402f5c:	mov	w2, #0x10                  	// #16
  402f60:	b	402e98 <ferror@plt+0x1738>
  402f64:	stp	x29, x30, [sp, #-48]!
  402f68:	mov	x29, sp
  402f6c:	str	x21, [sp, #16]
  402f70:	stp	x20, x19, [sp, #32]
  402f74:	mov	x20, x1
  402f78:	mov	x19, x0
  402f7c:	str	xzr, [x29, #24]
  402f80:	bl	4016f0 <__errno_location@plt>
  402f84:	str	wzr, [x0]
  402f88:	cbz	x19, 402fd4 <ferror@plt+0x1874>
  402f8c:	ldrb	w8, [x19]
  402f90:	cbz	w8, 402fd4 <ferror@plt+0x1874>
  402f94:	mov	x21, x0
  402f98:	add	x1, x29, #0x18
  402f9c:	mov	x0, x19
  402fa0:	bl	401430 <strtod@plt>
  402fa4:	ldr	w8, [x21]
  402fa8:	cbnz	w8, 402ff0 <ferror@plt+0x1890>
  402fac:	ldr	x8, [x29, #24]
  402fb0:	cmp	x8, x19
  402fb4:	b.eq	402fd4 <ferror@plt+0x1874>  // b.none
  402fb8:	cbz	x8, 402fc4 <ferror@plt+0x1864>
  402fbc:	ldrb	w8, [x8]
  402fc0:	cbnz	w8, 402fd4 <ferror@plt+0x1874>
  402fc4:	ldp	x20, x19, [sp, #32]
  402fc8:	ldr	x21, [sp, #16]
  402fcc:	ldp	x29, x30, [sp], #48
  402fd0:	ret
  402fd4:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402fd8:	ldr	w0, [x8, #496]
  402fdc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402fe0:	add	x1, x1, #0x946
  402fe4:	mov	x2, x20
  402fe8:	mov	x3, x19
  402fec:	bl	4016c0 <errx@plt>
  402ff0:	adrp	x9, 415000 <ferror@plt+0x138a0>
  402ff4:	ldr	w0, [x9, #496]
  402ff8:	cmp	w8, #0x22
  402ffc:	b.ne	402fdc <ferror@plt+0x187c>  // b.any
  403000:	adrp	x1, 404000 <ferror@plt+0x28a0>
  403004:	add	x1, x1, #0x946
  403008:	mov	x2, x20
  40300c:	mov	x3, x19
  403010:	bl	401740 <err@plt>
  403014:	stp	x29, x30, [sp, #-48]!
  403018:	mov	x29, sp
  40301c:	str	x21, [sp, #16]
  403020:	stp	x20, x19, [sp, #32]
  403024:	mov	x20, x1
  403028:	mov	x19, x0
  40302c:	str	xzr, [x29, #24]
  403030:	bl	4016f0 <__errno_location@plt>
  403034:	str	wzr, [x0]
  403038:	cbz	x19, 403088 <ferror@plt+0x1928>
  40303c:	ldrb	w8, [x19]
  403040:	cbz	w8, 403088 <ferror@plt+0x1928>
  403044:	mov	x21, x0
  403048:	add	x1, x29, #0x18
  40304c:	mov	w2, #0xa                   	// #10
  403050:	mov	x0, x19
  403054:	bl	401600 <strtol@plt>
  403058:	ldr	w8, [x21]
  40305c:	cbnz	w8, 4030a4 <ferror@plt+0x1944>
  403060:	ldr	x8, [x29, #24]
  403064:	cmp	x8, x19
  403068:	b.eq	403088 <ferror@plt+0x1928>  // b.none
  40306c:	cbz	x8, 403078 <ferror@plt+0x1918>
  403070:	ldrb	w8, [x8]
  403074:	cbnz	w8, 403088 <ferror@plt+0x1928>
  403078:	ldp	x20, x19, [sp, #32]
  40307c:	ldr	x21, [sp, #16]
  403080:	ldp	x29, x30, [sp], #48
  403084:	ret
  403088:	adrp	x8, 415000 <ferror@plt+0x138a0>
  40308c:	ldr	w0, [x8, #496]
  403090:	adrp	x1, 404000 <ferror@plt+0x28a0>
  403094:	add	x1, x1, #0x946
  403098:	mov	x2, x20
  40309c:	mov	x3, x19
  4030a0:	bl	4016c0 <errx@plt>
  4030a4:	adrp	x9, 415000 <ferror@plt+0x138a0>
  4030a8:	ldr	w0, [x9, #496]
  4030ac:	cmp	w8, #0x22
  4030b0:	b.ne	403090 <ferror@plt+0x1930>  // b.any
  4030b4:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4030b8:	add	x1, x1, #0x946
  4030bc:	mov	x2, x20
  4030c0:	mov	x3, x19
  4030c4:	bl	401740 <err@plt>
  4030c8:	stp	x29, x30, [sp, #-48]!
  4030cc:	mov	x29, sp
  4030d0:	str	x21, [sp, #16]
  4030d4:	stp	x20, x19, [sp, #32]
  4030d8:	mov	x20, x1
  4030dc:	mov	x19, x0
  4030e0:	str	xzr, [x29, #24]
  4030e4:	bl	4016f0 <__errno_location@plt>
  4030e8:	str	wzr, [x0]
  4030ec:	cbz	x19, 40313c <ferror@plt+0x19dc>
  4030f0:	ldrb	w8, [x19]
  4030f4:	cbz	w8, 40313c <ferror@plt+0x19dc>
  4030f8:	mov	x21, x0
  4030fc:	add	x1, x29, #0x18
  403100:	mov	w2, #0xa                   	// #10
  403104:	mov	x0, x19
  403108:	bl	4013d0 <strtoul@plt>
  40310c:	ldr	w8, [x21]
  403110:	cbnz	w8, 403158 <ferror@plt+0x19f8>
  403114:	ldr	x8, [x29, #24]
  403118:	cmp	x8, x19
  40311c:	b.eq	40313c <ferror@plt+0x19dc>  // b.none
  403120:	cbz	x8, 40312c <ferror@plt+0x19cc>
  403124:	ldrb	w8, [x8]
  403128:	cbnz	w8, 40313c <ferror@plt+0x19dc>
  40312c:	ldp	x20, x19, [sp, #32]
  403130:	ldr	x21, [sp, #16]
  403134:	ldp	x29, x30, [sp], #48
  403138:	ret
  40313c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  403140:	ldr	w0, [x8, #496]
  403144:	adrp	x1, 404000 <ferror@plt+0x28a0>
  403148:	add	x1, x1, #0x946
  40314c:	mov	x2, x20
  403150:	mov	x3, x19
  403154:	bl	4016c0 <errx@plt>
  403158:	adrp	x9, 415000 <ferror@plt+0x138a0>
  40315c:	ldr	w0, [x9, #496]
  403160:	cmp	w8, #0x22
  403164:	b.ne	403144 <ferror@plt+0x19e4>  // b.any
  403168:	adrp	x1, 404000 <ferror@plt+0x28a0>
  40316c:	add	x1, x1, #0x946
  403170:	mov	x2, x20
  403174:	mov	x3, x19
  403178:	bl	401740 <err@plt>
  40317c:	sub	sp, sp, #0x30
  403180:	stp	x20, x19, [sp, #32]
  403184:	mov	x20, x1
  403188:	add	x1, sp, #0x8
  40318c:	mov	x2, xzr
  403190:	stp	x29, x30, [sp, #16]
  403194:	add	x29, sp, #0x10
  403198:	mov	x19, x0
  40319c:	bl	402510 <ferror@plt+0xdb0>
  4031a0:	cbnz	w0, 4031b8 <ferror@plt+0x1a58>
  4031a4:	ldr	x0, [sp, #8]
  4031a8:	ldp	x20, x19, [sp, #32]
  4031ac:	ldp	x29, x30, [sp, #16]
  4031b0:	add	sp, sp, #0x30
  4031b4:	ret
  4031b8:	bl	4016f0 <__errno_location@plt>
  4031bc:	adrp	x9, 415000 <ferror@plt+0x138a0>
  4031c0:	ldr	w8, [x0]
  4031c4:	ldr	w0, [x9, #496]
  4031c8:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4031cc:	add	x1, x1, #0x946
  4031d0:	mov	x2, x20
  4031d4:	mov	x3, x19
  4031d8:	cbnz	w8, 4031e0 <ferror@plt+0x1a80>
  4031dc:	bl	4016c0 <errx@plt>
  4031e0:	bl	401740 <err@plt>
  4031e4:	stp	x29, x30, [sp, #-32]!
  4031e8:	str	x19, [sp, #16]
  4031ec:	mov	x19, x1
  4031f0:	mov	x1, x2
  4031f4:	mov	x29, sp
  4031f8:	bl	402f64 <ferror@plt+0x1804>
  4031fc:	fcvtzs	x8, d0
  403200:	mov	x9, #0x848000000000        	// #145685290680320
  403204:	movk	x9, #0x412e, lsl #48
  403208:	scvtf	d1, x8
  40320c:	fmov	d2, x9
  403210:	fsub	d0, d0, d1
  403214:	fmul	d0, d0, d2
  403218:	fcvtzs	x9, d0
  40321c:	stp	x8, x9, [x19]
  403220:	ldr	x19, [sp, #16]
  403224:	ldp	x29, x30, [sp], #32
  403228:	ret
  40322c:	and	w8, w0, #0xf000
  403230:	sub	w8, w8, #0x1, lsl #12
  403234:	lsr	w9, w8, #12
  403238:	cmp	w9, #0xb
  40323c:	mov	w8, wzr
  403240:	b.hi	403294 <ferror@plt+0x1b34>  // b.pmore
  403244:	adrp	x10, 404000 <ferror@plt+0x28a0>
  403248:	add	x10, x10, #0x928
  40324c:	adr	x11, 403260 <ferror@plt+0x1b00>
  403250:	ldrb	w12, [x10, x9]
  403254:	add	x11, x11, x12, lsl #2
  403258:	mov	w9, #0x64                  	// #100
  40325c:	br	x11
  403260:	mov	w9, #0x70                  	// #112
  403264:	b	40328c <ferror@plt+0x1b2c>
  403268:	mov	w9, #0x63                  	// #99
  40326c:	b	40328c <ferror@plt+0x1b2c>
  403270:	mov	w9, #0x62                  	// #98
  403274:	b	40328c <ferror@plt+0x1b2c>
  403278:	mov	w9, #0x6c                  	// #108
  40327c:	b	40328c <ferror@plt+0x1b2c>
  403280:	mov	w9, #0x73                  	// #115
  403284:	b	40328c <ferror@plt+0x1b2c>
  403288:	mov	w9, #0x2d                  	// #45
  40328c:	mov	w8, #0x1                   	// #1
  403290:	strb	w9, [x1]
  403294:	tst	w0, #0x100
  403298:	mov	w9, #0x72                  	// #114
  40329c:	mov	w10, #0x2d                  	// #45
  4032a0:	add	x11, x1, x8
  4032a4:	mov	w12, #0x77                  	// #119
  4032a8:	csel	w17, w10, w9, eq  // eq = none
  4032ac:	tst	w0, #0x80
  4032b0:	mov	w14, #0x53                  	// #83
  4032b4:	mov	w15, #0x73                  	// #115
  4032b8:	mov	w16, #0x78                  	// #120
  4032bc:	strb	w17, [x11]
  4032c0:	csel	w17, w10, w12, eq  // eq = none
  4032c4:	tst	w0, #0x40
  4032c8:	orr	x13, x8, #0x2
  4032cc:	strb	w17, [x11, #1]
  4032d0:	csel	w11, w15, w14, ne  // ne = any
  4032d4:	csel	w17, w16, w10, ne  // ne = any
  4032d8:	tst	w0, #0x800
  4032dc:	csel	w11, w17, w11, eq  // eq = none
  4032e0:	add	x13, x13, x1
  4032e4:	tst	w0, #0x20
  4032e8:	strb	w11, [x13]
  4032ec:	csel	w11, w10, w9, eq  // eq = none
  4032f0:	tst	w0, #0x10
  4032f4:	strb	w11, [x13, #1]
  4032f8:	csel	w11, w10, w12, eq  // eq = none
  4032fc:	tst	w0, #0x8
  403300:	csel	w14, w15, w14, ne  // ne = any
  403304:	csel	w15, w16, w10, ne  // ne = any
  403308:	tst	w0, #0x400
  40330c:	orr	x8, x8, #0x6
  403310:	csel	w14, w15, w14, eq  // eq = none
  403314:	tst	w0, #0x4
  403318:	add	x8, x8, x1
  40331c:	csel	w9, w10, w9, eq  // eq = none
  403320:	tst	w0, #0x2
  403324:	mov	w17, #0x54                  	// #84
  403328:	strb	w11, [x13, #2]
  40332c:	mov	w11, #0x74                  	// #116
  403330:	strb	w14, [x13, #3]
  403334:	strb	w9, [x8]
  403338:	csel	w9, w10, w12, eq  // eq = none
  40333c:	tst	w0, #0x1
  403340:	strb	w9, [x8, #1]
  403344:	csel	w9, w11, w17, ne  // ne = any
  403348:	csel	w10, w16, w10, ne  // ne = any
  40334c:	tst	w0, #0x200
  403350:	csel	w9, w10, w9, eq  // eq = none
  403354:	mov	x0, x1
  403358:	strb	w9, [x8, #2]
  40335c:	strb	wzr, [x8, #3]
  403360:	ret
  403364:	sub	sp, sp, #0x50
  403368:	add	x8, sp, #0x8
  40336c:	stp	x29, x30, [sp, #48]
  403370:	stp	x20, x19, [sp, #64]
  403374:	add	x29, sp, #0x30
  403378:	tbz	w0, #1, 403388 <ferror@plt+0x1c28>
  40337c:	orr	x8, x8, #0x1
  403380:	mov	w9, #0x20                  	// #32
  403384:	strb	w9, [sp, #8]
  403388:	cmp	x1, #0x400
  40338c:	b.cs	4033a0 <ferror@plt+0x1c40>  // b.hs, b.nlast
  403390:	mov	w9, #0x42                  	// #66
  403394:	mov	w19, w1
  403398:	strh	w9, [x8]
  40339c:	b	403500 <ferror@plt+0x1da0>
  4033a0:	cmp	x1, #0x100, lsl #12
  4033a4:	b.cs	4033b0 <ferror@plt+0x1c50>  // b.hs, b.nlast
  4033a8:	mov	w9, #0xa                   	// #10
  4033ac:	b	4033f4 <ferror@plt+0x1c94>
  4033b0:	lsr	x9, x1, #30
  4033b4:	cbnz	x9, 4033c0 <ferror@plt+0x1c60>
  4033b8:	mov	w9, #0x14                  	// #20
  4033bc:	b	4033f4 <ferror@plt+0x1c94>
  4033c0:	lsr	x9, x1, #40
  4033c4:	cbnz	x9, 4033d0 <ferror@plt+0x1c70>
  4033c8:	mov	w9, #0x1e                  	// #30
  4033cc:	b	4033f4 <ferror@plt+0x1c94>
  4033d0:	lsr	x9, x1, #50
  4033d4:	cbnz	x9, 4033e0 <ferror@plt+0x1c80>
  4033d8:	mov	w9, #0x28                  	// #40
  4033dc:	b	4033f4 <ferror@plt+0x1c94>
  4033e0:	lsr	x9, x1, #60
  4033e4:	mov	w10, #0x3c                  	// #60
  4033e8:	cmp	x9, #0x0
  4033ec:	mov	w9, #0x32                  	// #50
  4033f0:	csel	w9, w9, w10, eq  // eq = none
  4033f4:	mov	w10, #0xcccd                	// #52429
  4033f8:	movk	w10, #0xcccc, lsl #16
  4033fc:	adrp	x11, 404000 <ferror@plt+0x28a0>
  403400:	umull	x10, w9, w10
  403404:	add	x11, x11, #0x94f
  403408:	lsr	x10, x10, #35
  40340c:	ldrb	w12, [x11, x10]
  403410:	mov	x10, #0xffffffffffffffff    	// #-1
  403414:	lsl	x10, x10, x9
  403418:	mov	x11, x8
  40341c:	lsr	x19, x1, x9
  403420:	bic	x10, x1, x10
  403424:	strb	w12, [x11], #1
  403428:	tbz	w0, #0, 403440 <ferror@plt+0x1ce0>
  40342c:	cmp	w9, #0xa
  403430:	b.cc	403440 <ferror@plt+0x1ce0>  // b.lo, b.ul, b.last
  403434:	mov	w11, #0x4269                	// #17001
  403438:	sturh	w11, [x8, #1]
  40343c:	add	x11, x8, #0x3
  403440:	strb	wzr, [x11]
  403444:	cbz	x10, 403500 <ferror@plt+0x1da0>
  403448:	sub	w8, w9, #0xa
  40344c:	lsr	x8, x10, x8
  403450:	tbnz	w0, #2, 403468 <ferror@plt+0x1d08>
  403454:	sub	x9, x8, #0x3b6
  403458:	cmp	x9, #0x64
  40345c:	b.cs	4034dc <ferror@plt+0x1d7c>  // b.hs, b.nlast
  403460:	add	w19, w19, #0x1
  403464:	b	403500 <ferror@plt+0x1da0>
  403468:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40346c:	add	x8, x8, #0x5
  403470:	movk	x9, #0xcccd
  403474:	umulh	x10, x8, x9
  403478:	lsr	x20, x10, #3
  40347c:	mul	x9, x20, x9
  403480:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403484:	ror	x9, x9, #1
  403488:	movk	x10, #0x1999, lsl #48
  40348c:	cmp	x9, x10
  403490:	b.ls	4034e0 <ferror@plt+0x1d80>  // b.plast
  403494:	cbz	x20, 403500 <ferror@plt+0x1da0>
  403498:	bl	401490 <localeconv@plt>
  40349c:	cbz	x0, 4034b0 <ferror@plt+0x1d50>
  4034a0:	ldr	x4, [x0]
  4034a4:	cbz	x4, 4034b0 <ferror@plt+0x1d50>
  4034a8:	ldrb	w8, [x4]
  4034ac:	cbnz	w8, 4034b8 <ferror@plt+0x1d58>
  4034b0:	adrp	x4, 404000 <ferror@plt+0x28a0>
  4034b4:	add	x4, x4, #0x957
  4034b8:	adrp	x2, 404000 <ferror@plt+0x28a0>
  4034bc:	add	x2, x2, #0x959
  4034c0:	add	x0, sp, #0x10
  4034c4:	add	x6, sp, #0x8
  4034c8:	mov	w1, #0x20                  	// #32
  4034cc:	mov	w3, w19
  4034d0:	mov	x5, x20
  4034d4:	bl	401480 <snprintf@plt>
  4034d8:	b	40351c <ferror@plt+0x1dbc>
  4034dc:	add	x8, x8, #0x32
  4034e0:	mov	x9, #0xf5c3                	// #62915
  4034e4:	movk	x9, #0x5c28, lsl #16
  4034e8:	movk	x9, #0xc28f, lsl #32
  4034ec:	lsr	x8, x8, #2
  4034f0:	movk	x9, #0x28f5, lsl #48
  4034f4:	umulh	x8, x8, x9
  4034f8:	lsr	x20, x8, #2
  4034fc:	cbnz	x20, 403498 <ferror@plt+0x1d38>
  403500:	adrp	x2, 404000 <ferror@plt+0x28a0>
  403504:	add	x2, x2, #0x963
  403508:	add	x0, sp, #0x10
  40350c:	add	x4, sp, #0x8
  403510:	mov	w1, #0x20                  	// #32
  403514:	mov	w3, w19
  403518:	bl	401480 <snprintf@plt>
  40351c:	add	x0, sp, #0x10
  403520:	bl	401540 <strdup@plt>
  403524:	ldp	x20, x19, [sp, #64]
  403528:	ldp	x29, x30, [sp, #48]
  40352c:	add	sp, sp, #0x50
  403530:	ret
  403534:	stp	x29, x30, [sp, #-64]!
  403538:	stp	x24, x23, [sp, #16]
  40353c:	stp	x22, x21, [sp, #32]
  403540:	stp	x20, x19, [sp, #48]
  403544:	mov	x29, sp
  403548:	cbz	x0, 4035fc <ferror@plt+0x1e9c>
  40354c:	mov	x19, x3
  403550:	mov	x9, x0
  403554:	mov	w0, #0xffffffff            	// #-1
  403558:	cbz	x3, 403600 <ferror@plt+0x1ea0>
  40355c:	mov	x20, x2
  403560:	cbz	x2, 403600 <ferror@plt+0x1ea0>
  403564:	mov	x21, x1
  403568:	cbz	x1, 403600 <ferror@plt+0x1ea0>
  40356c:	ldrb	w10, [x9]
  403570:	cbz	w10, 403600 <ferror@plt+0x1ea0>
  403574:	mov	x23, xzr
  403578:	mov	x8, xzr
  40357c:	add	x22, x9, #0x1
  403580:	b	403594 <ferror@plt+0x1e34>
  403584:	mov	x0, x23
  403588:	add	x22, x22, #0x1
  40358c:	mov	x23, x0
  403590:	cbz	w10, 403600 <ferror@plt+0x1ea0>
  403594:	cmp	x23, x20
  403598:	b.cs	403614 <ferror@plt+0x1eb4>  // b.hs, b.nlast
  40359c:	and	w11, w10, #0xff
  4035a0:	ldrb	w10, [x22]
  4035a4:	sub	x9, x22, #0x1
  4035a8:	cmp	x8, #0x0
  4035ac:	csel	x8, x9, x8, eq  // eq = none
  4035b0:	cmp	w11, #0x2c
  4035b4:	csel	x9, x9, xzr, eq  // eq = none
  4035b8:	cmp	w10, #0x0
  4035bc:	csel	x24, x22, x9, eq  // eq = none
  4035c0:	cbz	x8, 403584 <ferror@plt+0x1e24>
  4035c4:	cbz	x24, 403584 <ferror@plt+0x1e24>
  4035c8:	subs	x1, x24, x8
  4035cc:	b.ls	4035fc <ferror@plt+0x1e9c>  // b.plast
  4035d0:	mov	x0, x8
  4035d4:	blr	x19
  4035d8:	cmn	w0, #0x1
  4035dc:	b.eq	4035fc <ferror@plt+0x1e9c>  // b.none
  4035e0:	str	w0, [x21, x23, lsl #2]
  4035e4:	ldrb	w8, [x24]
  4035e8:	add	x0, x23, #0x1
  4035ec:	cbz	w8, 403600 <ferror@plt+0x1ea0>
  4035f0:	ldrb	w10, [x22]
  4035f4:	mov	x8, xzr
  4035f8:	b	403588 <ferror@plt+0x1e28>
  4035fc:	mov	w0, #0xffffffff            	// #-1
  403600:	ldp	x20, x19, [sp, #48]
  403604:	ldp	x22, x21, [sp, #32]
  403608:	ldp	x24, x23, [sp, #16]
  40360c:	ldp	x29, x30, [sp], #64
  403610:	ret
  403614:	mov	w0, #0xfffffffe            	// #-2
  403618:	b	403600 <ferror@plt+0x1ea0>
  40361c:	stp	x29, x30, [sp, #-80]!
  403620:	str	x25, [sp, #16]
  403624:	stp	x24, x23, [sp, #32]
  403628:	stp	x22, x21, [sp, #48]
  40362c:	stp	x20, x19, [sp, #64]
  403630:	mov	x29, sp
  403634:	cbz	x0, 40365c <ferror@plt+0x1efc>
  403638:	mov	x19, x3
  40363c:	mov	x9, x0
  403640:	mov	w0, #0xffffffff            	// #-1
  403644:	cbz	x3, 403660 <ferror@plt+0x1f00>
  403648:	ldrb	w8, [x9]
  40364c:	cbz	w8, 403660 <ferror@plt+0x1f00>
  403650:	ldr	x11, [x19]
  403654:	cmp	x11, x2
  403658:	b.ls	403678 <ferror@plt+0x1f18>  // b.plast
  40365c:	mov	w0, #0xffffffff            	// #-1
  403660:	ldp	x20, x19, [sp, #64]
  403664:	ldp	x22, x21, [sp, #48]
  403668:	ldp	x24, x23, [sp, #32]
  40366c:	ldr	x25, [sp, #16]
  403670:	ldp	x29, x30, [sp], #80
  403674:	ret
  403678:	mov	x20, x4
  40367c:	cmp	w8, #0x2b
  403680:	b.ne	40368c <ferror@plt+0x1f2c>  // b.any
  403684:	add	x9, x9, #0x1
  403688:	b	403694 <ferror@plt+0x1f34>
  40368c:	mov	x11, xzr
  403690:	str	xzr, [x19]
  403694:	mov	w0, #0xffffffff            	// #-1
  403698:	cbz	x20, 403660 <ferror@plt+0x1f00>
  40369c:	sub	x21, x2, x11
  4036a0:	cbz	x21, 403660 <ferror@plt+0x1f00>
  4036a4:	cbz	x1, 403660 <ferror@plt+0x1f00>
  4036a8:	ldrb	w10, [x9]
  4036ac:	cbz	w10, 403660 <ferror@plt+0x1f00>
  4036b0:	mov	x24, xzr
  4036b4:	mov	x8, xzr
  4036b8:	add	x22, x1, x11, lsl #2
  4036bc:	add	x23, x9, #0x1
  4036c0:	b	4036d4 <ferror@plt+0x1f74>
  4036c4:	mov	x0, x24
  4036c8:	add	x23, x23, #0x1
  4036cc:	mov	x24, x0
  4036d0:	cbz	w10, 40373c <ferror@plt+0x1fdc>
  4036d4:	cmp	x24, x21
  4036d8:	b.cs	403754 <ferror@plt+0x1ff4>  // b.hs, b.nlast
  4036dc:	and	w11, w10, #0xff
  4036e0:	ldrb	w10, [x23]
  4036e4:	sub	x9, x23, #0x1
  4036e8:	cmp	x8, #0x0
  4036ec:	csel	x8, x9, x8, eq  // eq = none
  4036f0:	cmp	w11, #0x2c
  4036f4:	csel	x9, x9, xzr, eq  // eq = none
  4036f8:	cmp	w10, #0x0
  4036fc:	csel	x25, x23, x9, eq  // eq = none
  403700:	cbz	x8, 4036c4 <ferror@plt+0x1f64>
  403704:	cbz	x25, 4036c4 <ferror@plt+0x1f64>
  403708:	subs	x1, x25, x8
  40370c:	b.ls	40365c <ferror@plt+0x1efc>  // b.plast
  403710:	mov	x0, x8
  403714:	blr	x20
  403718:	cmn	w0, #0x1
  40371c:	b.eq	40365c <ferror@plt+0x1efc>  // b.none
  403720:	str	w0, [x22, x24, lsl #2]
  403724:	ldrb	w8, [x25]
  403728:	add	x0, x24, #0x1
  40372c:	cbz	w8, 40373c <ferror@plt+0x1fdc>
  403730:	ldrb	w10, [x23]
  403734:	mov	x8, xzr
  403738:	b	4036c8 <ferror@plt+0x1f68>
  40373c:	cmp	w0, #0x1
  403740:	b.lt	403660 <ferror@plt+0x1f00>  // b.tstop
  403744:	ldr	x8, [x19]
  403748:	add	x8, x8, w0, uxtw
  40374c:	str	x8, [x19]
  403750:	b	403660 <ferror@plt+0x1f00>
  403754:	mov	w0, #0xfffffffe            	// #-2
  403758:	b	403660 <ferror@plt+0x1f00>
  40375c:	stp	x29, x30, [sp, #-64]!
  403760:	mov	x8, x0
  403764:	mov	w0, #0xffffffea            	// #-22
  403768:	str	x23, [sp, #16]
  40376c:	stp	x22, x21, [sp, #32]
  403770:	stp	x20, x19, [sp, #48]
  403774:	mov	x29, sp
  403778:	cbz	x1, 403820 <ferror@plt+0x20c0>
  40377c:	cbz	x8, 403820 <ferror@plt+0x20c0>
  403780:	mov	x19, x2
  403784:	cbz	x2, 403820 <ferror@plt+0x20c0>
  403788:	ldrb	w9, [x8]
  40378c:	cbz	w9, 40381c <ferror@plt+0x20bc>
  403790:	mov	x20, x1
  403794:	mov	x0, xzr
  403798:	add	x21, x8, #0x1
  40379c:	mov	w22, #0x1                   	// #1
  4037a0:	b	4037ac <ferror@plt+0x204c>
  4037a4:	add	x21, x21, #0x1
  4037a8:	cbz	w9, 40381c <ferror@plt+0x20bc>
  4037ac:	mov	x8, x21
  4037b0:	ldrb	w10, [x8], #-1
  4037b4:	and	w9, w9, #0xff
  4037b8:	cmp	x0, #0x0
  4037bc:	csel	x0, x8, x0, eq  // eq = none
  4037c0:	cmp	w9, #0x2c
  4037c4:	csel	x8, x8, xzr, eq  // eq = none
  4037c8:	cmp	w10, #0x0
  4037cc:	mov	w9, w10
  4037d0:	csel	x23, x21, x8, eq  // eq = none
  4037d4:	cbz	x0, 4037a4 <ferror@plt+0x2044>
  4037d8:	cbz	x23, 4037a4 <ferror@plt+0x2044>
  4037dc:	subs	x1, x23, x0
  4037e0:	b.ls	403834 <ferror@plt+0x20d4>  // b.plast
  4037e4:	blr	x19
  4037e8:	tbnz	w0, #31, 403820 <ferror@plt+0x20c0>
  4037ec:	mov	w8, w0
  4037f0:	lsr	x8, x8, #3
  4037f4:	ldrb	w9, [x20, x8]
  4037f8:	and	w10, w0, #0x7
  4037fc:	lsl	w10, w22, w10
  403800:	orr	w9, w9, w10
  403804:	strb	w9, [x20, x8]
  403808:	ldrb	w8, [x23]
  40380c:	cbz	w8, 40381c <ferror@plt+0x20bc>
  403810:	ldrb	w9, [x21]
  403814:	mov	x0, xzr
  403818:	b	4037a4 <ferror@plt+0x2044>
  40381c:	mov	w0, wzr
  403820:	ldp	x20, x19, [sp, #48]
  403824:	ldp	x22, x21, [sp, #32]
  403828:	ldr	x23, [sp, #16]
  40382c:	ldp	x29, x30, [sp], #64
  403830:	ret
  403834:	mov	w0, #0xffffffff            	// #-1
  403838:	b	403820 <ferror@plt+0x20c0>
  40383c:	stp	x29, x30, [sp, #-48]!
  403840:	mov	x8, x0
  403844:	mov	w0, #0xffffffea            	// #-22
  403848:	stp	x22, x21, [sp, #16]
  40384c:	stp	x20, x19, [sp, #32]
  403850:	mov	x29, sp
  403854:	cbz	x1, 4038e8 <ferror@plt+0x2188>
  403858:	cbz	x8, 4038e8 <ferror@plt+0x2188>
  40385c:	mov	x19, x2
  403860:	cbz	x2, 4038e8 <ferror@plt+0x2188>
  403864:	ldrb	w9, [x8]
  403868:	cbz	w9, 4038e4 <ferror@plt+0x2184>
  40386c:	mov	x20, x1
  403870:	mov	x0, xzr
  403874:	add	x21, x8, #0x1
  403878:	b	403884 <ferror@plt+0x2124>
  40387c:	add	x21, x21, #0x1
  403880:	cbz	w9, 4038e4 <ferror@plt+0x2184>
  403884:	mov	x8, x21
  403888:	ldrb	w10, [x8], #-1
  40388c:	and	w9, w9, #0xff
  403890:	cmp	x0, #0x0
  403894:	csel	x0, x8, x0, eq  // eq = none
  403898:	cmp	w9, #0x2c
  40389c:	csel	x8, x8, xzr, eq  // eq = none
  4038a0:	cmp	w10, #0x0
  4038a4:	mov	w9, w10
  4038a8:	csel	x22, x21, x8, eq  // eq = none
  4038ac:	cbz	x0, 40387c <ferror@plt+0x211c>
  4038b0:	cbz	x22, 40387c <ferror@plt+0x211c>
  4038b4:	subs	x1, x22, x0
  4038b8:	b.ls	4038f8 <ferror@plt+0x2198>  // b.plast
  4038bc:	blr	x19
  4038c0:	tbnz	x0, #63, 4038e8 <ferror@plt+0x2188>
  4038c4:	ldr	x8, [x20]
  4038c8:	orr	x8, x8, x0
  4038cc:	str	x8, [x20]
  4038d0:	ldrb	w8, [x22]
  4038d4:	cbz	w8, 4038e4 <ferror@plt+0x2184>
  4038d8:	ldrb	w9, [x21]
  4038dc:	mov	x0, xzr
  4038e0:	b	40387c <ferror@plt+0x211c>
  4038e4:	mov	w0, wzr
  4038e8:	ldp	x20, x19, [sp, #32]
  4038ec:	ldp	x22, x21, [sp, #16]
  4038f0:	ldp	x29, x30, [sp], #48
  4038f4:	ret
  4038f8:	mov	w0, #0xffffffff            	// #-1
  4038fc:	b	4038e8 <ferror@plt+0x2188>
  403900:	stp	x29, x30, [sp, #-64]!
  403904:	mov	x29, sp
  403908:	str	x23, [sp, #16]
  40390c:	stp	x22, x21, [sp, #32]
  403910:	stp	x20, x19, [sp, #48]
  403914:	str	xzr, [x29, #24]
  403918:	cbz	x0, 4039f0 <ferror@plt+0x2290>
  40391c:	mov	w21, w3
  403920:	mov	x19, x2
  403924:	mov	x23, x1
  403928:	mov	x22, x0
  40392c:	str	w3, [x1]
  403930:	str	w3, [x2]
  403934:	bl	4016f0 <__errno_location@plt>
  403938:	str	wzr, [x0]
  40393c:	ldrb	w8, [x22]
  403940:	mov	x20, x0
  403944:	cmp	w8, #0x3a
  403948:	b.ne	403954 <ferror@plt+0x21f4>  // b.any
  40394c:	add	x21, x22, #0x1
  403950:	b	4039b0 <ferror@plt+0x2250>
  403954:	add	x1, x29, #0x18
  403958:	mov	w2, #0xa                   	// #10
  40395c:	mov	x0, x22
  403960:	bl	401600 <strtol@plt>
  403964:	str	w0, [x23]
  403968:	str	w0, [x19]
  40396c:	ldr	x8, [x29, #24]
  403970:	mov	w0, #0xffffffff            	// #-1
  403974:	cmp	x8, x22
  403978:	b.eq	4039f0 <ferror@plt+0x2290>  // b.none
  40397c:	ldr	w9, [x20]
  403980:	cbnz	w9, 4039f0 <ferror@plt+0x2290>
  403984:	cbz	x8, 4039f0 <ferror@plt+0x2290>
  403988:	ldrb	w9, [x8]
  40398c:	cmp	w9, #0x2d
  403990:	b.eq	4039a4 <ferror@plt+0x2244>  // b.none
  403994:	cmp	w9, #0x3a
  403998:	b.ne	4039ec <ferror@plt+0x228c>  // b.any
  40399c:	ldrb	w9, [x8, #1]
  4039a0:	cbz	w9, 403a04 <ferror@plt+0x22a4>
  4039a4:	add	x21, x8, #0x1
  4039a8:	str	xzr, [x29, #24]
  4039ac:	str	wzr, [x20]
  4039b0:	add	x1, x29, #0x18
  4039b4:	mov	w2, #0xa                   	// #10
  4039b8:	mov	x0, x21
  4039bc:	bl	401600 <strtol@plt>
  4039c0:	str	w0, [x19]
  4039c4:	ldr	w8, [x20]
  4039c8:	mov	w0, #0xffffffff            	// #-1
  4039cc:	cbnz	w8, 4039f0 <ferror@plt+0x2290>
  4039d0:	ldr	x8, [x29, #24]
  4039d4:	cbz	x8, 4039f0 <ferror@plt+0x2290>
  4039d8:	cmp	x8, x21
  4039dc:	mov	w0, #0xffffffff            	// #-1
  4039e0:	b.eq	4039f0 <ferror@plt+0x2290>  // b.none
  4039e4:	ldrb	w8, [x8]
  4039e8:	cbnz	w8, 4039f0 <ferror@plt+0x2290>
  4039ec:	mov	w0, wzr
  4039f0:	ldp	x20, x19, [sp, #48]
  4039f4:	ldp	x22, x21, [sp, #32]
  4039f8:	ldr	x23, [sp, #16]
  4039fc:	ldp	x29, x30, [sp], #64
  403a00:	ret
  403a04:	str	w21, [x19]
  403a08:	b	4039ec <ferror@plt+0x228c>
  403a0c:	stp	x29, x30, [sp, #-48]!
  403a10:	mov	w8, wzr
  403a14:	str	x21, [sp, #16]
  403a18:	stp	x20, x19, [sp, #32]
  403a1c:	mov	x29, sp
  403a20:	cbz	x1, 403b54 <ferror@plt+0x23f4>
  403a24:	cbz	x0, 403b54 <ferror@plt+0x23f4>
  403a28:	ldrb	w8, [x0]
  403a2c:	and	w8, w8, #0xff
  403a30:	cmp	w8, #0x2f
  403a34:	mov	x19, x0
  403a38:	b.ne	403a54 <ferror@plt+0x22f4>  // b.any
  403a3c:	mov	x0, x19
  403a40:	ldrb	w8, [x0, #1]!
  403a44:	cmp	w8, #0x2f
  403a48:	mov	w8, #0x2f                  	// #47
  403a4c:	b.eq	403a2c <ferror@plt+0x22cc>  // b.none
  403a50:	b	403a64 <ferror@plt+0x2304>
  403a54:	cbnz	w8, 403a64 <ferror@plt+0x2304>
  403a58:	mov	x20, xzr
  403a5c:	mov	x19, xzr
  403a60:	b	403a84 <ferror@plt+0x2324>
  403a64:	mov	w20, #0x1                   	// #1
  403a68:	ldrb	w8, [x19, x20]
  403a6c:	cbz	w8, 403a84 <ferror@plt+0x2324>
  403a70:	cmp	w8, #0x2f
  403a74:	b.eq	403a84 <ferror@plt+0x2324>  // b.none
  403a78:	add	x20, x20, #0x1
  403a7c:	ldrb	w8, [x19, x20]
  403a80:	cbnz	w8, 403a70 <ferror@plt+0x2310>
  403a84:	ldrb	w8, [x1]
  403a88:	and	w8, w8, #0xff
  403a8c:	cmp	w8, #0x2f
  403a90:	mov	x21, x1
  403a94:	b.ne	403ab0 <ferror@plt+0x2350>  // b.any
  403a98:	mov	x1, x21
  403a9c:	ldrb	w8, [x1, #1]!
  403aa0:	cmp	w8, #0x2f
  403aa4:	mov	w8, #0x2f                  	// #47
  403aa8:	b.eq	403a88 <ferror@plt+0x2328>  // b.none
  403aac:	b	403ac0 <ferror@plt+0x2360>
  403ab0:	cbnz	w8, 403ac0 <ferror@plt+0x2360>
  403ab4:	mov	x8, xzr
  403ab8:	mov	x21, xzr
  403abc:	b	403ae0 <ferror@plt+0x2380>
  403ac0:	mov	w8, #0x1                   	// #1
  403ac4:	ldrb	w9, [x21, x8]
  403ac8:	cbz	w9, 403ae0 <ferror@plt+0x2380>
  403acc:	cmp	w9, #0x2f
  403ad0:	b.eq	403ae0 <ferror@plt+0x2380>  // b.none
  403ad4:	add	x8, x8, #0x1
  403ad8:	ldrb	w9, [x21, x8]
  403adc:	cbnz	w9, 403acc <ferror@plt+0x236c>
  403ae0:	add	x9, x8, x20
  403ae4:	cmp	x9, #0x1
  403ae8:	b.eq	403af4 <ferror@plt+0x2394>  // b.none
  403aec:	cbnz	x9, 403b14 <ferror@plt+0x23b4>
  403af0:	b	403b48 <ferror@plt+0x23e8>
  403af4:	cbz	x19, 403b04 <ferror@plt+0x23a4>
  403af8:	ldrb	w9, [x19]
  403afc:	cmp	w9, #0x2f
  403b00:	b.eq	403b48 <ferror@plt+0x23e8>  // b.none
  403b04:	cbz	x21, 403b50 <ferror@plt+0x23f0>
  403b08:	ldrb	w9, [x21]
  403b0c:	cmp	w9, #0x2f
  403b10:	b.eq	403b48 <ferror@plt+0x23e8>  // b.none
  403b14:	cmp	x20, x8
  403b18:	mov	w8, wzr
  403b1c:	b.ne	403b54 <ferror@plt+0x23f4>  // b.any
  403b20:	cbz	x19, 403b54 <ferror@plt+0x23f4>
  403b24:	cbz	x21, 403b54 <ferror@plt+0x23f4>
  403b28:	mov	x0, x19
  403b2c:	mov	x1, x21
  403b30:	mov	x2, x20
  403b34:	bl	4014e0 <strncmp@plt>
  403b38:	cbnz	w0, 403b50 <ferror@plt+0x23f0>
  403b3c:	add	x0, x19, x20
  403b40:	add	x1, x21, x20
  403b44:	b	403a28 <ferror@plt+0x22c8>
  403b48:	mov	w8, #0x1                   	// #1
  403b4c:	b	403b54 <ferror@plt+0x23f4>
  403b50:	mov	w8, wzr
  403b54:	ldp	x20, x19, [sp, #32]
  403b58:	ldr	x21, [sp, #16]
  403b5c:	mov	w0, w8
  403b60:	ldp	x29, x30, [sp], #48
  403b64:	ret
  403b68:	stp	x29, x30, [sp, #-64]!
  403b6c:	orr	x8, x0, x1
  403b70:	stp	x24, x23, [sp, #16]
  403b74:	stp	x22, x21, [sp, #32]
  403b78:	stp	x20, x19, [sp, #48]
  403b7c:	mov	x29, sp
  403b80:	cbz	x8, 403bb4 <ferror@plt+0x2454>
  403b84:	mov	x19, x1
  403b88:	mov	x21, x0
  403b8c:	mov	x20, x2
  403b90:	cbz	x0, 403bd0 <ferror@plt+0x2470>
  403b94:	cbz	x19, 403bec <ferror@plt+0x248c>
  403b98:	mov	x0, x21
  403b9c:	bl	4013e0 <strlen@plt>
  403ba0:	mvn	x8, x0
  403ba4:	cmp	x8, x20
  403ba8:	b.cs	403bf4 <ferror@plt+0x2494>  // b.hs, b.nlast
  403bac:	mov	x22, xzr
  403bb0:	b	403c30 <ferror@plt+0x24d0>
  403bb4:	adrp	x0, 404000 <ferror@plt+0x28a0>
  403bb8:	add	x0, x0, #0x69f
  403bbc:	ldp	x20, x19, [sp, #48]
  403bc0:	ldp	x22, x21, [sp, #32]
  403bc4:	ldp	x24, x23, [sp, #16]
  403bc8:	ldp	x29, x30, [sp], #64
  403bcc:	b	401540 <strdup@plt>
  403bd0:	mov	x0, x19
  403bd4:	mov	x1, x20
  403bd8:	ldp	x20, x19, [sp, #48]
  403bdc:	ldp	x22, x21, [sp, #32]
  403be0:	ldp	x24, x23, [sp, #16]
  403be4:	ldp	x29, x30, [sp], #64
  403be8:	b	401630 <strndup@plt>
  403bec:	mov	x0, x21
  403bf0:	b	403bbc <ferror@plt+0x245c>
  403bf4:	add	x24, x0, x20
  403bf8:	mov	x23, x0
  403bfc:	add	x0, x24, #0x1
  403c00:	bl	4014b0 <malloc@plt>
  403c04:	mov	x22, x0
  403c08:	cbz	x0, 403c30 <ferror@plt+0x24d0>
  403c0c:	mov	x0, x22
  403c10:	mov	x1, x21
  403c14:	mov	x2, x23
  403c18:	bl	4013b0 <memcpy@plt>
  403c1c:	add	x0, x22, x23
  403c20:	mov	x1, x19
  403c24:	mov	x2, x20
  403c28:	bl	4013b0 <memcpy@plt>
  403c2c:	strb	wzr, [x22, x24]
  403c30:	mov	x0, x22
  403c34:	ldp	x20, x19, [sp, #48]
  403c38:	ldp	x22, x21, [sp, #32]
  403c3c:	ldp	x24, x23, [sp, #16]
  403c40:	ldp	x29, x30, [sp], #64
  403c44:	ret
  403c48:	stp	x29, x30, [sp, #-64]!
  403c4c:	stp	x20, x19, [sp, #48]
  403c50:	mov	x20, x0
  403c54:	stp	x24, x23, [sp, #16]
  403c58:	stp	x22, x21, [sp, #32]
  403c5c:	mov	x29, sp
  403c60:	cbz	x1, 403c94 <ferror@plt+0x2534>
  403c64:	mov	x0, x1
  403c68:	mov	x19, x1
  403c6c:	bl	4013e0 <strlen@plt>
  403c70:	mov	x21, x0
  403c74:	cbz	x20, 403ca0 <ferror@plt+0x2540>
  403c78:	mov	x0, x20
  403c7c:	bl	4013e0 <strlen@plt>
  403c80:	mvn	x8, x0
  403c84:	cmp	x21, x8
  403c88:	b.ls	403cbc <ferror@plt+0x255c>  // b.plast
  403c8c:	mov	x22, xzr
  403c90:	b	403cf8 <ferror@plt+0x2598>
  403c94:	cbz	x20, 403d10 <ferror@plt+0x25b0>
  403c98:	mov	x0, x20
  403c9c:	b	403d18 <ferror@plt+0x25b8>
  403ca0:	mov	x0, x19
  403ca4:	mov	x1, x21
  403ca8:	ldp	x20, x19, [sp, #48]
  403cac:	ldp	x22, x21, [sp, #32]
  403cb0:	ldp	x24, x23, [sp, #16]
  403cb4:	ldp	x29, x30, [sp], #64
  403cb8:	b	401630 <strndup@plt>
  403cbc:	add	x24, x0, x21
  403cc0:	mov	x23, x0
  403cc4:	add	x0, x24, #0x1
  403cc8:	bl	4014b0 <malloc@plt>
  403ccc:	mov	x22, x0
  403cd0:	cbz	x0, 403cf8 <ferror@plt+0x2598>
  403cd4:	mov	x0, x22
  403cd8:	mov	x1, x20
  403cdc:	mov	x2, x23
  403ce0:	bl	4013b0 <memcpy@plt>
  403ce4:	add	x0, x22, x23
  403ce8:	mov	x1, x19
  403cec:	mov	x2, x21
  403cf0:	bl	4013b0 <memcpy@plt>
  403cf4:	strb	wzr, [x22, x24]
  403cf8:	mov	x0, x22
  403cfc:	ldp	x20, x19, [sp, #48]
  403d00:	ldp	x22, x21, [sp, #32]
  403d04:	ldp	x24, x23, [sp, #16]
  403d08:	ldp	x29, x30, [sp], #64
  403d0c:	ret
  403d10:	adrp	x0, 404000 <ferror@plt+0x28a0>
  403d14:	add	x0, x0, #0x69f
  403d18:	ldp	x20, x19, [sp, #48]
  403d1c:	ldp	x22, x21, [sp, #32]
  403d20:	ldp	x24, x23, [sp, #16]
  403d24:	ldp	x29, x30, [sp], #64
  403d28:	b	401540 <strdup@plt>
  403d2c:	sub	sp, sp, #0x140
  403d30:	stp	x29, x30, [sp, #240]
  403d34:	add	x29, sp, #0xf0
  403d38:	sub	x9, x29, #0x70
  403d3c:	mov	x10, sp
  403d40:	mov	x11, #0xffffffffffffffd0    	// #-48
  403d44:	add	x8, x29, #0x50
  403d48:	movk	x11, #0xff80, lsl #32
  403d4c:	add	x9, x9, #0x30
  403d50:	add	x10, x10, #0x80
  403d54:	stp	x8, x9, [x29, #-32]
  403d58:	stp	x10, x11, [x29, #-16]
  403d5c:	stp	x2, x3, [x29, #-112]
  403d60:	stp	x4, x5, [x29, #-96]
  403d64:	stp	x6, x7, [x29, #-80]
  403d68:	stp	q1, q2, [sp, #16]
  403d6c:	str	q0, [sp]
  403d70:	ldp	q0, q1, [x29, #-32]
  403d74:	stp	x20, x19, [sp, #304]
  403d78:	mov	x19, x0
  403d7c:	add	x0, x29, #0x18
  403d80:	sub	x2, x29, #0x40
  403d84:	str	x28, [sp, #256]
  403d88:	stp	x24, x23, [sp, #272]
  403d8c:	stp	x22, x21, [sp, #288]
  403d90:	stp	q3, q4, [sp, #48]
  403d94:	stp	q5, q6, [sp, #80]
  403d98:	str	q7, [sp, #112]
  403d9c:	stp	q0, q1, [x29, #-64]
  403da0:	bl	401620 <vasprintf@plt>
  403da4:	tbnz	w0, #31, 403ddc <ferror@plt+0x267c>
  403da8:	ldr	x21, [x29, #24]
  403dac:	orr	x8, x19, x21
  403db0:	cbz	x8, 403de4 <ferror@plt+0x2684>
  403db4:	mov	w22, w0
  403db8:	cbz	x19, 403df8 <ferror@plt+0x2698>
  403dbc:	cbz	x21, 403e0c <ferror@plt+0x26ac>
  403dc0:	mov	x0, x19
  403dc4:	bl	4013e0 <strlen@plt>
  403dc8:	mvn	x8, x0
  403dcc:	cmp	x8, x22
  403dd0:	b.cs	403e14 <ferror@plt+0x26b4>  // b.hs, b.nlast
  403dd4:	mov	x20, xzr
  403dd8:	b	403e50 <ferror@plt+0x26f0>
  403ddc:	mov	x20, xzr
  403de0:	b	403e58 <ferror@plt+0x26f8>
  403de4:	adrp	x0, 404000 <ferror@plt+0x28a0>
  403de8:	add	x0, x0, #0x69f
  403dec:	bl	401540 <strdup@plt>
  403df0:	mov	x20, x0
  403df4:	b	403e50 <ferror@plt+0x26f0>
  403df8:	mov	x0, x21
  403dfc:	mov	x1, x22
  403e00:	bl	401630 <strndup@plt>
  403e04:	mov	x20, x0
  403e08:	b	403e50 <ferror@plt+0x26f0>
  403e0c:	mov	x0, x19
  403e10:	b	403dec <ferror@plt+0x268c>
  403e14:	add	x24, x0, x22
  403e18:	mov	x23, x0
  403e1c:	add	x0, x24, #0x1
  403e20:	bl	4014b0 <malloc@plt>
  403e24:	mov	x20, x0
  403e28:	cbz	x0, 403e50 <ferror@plt+0x26f0>
  403e2c:	mov	x0, x20
  403e30:	mov	x1, x19
  403e34:	mov	x2, x23
  403e38:	bl	4013b0 <memcpy@plt>
  403e3c:	add	x0, x20, x23
  403e40:	mov	x1, x21
  403e44:	mov	x2, x22
  403e48:	bl	4013b0 <memcpy@plt>
  403e4c:	strb	wzr, [x20, x24]
  403e50:	ldr	x0, [x29, #24]
  403e54:	bl	401610 <free@plt>
  403e58:	mov	x0, x20
  403e5c:	ldp	x20, x19, [sp, #304]
  403e60:	ldp	x22, x21, [sp, #288]
  403e64:	ldp	x24, x23, [sp, #272]
  403e68:	ldr	x28, [sp, #256]
  403e6c:	ldp	x29, x30, [sp, #240]
  403e70:	add	sp, sp, #0x140
  403e74:	ret
  403e78:	sub	sp, sp, #0x60
  403e7c:	stp	x29, x30, [sp, #16]
  403e80:	stp	x26, x25, [sp, #32]
  403e84:	stp	x24, x23, [sp, #48]
  403e88:	stp	x22, x21, [sp, #64]
  403e8c:	stp	x20, x19, [sp, #80]
  403e90:	ldr	x23, [x0]
  403e94:	add	x29, sp, #0x10
  403e98:	ldrb	w8, [x23]
  403e9c:	cbz	w8, 40404c <ferror@plt+0x28ec>
  403ea0:	mov	x20, x0
  403ea4:	mov	x22, x1
  403ea8:	mov	x0, x23
  403eac:	mov	x1, x2
  403eb0:	mov	w24, w3
  403eb4:	mov	x21, x2
  403eb8:	bl	401640 <strspn@plt>
  403ebc:	add	x19, x23, x0
  403ec0:	ldrb	w25, [x19]
  403ec4:	cbz	x25, 404048 <ferror@plt+0x28e8>
  403ec8:	cbz	w24, 403f4c <ferror@plt+0x27ec>
  403ecc:	cmp	w25, #0x3f
  403ed0:	b.hi	403f68 <ferror@plt+0x2808>  // b.pmore
  403ed4:	mov	w8, #0x1                   	// #1
  403ed8:	mov	x9, #0x1                   	// #1
  403edc:	lsl	x8, x8, x25
  403ee0:	movk	x9, #0x84, lsl #32
  403ee4:	and	x8, x8, x9
  403ee8:	cbz	x8, 403f68 <ferror@plt+0x2808>
  403eec:	sturb	w25, [x29, #-4]
  403ef0:	sturb	wzr, [x29, #-3]
  403ef4:	mov	x24, x19
  403ef8:	ldrb	w9, [x24, #1]!
  403efc:	cbz	w9, 403fe4 <ferror@plt+0x2884>
  403f00:	add	x10, x0, x23
  403f04:	mov	x26, xzr
  403f08:	mov	w8, wzr
  403f0c:	add	x23, x10, #0x2
  403f10:	b	403f34 <ferror@plt+0x27d4>
  403f14:	sxtb	w1, w9
  403f18:	sub	x0, x29, #0x4
  403f1c:	bl	401650 <strchr@plt>
  403f20:	cbnz	x0, 403ff8 <ferror@plt+0x2898>
  403f24:	mov	w8, wzr
  403f28:	ldrb	w9, [x23, x26]
  403f2c:	add	x26, x26, #0x1
  403f30:	cbz	w9, 403fe0 <ferror@plt+0x2880>
  403f34:	cbnz	w8, 403f24 <ferror@plt+0x27c4>
  403f38:	and	w8, w9, #0xff
  403f3c:	cmp	w8, #0x5c
  403f40:	b.ne	403f14 <ferror@plt+0x27b4>  // b.any
  403f44:	mov	w8, #0x1                   	// #1
  403f48:	b	403f28 <ferror@plt+0x27c8>
  403f4c:	mov	x0, x19
  403f50:	mov	x1, x21
  403f54:	bl	4016d0 <strcspn@plt>
  403f58:	add	x8, x19, x0
  403f5c:	str	x0, [x22]
  403f60:	str	x8, [x20]
  403f64:	b	404050 <ferror@plt+0x28f0>
  403f68:	add	x9, x0, x23
  403f6c:	mov	x24, xzr
  403f70:	mov	w8, wzr
  403f74:	add	x23, x9, #0x1
  403f78:	b	403f9c <ferror@plt+0x283c>
  403f7c:	sxtb	w1, w25
  403f80:	mov	x0, x21
  403f84:	bl	401650 <strchr@plt>
  403f88:	cbnz	x0, 403ff0 <ferror@plt+0x2890>
  403f8c:	mov	w8, wzr
  403f90:	ldrb	w25, [x23, x24]
  403f94:	add	x24, x24, #0x1
  403f98:	cbz	w25, 403fb4 <ferror@plt+0x2854>
  403f9c:	cbnz	w8, 403f8c <ferror@plt+0x282c>
  403fa0:	and	w8, w25, #0xff
  403fa4:	cmp	w8, #0x5c
  403fa8:	b.ne	403f7c <ferror@plt+0x281c>  // b.any
  403fac:	mov	w8, #0x1                   	// #1
  403fb0:	b	403f90 <ferror@plt+0x2830>
  403fb4:	sub	w8, w24, w8
  403fb8:	sxtw	x8, w8
  403fbc:	str	x8, [x22]
  403fc0:	add	x22, x19, x8
  403fc4:	ldrsb	w1, [x22]
  403fc8:	cbz	w1, 403fd8 <ferror@plt+0x2878>
  403fcc:	mov	x0, x21
  403fd0:	bl	401650 <strchr@plt>
  403fd4:	cbz	x0, 404048 <ferror@plt+0x28e8>
  403fd8:	str	x22, [x20]
  403fdc:	b	404050 <ferror@plt+0x28f0>
  403fe0:	b	403ffc <ferror@plt+0x289c>
  403fe4:	mov	w8, wzr
  403fe8:	mov	w26, wzr
  403fec:	b	403ffc <ferror@plt+0x289c>
  403ff0:	mov	w8, wzr
  403ff4:	b	403fb4 <ferror@plt+0x2854>
  403ff8:	mov	w8, wzr
  403ffc:	sub	w8, w26, w8
  404000:	sxtw	x23, w8
  404004:	str	x23, [x22]
  404008:	add	x8, x23, x19
  40400c:	ldrb	w8, [x8, #1]
  404010:	cbz	w8, 404048 <ferror@plt+0x28e8>
  404014:	cmp	w8, w25
  404018:	b.ne	404048 <ferror@plt+0x28e8>  // b.any
  40401c:	add	x8, x23, x19
  404020:	ldrsb	w1, [x8, #2]
  404024:	cbz	w1, 404034 <ferror@plt+0x28d4>
  404028:	mov	x0, x21
  40402c:	bl	401650 <strchr@plt>
  404030:	cbz	x0, 404048 <ferror@plt+0x28e8>
  404034:	add	x8, x19, x23
  404038:	add	x8, x8, #0x2
  40403c:	str	x8, [x20]
  404040:	mov	x19, x24
  404044:	b	404050 <ferror@plt+0x28f0>
  404048:	str	x19, [x20]
  40404c:	mov	x19, xzr
  404050:	mov	x0, x19
  404054:	ldp	x20, x19, [sp, #80]
  404058:	ldp	x22, x21, [sp, #64]
  40405c:	ldp	x24, x23, [sp, #48]
  404060:	ldp	x26, x25, [sp, #32]
  404064:	ldp	x29, x30, [sp, #16]
  404068:	add	sp, sp, #0x60
  40406c:	ret
  404070:	stp	x29, x30, [sp, #-32]!
  404074:	str	x19, [sp, #16]
  404078:	mov	x19, x0
  40407c:	mov	x29, sp
  404080:	mov	x0, x19
  404084:	bl	401510 <fgetc@plt>
  404088:	cmp	w0, #0xa
  40408c:	b.eq	4040a0 <ferror@plt+0x2940>  // b.none
  404090:	cmn	w0, #0x1
  404094:	b.ne	404080 <ferror@plt+0x2920>  // b.any
  404098:	mov	w0, #0x1                   	// #1
  40409c:	b	4040a4 <ferror@plt+0x2944>
  4040a0:	mov	w0, wzr
  4040a4:	ldr	x19, [sp, #16]
  4040a8:	ldp	x29, x30, [sp], #32
  4040ac:	ret
  4040b0:	cbz	x0, 4040d0 <ferror@plt+0x2970>
  4040b4:	ldr	x0, [x0]
  4040b8:	cbz	x0, 4040d0 <ferror@plt+0x2970>
  4040bc:	ldr	x8, [x0]
  4040c0:	cmp	x8, x1
  4040c4:	b.eq	4040d0 <ferror@plt+0x2970>  // b.none
  4040c8:	ldr	x0, [x0, #16]
  4040cc:	cbnz	x0, 4040bc <ferror@plt+0x295c>
  4040d0:	ret
  4040d4:	mov	w0, #0x1                   	// #1
  4040d8:	mov	w1, #0x10                  	// #16
  4040dc:	b	401530 <calloc@plt>
  4040e0:	stp	x29, x30, [sp, #-48]!
  4040e4:	stp	x20, x19, [sp, #32]
  4040e8:	ldr	x20, [x0]
  4040ec:	mov	x19, x0
  4040f0:	str	x21, [sp, #16]
  4040f4:	mov	x29, sp
  4040f8:	cbz	x20, 404114 <ferror@plt+0x29b4>
  4040fc:	ldp	x0, x21, [x20, #8]
  404100:	bl	401610 <free@plt>
  404104:	mov	x0, x20
  404108:	bl	401610 <free@plt>
  40410c:	mov	x20, x21
  404110:	cbnz	x21, 4040fc <ferror@plt+0x299c>
  404114:	mov	x0, x19
  404118:	ldp	x20, x19, [sp, #32]
  40411c:	ldr	x21, [sp, #16]
  404120:	ldp	x29, x30, [sp], #48
  404124:	b	401610 <free@plt>
  404128:	stp	x29, x30, [sp, #-32]!
  40412c:	stp	x20, x19, [sp, #16]
  404130:	mov	x19, x1
  404134:	mov	x20, x0
  404138:	mov	x29, sp
  40413c:	cbz	x0, 40415c <ferror@plt+0x29fc>
  404140:	ldr	x8, [x20]
  404144:	cbz	x8, 40415c <ferror@plt+0x29fc>
  404148:	ldr	x9, [x8]
  40414c:	cmp	x9, x19
  404150:	b.eq	404188 <ferror@plt+0x2a28>  // b.none
  404154:	ldr	x8, [x8, #16]
  404158:	cbnz	x8, 404148 <ferror@plt+0x29e8>
  40415c:	mov	w0, w19
  404160:	bl	4015d0 <getpwuid@plt>
  404164:	cbz	x0, 404170 <ferror@plt+0x2a10>
  404168:	ldr	x1, [x0]
  40416c:	b	404174 <ferror@plt+0x2a14>
  404170:	mov	x1, xzr
  404174:	mov	x0, x20
  404178:	mov	x2, x19
  40417c:	ldp	x20, x19, [sp, #16]
  404180:	ldp	x29, x30, [sp], #32
  404184:	b	404194 <ferror@plt+0x2a34>
  404188:	ldp	x20, x19, [sp, #16]
  40418c:	ldp	x29, x30, [sp], #32
  404190:	ret
  404194:	stp	x29, x30, [sp, #-64]!
  404198:	stp	x28, x23, [sp, #16]
  40419c:	stp	x22, x21, [sp, #32]
  4041a0:	stp	x20, x19, [sp, #48]
  4041a4:	mov	x29, sp
  4041a8:	sub	sp, sp, #0x410
  4041ac:	mov	x23, x1
  4041b0:	mov	x19, x0
  4041b4:	mov	w0, #0x1                   	// #1
  4041b8:	mov	w1, #0x18                  	// #24
  4041bc:	mov	x22, x2
  4041c0:	bl	401530 <calloc@plt>
  4041c4:	cbz	x0, 4042a8 <ferror@plt+0x2b48>
  4041c8:	mov	x20, x0
  4041cc:	str	x22, [x0]
  4041d0:	cbz	x23, 404208 <ferror@plt+0x2aa8>
  4041d4:	add	x0, sp, #0xc
  4041d8:	mov	w2, #0x100                 	// #256
  4041dc:	mov	x1, x23
  4041e0:	bl	401400 <mbstowcs@plt>
  4041e4:	cbz	x0, 404264 <ferror@plt+0x2b04>
  4041e8:	add	x0, sp, #0xc
  4041ec:	mov	w1, #0x100                 	// #256
  4041f0:	str	wzr, [sp, #1036]
  4041f4:	bl	4014c0 <wcswidth@plt>
  4041f8:	mov	w21, w0
  4041fc:	cmp	w21, #0x1
  404200:	b.ge	404278 <ferror@plt+0x2b18>  // b.tcont
  404204:	b	40420c <ferror@plt+0x2aac>
  404208:	mov	w21, wzr
  40420c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  404210:	add	x0, x20, #0x8
  404214:	add	x1, x1, #0x968
  404218:	mov	x2, x22
  40421c:	bl	401470 <asprintf@plt>
  404220:	tbnz	w0, #31, 404288 <ferror@plt+0x2b28>
  404224:	ldr	x9, [x19]
  404228:	cbz	x9, 404240 <ferror@plt+0x2ae0>
  40422c:	mov	x8, x9
  404230:	ldr	x9, [x9, #16]
  404234:	cbnz	x9, 404228 <ferror@plt+0x2ac8>
  404238:	add	x8, x8, #0x10
  40423c:	b	404244 <ferror@plt+0x2ae4>
  404240:	mov	x8, x19
  404244:	cmp	w21, #0x0
  404248:	str	x20, [x8]
  40424c:	b.gt	404298 <ferror@plt+0x2b38>
  404250:	ldr	x0, [x20, #8]
  404254:	cbz	x0, 404294 <ferror@plt+0x2b34>
  404258:	bl	4013e0 <strlen@plt>
  40425c:	mov	x21, x0
  404260:	b	404298 <ferror@plt+0x2b38>
  404264:	mov	x0, x23
  404268:	bl	4013e0 <strlen@plt>
  40426c:	mov	x21, x0
  404270:	cmp	w21, #0x1
  404274:	b.lt	40420c <ferror@plt+0x2aac>  // b.tstop
  404278:	mov	x0, x23
  40427c:	bl	401540 <strdup@plt>
  404280:	str	x0, [x20, #8]
  404284:	cbnz	x0, 404224 <ferror@plt+0x2ac4>
  404288:	mov	x0, x20
  40428c:	bl	401610 <free@plt>
  404290:	b	4042a8 <ferror@plt+0x2b48>
  404294:	mov	w21, wzr
  404298:	ldr	w8, [x19, #8]
  40429c:	cmp	w8, w21
  4042a0:	csel	w8, w21, w8, lt  // lt = tstop
  4042a4:	str	w8, [x19, #8]
  4042a8:	add	sp, sp, #0x410
  4042ac:	ldp	x20, x19, [sp, #48]
  4042b0:	ldp	x22, x21, [sp, #32]
  4042b4:	ldp	x28, x23, [sp, #16]
  4042b8:	ldp	x29, x30, [sp], #64
  4042bc:	ret
  4042c0:	stp	x29, x30, [sp, #-32]!
  4042c4:	stp	x20, x19, [sp, #16]
  4042c8:	mov	x19, x1
  4042cc:	mov	x20, x0
  4042d0:	mov	x29, sp
  4042d4:	cbz	x0, 4042f4 <ferror@plt+0x2b94>
  4042d8:	ldr	x8, [x20]
  4042dc:	cbz	x8, 4042f4 <ferror@plt+0x2b94>
  4042e0:	ldr	x9, [x8]
  4042e4:	cmp	x9, x19
  4042e8:	b.eq	404320 <ferror@plt+0x2bc0>  // b.none
  4042ec:	ldr	x8, [x8, #16]
  4042f0:	cbnz	x8, 4042e0 <ferror@plt+0x2b80>
  4042f4:	mov	w0, w19
  4042f8:	bl	401720 <getgrgid@plt>
  4042fc:	cbz	x0, 404308 <ferror@plt+0x2ba8>
  404300:	ldr	x1, [x0]
  404304:	b	40430c <ferror@plt+0x2bac>
  404308:	mov	x1, xzr
  40430c:	mov	x0, x20
  404310:	mov	x2, x19
  404314:	ldp	x20, x19, [sp, #16]
  404318:	ldp	x29, x30, [sp], #32
  40431c:	b	404194 <ferror@plt+0x2a34>
  404320:	ldp	x20, x19, [sp, #16]
  404324:	ldp	x29, x30, [sp], #32
  404328:	ret
  40432c:	nop
  404330:	stp	x29, x30, [sp, #-64]!
  404334:	mov	x29, sp
  404338:	stp	x19, x20, [sp, #16]
  40433c:	adrp	x20, 414000 <ferror@plt+0x128a0>
  404340:	add	x20, x20, #0xdf0
  404344:	stp	x21, x22, [sp, #32]
  404348:	adrp	x21, 414000 <ferror@plt+0x128a0>
  40434c:	add	x21, x21, #0xde8
  404350:	sub	x20, x20, x21
  404354:	mov	w22, w0
  404358:	stp	x23, x24, [sp, #48]
  40435c:	mov	x23, x1
  404360:	mov	x24, x2
  404364:	bl	401378 <memcpy@plt-0x38>
  404368:	cmp	xzr, x20, asr #3
  40436c:	b.eq	404398 <ferror@plt+0x2c38>  // b.none
  404370:	asr	x20, x20, #3
  404374:	mov	x19, #0x0                   	// #0
  404378:	ldr	x3, [x21, x19, lsl #3]
  40437c:	mov	x2, x24
  404380:	add	x19, x19, #0x1
  404384:	mov	x1, x23
  404388:	mov	w0, w22
  40438c:	blr	x3
  404390:	cmp	x20, x19
  404394:	b.ne	404378 <ferror@plt+0x2c18>  // b.any
  404398:	ldp	x19, x20, [sp, #16]
  40439c:	ldp	x21, x22, [sp, #32]
  4043a0:	ldp	x23, x24, [sp, #48]
  4043a4:	ldp	x29, x30, [sp], #64
  4043a8:	ret
  4043ac:	nop
  4043b0:	ret
  4043b4:	nop
  4043b8:	adrp	x2, 415000 <ferror@plt+0x138a0>
  4043bc:	mov	x1, #0x0                   	// #0
  4043c0:	ldr	x2, [x2, #488]
  4043c4:	b	401450 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004043c8 <.fini>:
  4043c8:	stp	x29, x30, [sp, #-16]!
  4043cc:	mov	x29, sp
  4043d0:	ldp	x29, x30, [sp], #16
  4043d4:	ret
