Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 25 11:29:35 2019
| Host         : DESKTOP-1OT66UM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.359        0.000                      0                 6648        0.044        0.000                      0                 6648        3.750        0.000                       0                  2468  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.359        0.000                      0                 6633        0.044        0.000                      0                 6633        3.750        0.000                       0                  2468  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.594        0.000                      0                   15        0.949        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/A_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 2.818ns (37.633%)  route 4.670ns (62.367%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.647     2.941    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y87         FDRE                                         r  design_1_i/bram_interface_0/inst/po/A_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/bram_interface_0/inst/po/A_3_reg[0]/Q
                         net (fo=36, routed)          1.370     4.767    design_1_i/bram_interface_0/inst/po/data3[21]
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.891 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__7/O
                         net (fo=1, routed)           0.463     5.354    design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__7_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.739 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.739    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__8/i___0_carry_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.961 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__8/i___0_carry__0/O[0]
                         net (fo=4, routed)           0.395     6.356    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__8/i___0_carry__0_n_7
    SLICE_X46Y84         LUT6 (Prop_lut6_I4_O)        0.299     6.655 r  design_1_i/bram_interface_0/inst/po/i___15_carry_i_5/O
                         net (fo=1, routed)           0.656     7.311    design_1_i/bram_interface_0/inst/po/i___15_carry_i_5_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  design_1_i/bram_interface_0/inst/po/i___15_carry_i_2/O
                         net (fo=1, routed)           0.000     7.435    design_1_i/bram_interface_0/inst/po/i___15_carry_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.683 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__8/i___15_carry/O[3]
                         net (fo=1, routed)           0.862     8.545    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__8/i___15_carry_n_4
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.306     8.851 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     8.851    design_1_i/bram_interface_0/inst/po/i__carry__0_i_1__3_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.078 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__12/i__carry__0/O[1]
                         net (fo=1, routed)           0.454     9.532    design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__12/i__carry__0_n_6
    SLICE_X45Y83         LUT5 (Prop_lut5_I0_O)        0.303     9.835 r  design_1_i/bram_interface_0/inst/po/p_wdata[5]_i_2/O
                         net (fo=1, routed)           0.470    10.305    design_1_i/bram_interface_0/inst/po/p_wdata[5]_i_2_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.124    10.429 r  design_1_i/bram_interface_0/inst/po/p_wdata[5]_i_1/O
                         net (fo=1, routed)           0.000    10.429    design_1_i/bram_interface_0/inst/po/p_wdata_0[5]
    SLICE_X43Y83         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.472    12.651    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[5]/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.029    12.788    design_1_i/bram_interface_0/inst/po/p_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/B_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 3.518ns (48.692%)  route 3.707ns (51.308%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.647     2.941    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y87         FDRE                                         r  design_1_i/bram_interface_0/inst/po/B_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  design_1_i/bram_interface_0/inst/po/B_3_reg[1]/Q
                         net (fo=24, routed)          1.131     4.491    design_1_i/bram_interface_0/inst/po/B_3_reg_n_0_[1]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.296     4.787 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.604     5.390    design_1_i/bram_interface_0/inst/po/i___0_carry_i_2__0_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.794 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.013 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.628     6.641    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry__0_n_7
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.295     6.936 r  design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.936    design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__0_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.514 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___28_carry/O[2]
                         net (fo=1, routed)           0.501     8.015    design_1_i/bram_interface_0/inst/po/p_wdata112_in[5]
    SLICE_X39Y85         LUT2 (Prop_lut2_I1_O)        0.301     8.316 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.000     8.316    design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.896 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__9/i__carry__0/O[2]
                         net (fo=1, routed)           0.411     9.307    design_1_i/bram_interface_0/inst/po/p_wdata014_out[6]
    SLICE_X39Y86         LUT4 (Prop_lut4_I0_O)        0.302     9.609 r  design_1_i/bram_interface_0/inst/po/p_wdata[13]_i_2/O
                         net (fo=1, routed)           0.433    10.042    design_1_i/bram_interface_0/inst/po/p_wdata[13]_i_2_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.166 r  design_1_i/bram_interface_0/inst/po/p_wdata[13]_i_1/O
                         net (fo=1, routed)           0.000    10.166    design_1_i/bram_interface_0/inst/po/p_wdata_0[13]
    SLICE_X39Y86         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.474    12.653    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[13]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.029    12.757    design_1_i/bram_interface_0/inst/po/p_wdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/A_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.406ns (47.925%)  route 3.701ns (52.075%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.647     2.941    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/bram_interface_0/inst/po/A_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/bram_interface_0/inst/po/A_3_reg[3]/Q
                         net (fo=29, routed)          1.182     4.641    design_1_i/bram_interface_0/inst/po/data3[24]
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.765 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__2/O
                         net (fo=2, routed)           0.601     5.366    design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__2_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.490 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     5.490    design_1_i/bram_interface_0/inst/po/i___0_carry_i_4__4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.891 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.891    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___0_carry_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.113 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.635     6.748    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___0_carry__0_n_7
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     7.460 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___28_carry/O[2]
                         net (fo=1, routed)           0.587     8.046    design_1_i/bram_interface_0/inst/po/p_wdata118_in[5]
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.348 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__6/O
                         net (fo=1, routed)           0.000     8.348    design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__6_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.926 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__11/i__carry__0/O[2]
                         net (fo=1, routed)           0.434     9.360    design_1_i/bram_interface_0/inst/po/p_wdata020_out[6]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.301     9.661 r  design_1_i/bram_interface_0/inst/po/p_wdata[27]_i_3/O
                         net (fo=1, routed)           0.263     9.924    design_1_i/bram_interface_0/inst/po/p_wdata[27]_i_3_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.124    10.048 r  design_1_i/bram_interface_0/inst/po/p_wdata[27]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/bram_interface_0/inst/po/p_wdata_0[27]
    SLICE_X41Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.478    12.657    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[27]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.031    12.763    design_1_i/bram_interface_0/inst/po/p_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/A_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.308ns (47.026%)  route 3.726ns (52.974%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.647     2.941    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/bram_interface_0/inst/po/A_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/bram_interface_0/inst/po/A_3_reg[3]/Q
                         net (fo=29, routed)          1.227     4.686    design_1_i/bram_interface_0/inst/po/data3[24]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_1/O
                         net (fo=2, routed)           0.316     5.126    design_1_i/bram_interface_0/inst/po/i___0_carry_i_1_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.250 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     5.250    design_1_i/bram_interface_0/inst/po/i___0_carry_i_4__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.651 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___0_carry_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.873 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.318     6.191    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___0_carry__0_n_7
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.490 r  design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.490    design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__2_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.130 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___28_carry/O[3]
                         net (fo=1, routed)           0.837     7.966    design_1_i/bram_interface_0/inst/po/p_wdata115_in[6]
    SLICE_X44Y88         LUT2 (Prop_lut2_I0_O)        0.306     8.272 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_1__7/O
                         net (fo=1, routed)           0.000     8.272    design_1_i/bram_interface_0/inst/po/i__carry__0_i_1__7_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.520 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__10/i__carry__0/O[2]
                         net (fo=1, routed)           0.439     8.959    design_1_i/bram_interface_0/inst/po/p_wdata017_out[6]
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.302     9.261 r  design_1_i/bram_interface_0/inst/po/p_wdata[20]_i_2/O
                         net (fo=1, routed)           0.590     9.851    design_1_i/bram_interface_0/inst/po/p_wdata[20]_i_2_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.975 r  design_1_i/bram_interface_0/inst/po/p_wdata[20]_i_1/O
                         net (fo=1, routed)           0.000     9.975    design_1_i/bram_interface_0/inst/po/p_wdata_0[20]
    SLICE_X42Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.478    12.657    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[20]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)        0.077    12.809    design_1_i/bram_interface_0/inst/po/p_wdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/B_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 3.437ns (49.702%)  route 3.478ns (50.298%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.649     2.943    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/bram_interface_0/inst/po/B_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/bram_interface_0/inst/po/B_0_reg[1]/Q
                         net (fo=25, routed)          1.416     4.877    design_1_i/bram_interface_0/inst/po/B_0_reg_n_0_[1]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.001 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__1/O
                         net (fo=1, routed)           0.401     5.402    design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.798 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__0/i___0_carry_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.017 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.494     6.511    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__0/i___0_carry__0_n_7
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.295     6.806 r  design_1_i/bram_interface_0/inst/po/i___28_carry_i_3/O
                         net (fo=1, routed)           0.000     6.806    design_1_i/bram_interface_0/inst/po/i___28_carry_i_3_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.386 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__0/i___28_carry/O[2]
                         net (fo=2, routed)           0.449     7.835    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__0/i___28_carry_n_5
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.302     8.137 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     8.137    design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__3_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.715 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__8/i__carry__0/O[2]
                         net (fo=1, routed)           0.311     9.026    design_1_i/bram_interface_0/inst/po/p_wdata011_out[6]
    SLICE_X43Y83         LUT4 (Prop_lut4_I0_O)        0.301     9.327 r  design_1_i/bram_interface_0/inst/po/p_wdata[6]_i_2/O
                         net (fo=1, routed)           0.407     9.734    design_1_i/bram_interface_0/inst/po/p_wdata[6]_i_2_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.124     9.858 r  design_1_i/bram_interface_0/inst/po/p_wdata[6]_i_1/O
                         net (fo=1, routed)           0.000     9.858    design_1_i/bram_interface_0/inst/po/p_wdata_0[6]
    SLICE_X43Y83         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.472    12.651    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[6]/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.031    12.790    design_1_i/bram_interface_0/inst/po/p_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/B_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 2.687ns (39.518%)  route 4.112ns (60.482%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.646     2.940    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y85         FDRE                                         r  design_1_i/bram_interface_0/inst/po/B_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/bram_interface_0/inst/po/B_1_reg[0]/Q
                         net (fo=22, routed)          1.296     4.692    design_1_i/bram_interface_0/inst/po/B_1_reg_n_0_[0]
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__4/O
                         net (fo=2, routed)           0.583     5.399    design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__4_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.784 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__6/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.784    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__6/i___0_carry_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.006 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__6/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.734     6.740    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__6/i___0_carry__0_n_7
    SLICE_X43Y88         LUT2 (Prop_lut2_I0_O)        0.299     7.039 r  design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__5/O
                         net (fo=1, routed)           0.000     7.039    design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.266 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__6/i___28_carry/O[1]
                         net (fo=2, routed)           0.611     7.877    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__6/i___28_carry_n_6
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.303     8.180 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000     8.180    design_1_i/bram_interface_0/inst/po/i__carry__0_i_3__7_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.432 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__11/i__carry__0/O[0]
                         net (fo=1, routed)           0.433     8.866    design_1_i/bram_interface_0/inst/po/p_wdata020_out[4]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.295     9.161 r  design_1_i/bram_interface_0/inst/po/p_wdata[25]_i_2/O
                         net (fo=1, routed)           0.455     9.615    design_1_i/bram_interface_0/inst/po/p_wdata[25]_i_2_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.739 r  design_1_i/bram_interface_0/inst/po/p_wdata[25]_i_1/O
                         net (fo=1, routed)           0.000     9.739    design_1_i/bram_interface_0/inst/po/p_wdata_0[25]
    SLICE_X41Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.478    12.657    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[25]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.029    12.794    design_1_i/bram_interface_0/inst/po/p_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/A_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 3.063ns (45.299%)  route 3.699ns (54.701%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.647     2.941    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/bram_interface_0/inst/po/A_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/bram_interface_0/inst/po/A_3_reg[3]/Q
                         net (fo=29, routed)          1.182     4.641    design_1_i/bram_interface_0/inst/po/data3[24]
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.765 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__2/O
                         net (fo=2, routed)           0.601     5.366    design_1_i/bram_interface_0/inst/po/i___0_carry_i_1__2_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.490 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     5.490    design_1_i/bram_interface_0/inst/po/i___0_carry_i_4__4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.891 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.891    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___0_carry_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.113 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.635     6.748    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___0_carry__0_n_7
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     7.460 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__5/i___28_carry/O[2]
                         net (fo=1, routed)           0.587     8.046    design_1_i/bram_interface_0/inst/po/p_wdata118_in[5]
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.348 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__6/O
                         net (fo=1, routed)           0.000     8.348    design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__6_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.578 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__11/i__carry__0/O[1]
                         net (fo=1, routed)           0.409     8.988    design_1_i/bram_interface_0/inst/po/p_wdata020_out[5]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.306     9.294 r  design_1_i/bram_interface_0/inst/po/p_wdata[26]_i_2/O
                         net (fo=1, routed)           0.285     9.579    design_1_i/bram_interface_0/inst/po/p_wdata[26]_i_2_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.703 r  design_1_i/bram_interface_0/inst/po/p_wdata[26]_i_1/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/bram_interface_0/inst/po/p_wdata_0[26]
    SLICE_X41Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.478    12.657    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[26]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.031    12.763    design_1_i/bram_interface_0/inst/po/p_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/B_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 3.166ns (47.087%)  route 3.558ns (52.913%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.647     2.941    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y87         FDRE                                         r  design_1_i/bram_interface_0/inst/po/B_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  design_1_i/bram_interface_0/inst/po/B_3_reg[1]/Q
                         net (fo=24, routed)          1.131     4.491    design_1_i/bram_interface_0/inst/po/B_3_reg_n_0_[1]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.296     4.787 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.604     5.390    design_1_i/bram_interface_0/inst/po/i___0_carry_i_2__0_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.794 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.013 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.628     6.641    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry__0_n_7
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.295     6.936 r  design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.936    design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__0_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.514 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___28_carry/O[2]
                         net (fo=1, routed)           0.501     8.015    design_1_i/bram_interface_0/inst/po/p_wdata112_in[5]
    SLICE_X39Y85         LUT2 (Prop_lut2_I1_O)        0.301     8.316 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.000     8.316    design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.543 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__9/i__carry__0/O[1]
                         net (fo=1, routed)           0.409     8.953    design_1_i/bram_interface_0/inst/po/p_wdata014_out[5]
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.303     9.256 r  design_1_i/bram_interface_0/inst/po/p_wdata[12]_i_2/O
                         net (fo=1, routed)           0.285     9.541    design_1_i/bram_interface_0/inst/po/p_wdata[12]_i_2_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124     9.665 r  design_1_i/bram_interface_0/inst/po/p_wdata[12]_i_1/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/bram_interface_0/inst/po/p_wdata_0[12]
    SLICE_X37Y87         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.475    12.654    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X37Y87         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[12]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.031    12.760    design_1_i/bram_interface_0/inst/po/p_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/B_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 2.872ns (42.931%)  route 3.818ns (57.069%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.647     2.941    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y87         FDRE                                         r  design_1_i/bram_interface_0/inst/po/B_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  design_1_i/bram_interface_0/inst/po/B_3_reg[1]/Q
                         net (fo=24, routed)          1.131     4.491    design_1_i/bram_interface_0/inst/po/B_3_reg_n_0_[1]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.296     4.787 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.604     5.390    design_1_i/bram_interface_0/inst/po/i___0_carry_i_2__0_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.837 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.623     6.460    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___0_carry_n_4
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.307     6.767 r  design_1_i/bram_interface_0/inst/po/i___28_carry_i_4/O
                         net (fo=1, routed)           0.000     6.767    design_1_i/bram_interface_0/inst/po/p_wdata112_in[3]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.194 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__1/i___28_carry/O[1]
                         net (fo=1, routed)           0.407     7.602    design_1_i/bram_interface_0/inst/po/p_wdata112_in[4]
    SLICE_X39Y85         LUT2 (Prop_lut2_I1_O)        0.306     7.908 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     7.908    design_1_i/bram_interface_0/inst/po/i__carry__0_i_3__5_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.155 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__9/i__carry__0/O[0]
                         net (fo=1, routed)           0.468     8.623    design_1_i/bram_interface_0/inst/po/p_wdata014_out[4]
    SLICE_X36Y88         LUT4 (Prop_lut4_I0_O)        0.299     8.922 r  design_1_i/bram_interface_0/inst/po/p_wdata[11]_i_2/O
                         net (fo=1, routed)           0.585     9.507    design_1_i/bram_interface_0/inst/po/p_wdata[11]_i_2_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     9.631 r  design_1_i/bram_interface_0/inst/po/p_wdata[11]_i_1/O
                         net (fo=1, routed)           0.000     9.631    design_1_i/bram_interface_0/inst/po/p_wdata_0[11]
    SLICE_X38Y86         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.474    12.653    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X38Y86         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[11]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)        0.077    12.805    design_1_i/bram_interface_0/inst/po/p_wdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 design_1_i/bram_interface_0/inst/po/A_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/p_wdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 3.224ns (48.657%)  route 3.402ns (51.343%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.647     2.941    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/bram_interface_0/inst/po/A_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/bram_interface_0/inst/po/A_3_reg[3]/Q
                         net (fo=29, routed)          1.227     4.686    design_1_i/bram_interface_0/inst/po/data3[24]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_1/O
                         net (fo=2, routed)           0.316     5.126    design_1_i/bram_interface_0/inst/po/i___0_carry_i_1_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.250 r  design_1_i/bram_interface_0/inst/po/i___0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     5.250    design_1_i/bram_interface_0/inst/po/i___0_carry_i_4__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.651 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___0_carry_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.873 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.318     6.191    design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___0_carry__0_n_7
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.490 r  design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.490    design_1_i/bram_interface_0/inst/po/i___28_carry_i_3__2_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.070 r  design_1_i/bram_interface_0/inst/po/p_wdata1_inferred__3/i___28_carry/O[2]
                         net (fo=1, routed)           0.501     7.571    design_1_i/bram_interface_0/inst/po/p_wdata115_in[5]
    SLICE_X44Y88         LUT2 (Prop_lut2_I1_O)        0.302     7.873 r  design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/bram_interface_0/inst/po/i__carry__0_i_2__5_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.100 r  design_1_i/bram_interface_0/inst/po/p_wdata0_inferred__10/i__carry__0/O[1]
                         net (fo=1, routed)           0.434     8.533    design_1_i/bram_interface_0/inst/po/p_wdata017_out[5]
    SLICE_X43Y87         LUT4 (Prop_lut4_I0_O)        0.303     8.836 r  design_1_i/bram_interface_0/inst/po/p_wdata[19]_i_2/O
                         net (fo=1, routed)           0.607     9.443    design_1_i/bram_interface_0/inst/po/p_wdata[19]_i_2_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.567 r  design_1_i/bram_interface_0/inst/po/p_wdata[19]_i_1/O
                         net (fo=1, routed)           0.000     9.567    design_1_i/bram_interface_0/inst/po/p_wdata_0[19]
    SLICE_X44Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.477    12.656    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/po/p_wdata_reg[19]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.031    12.762    design_1_i/bram_interface_0/inst/po/p_wdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                  3.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/bram_interface_0/inst/co/b_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.158%)  route 0.255ns (60.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.554     0.890    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[3]/Q
                         net (fo=1, routed)           0.255     1.308    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.866     1.232    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.968    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.264    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/bram_interface_0/inst/co/b_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.539%)  route 0.243ns (65.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.555     0.891    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X37Y90         FDRE                                         r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[12]/Q
                         net (fo=1, routed)           0.243     1.261    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.866     1.232    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.968    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.211    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.905%)  route 0.315ns (69.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.577     0.913    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.315     1.369    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[22]
    SLICE_X30Y106        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.930     1.296    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X30Y106        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.052     1.313    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/bram_interface_0/inst/co/b_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.400%)  route 0.255ns (66.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.555     0.891    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X37Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[20]/Q
                         net (fo=1, routed)           0.255     1.274    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.867     1.233    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.212    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.555     0.891    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/Q
                         net (fo=1, routed)           0.100     1.155    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/m_axi_rdata[0]
    SLICE_X36Y91         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.823     1.189    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/aclk
    SLICE_X36Y91         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.556     0.892    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[41]/Q
                         net (fo=1, routed)           0.101     1.157    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/m_axi_rdata[0]
    SLICE_X36Y94         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.824     1.190    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/aclk
    SLICE_X36Y94         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.556     0.892    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y95         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/Q
                         net (fo=1, routed)           0.101     1.157    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/m_axi_rdata[0]
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.824     1.190    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/aclk
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/bram_interface_0/inst/co/b_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.947%)  route 0.300ns (68.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.555     0.891    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X37Y91         FDRE                                         r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[25]/Q
                         net (fo=1, routed)           0.300     1.332    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.867     1.233    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.265    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/bram_interface_0/inst/co/b_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.668%)  route 0.264ns (67.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.554     0.890    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X37Y89         FDRE                                         r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[6]/Q
                         net (fo=1, routed)           0.264     1.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.866     1.232    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.968    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     1.211    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/bram_interface_0/inst/co/b_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.767%)  route 0.244ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.554     0.890    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/bram_interface_0/inst/co/b_wdata_reg[2]/Q
                         net (fo=1, routed)           0.244     1.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.866     1.232    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.968    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.242     1.210    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y105   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y105   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y106   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y106   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y106   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y103   design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y103   design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y101   design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y101   design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y101   design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y101   design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.949ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.580ns (20.701%)  route 2.222ns (79.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.305     5.733    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y89         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.478    12.657    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y89         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.580ns (20.701%)  route 2.222ns (79.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.305     5.733    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y89         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.478    12.657    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y89         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.739%)  route 2.088ns (78.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.172     5.599    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y88         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.477    12.656    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.739%)  route 2.088ns (78.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.172     5.599    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y88         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.477    12.656    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.739%)  route 2.088ns (78.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.172     5.599    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y88         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.477    12.656    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.739%)  route 2.088ns (78.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.172     5.599    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y88         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.477    12.656    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.739%)  route 2.088ns (78.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.172     5.599    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y88         FDPE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.477    12.656    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y88         FDPE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    12.372    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.580ns (23.108%)  route 1.930ns (76.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.014     5.441    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X34Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.475    12.654    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X34Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.361    12.368    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.580ns (23.108%)  route 1.930ns (76.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.014     5.441    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X34Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.475    12.654    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X34Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.319    12.410    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.580ns (23.108%)  route 1.930ns (76.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.637     2.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.916     4.303    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.427 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          1.014     5.441    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X34Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        1.475    12.654    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X34Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.319    12.410    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  6.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.752%)  route 0.710ns (79.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.314     1.778    design_1_i/bram_interface_0/inst/po/AR[0]
    SLICE_X41Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/po/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.819     1.185    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/po/state_reg[0]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X41Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/bram_interface_0/inst/po/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.752%)  route 0.710ns (79.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.314     1.778    design_1_i/bram_interface_0/inst/po/AR[0]
    SLICE_X41Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/po/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.819     1.185    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/po/state_reg[1]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X41Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/bram_interface_0/inst/po/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/po/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.752%)  route 0.710ns (79.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.314     1.778    design_1_i/bram_interface_0/inst/po/AR[0]
    SLICE_X41Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/po/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.819     1.185    design_1_i/bram_interface_0/inst/po/clk
    SLICE_X41Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/po/state_reg[2]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X41Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/bram_interface_0/inst/po/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.751%)  route 0.806ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.410     1.874    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X34Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.820     1.186    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X34Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.751%)  route 0.806ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.410     1.874    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X34Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.820     1.186    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X34Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.751%)  route 0.806ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.410     1.874    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X34Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.820     1.186    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X34Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.751%)  route 0.806ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.410     1.874    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X34Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.820     1.186    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X34Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.751%)  route 0.806ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.410     1.874    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X34Y86         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.820     1.186    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X34Y86         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.186ns (17.714%)  route 0.864ns (82.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.468     1.932    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y88         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.823     1.189    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X35Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.186ns (17.714%)  route 0.864ns (82.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.396     1.419    design_1_i/bram_interface_0/inst/co/rst
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/bram_interface_0/inst/co/rstout_INST_0/O
                         net (fo=16, routed)          0.468     1.932    design_1_i/bram_interface_0/inst/co/AR[0]
    SLICE_X35Y88         FDCE                                         f  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2468, routed)        0.823     1.189    design_1_i/bram_interface_0/inst/co/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X35Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/bram_interface_0/inst/co/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  1.099    





