#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct 14 01:53:49 2022
# Process ID: 53963
# Current directory: /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Scripts
# Command line: vivado -source project_top.tcl
# Log file: /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Scripts/vivado.log
# Journal file: /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Scripts/vivado.jou
#-----------------------------------------------------------
start_gui
source project_top.tcl
update_compile_order -fileset sources_1
generate_target Simulation [get_files /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd]
export_ip_user_files -of_objects [get_files /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd] -directory /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/sim_scripts -ip_user_files_dir /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files -ipstatic_source_dir /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/modelsim} {questa=/home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/questa} {ies=/home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/ies} {xcelium=/home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/xcelium} {vcs=/home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/vcs} {riviera=/home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source pl_eth_10g_wrapper.tcl
current_wave_config {Untitled 1}
add_wave {{/pl_eth_10g_wrapper/pl_eth_10g_i/axi_dma_0/U0}} 
run all
generate_target all [get_files /home/supersonic/Lab/ZCU102-Ethernet/2019.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd]
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
set_property location {0.5 -235 358} [get_bd_cells zynq_ultra_ps_e_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zups/zynq_ultra_ps_e_0/pl_clk0 (124 MHz)} Clk_xbar {/zups/zynq_ultra_ps_e_0/pl_clk0 (124 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/zups/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/zups/axi_pl_ps} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]
delete_bd_objs [get_bd_nets Net1]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_LPD]
set_property location {1 -437 366} [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_cells zynq_ultra_ps_e_0]
