Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxa/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 03eed04d6039472d80fbce32ca87f432 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Multi_Carry4_DelayLine_behav xil_defaultlib.Multi_Carry4_DelayLine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Multi_Carry4_DelayLine
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multi_Carry4_DelayLine_behav
