{"hands_on_practices": [{"introduction": "To truly master the NAND SR latch, we must first describe its behavior mathematically. The characteristic equation is the cornerstone of this understanding, providing a concise formula that predicts the latch's next state ($Q_{next}$) based on its current state ($Q$) and inputs ($\\bar{S}$ and $\\bar{R}$). This exercise guides you through the process of deriving this fundamental equation, a critical skill for analyzing and designing any sequential logic circuit. [@problem_id:1971383]", "problem": "A fundamental building block in sequential digital logic is the Set-Reset (SR) latch. Consider an SR latch constructed from two cross-coupled NAND gates. The latch has two active-low inputs, $\\bar{S}$ (Set) and $\\bar{R}$ (Reset), and two outputs, $Q$ and its complement $\\bar{Q}$. The logical connections are defined as follows: the first NAND gate computes $Q = \\overline{(\\bar{S} \\cdot \\bar{Q})}$ and the second NAND gate computes $\\bar{Q} = \\overline{(\\bar{R} \\cdot Q)}$.\n\nThe dynamic behavior of this latch can be summarized by a characteristic equation, which expresses the next stable state of the main output, denoted as $Q_{next}$, as a function of its current state, $Q$, and the two inputs, $\\bar{S}$ and $\\bar{R}$. This equation is valid for all input combinations except for the forbidden state where $\\bar{S} = 0$ and $\\bar{R} = 0$, which is assumed to not occur.\n\nWhich of the following boolean expressions correctly represents the characteristic equation, $Q_{next}$, for this NAND-based SR latch? Note that in the expressions below, the `overline` notation (e.g., $\\overline{A}$) signifies the logical NOT operation.\n\nA. $Q_{next} = \\bar{S} + \\bar{R}Q$\nB. $Q_{next} = \\overline{\\bar{S}} + \\bar{R}Q$\nC. $Q_{next} = \\overline{\\bar{S}} + \\overline{\\bar{R}}Q$\nD. $Q_{next} = \\bar{R} + \\overline{\\bar{S}}Q$\nE. $Q_{next} = \\bar{S} \\cdot (\\bar{R} + Q)$", "solution": "To derive the characteristic equation, we construct an excitation table for the next state, $Q_{next}$, based on the current state $Q$ and the inputs $\\bar{S}$ and $\\bar{R}$. The forbidden state ($\\bar{S}=0, \\bar{R}=0$) is treated as a \"don't care\" (X) condition.\n\n| $\\bar{S}$ | $\\bar{R}$ | $Q$ | $Q_{next}$ | Comment       |\n| :-------: | :-------: | :-: | :--------: | :------------ |\n|     0     |     0     |  0  |     X      | Forbidden     |\n|     0     |     0     |  1  |     X      | Forbidden     |\n|     0     |     1     |  0  |     1      | Set           |\n|     0     |     1     |  1  |     1      | Set           |\n|     1     |     0     |  0  |     0      | Reset         |\n|     1     |     0     |  1  |     0      | Reset         |\n|     1     |     1     |  0  |     0      | Hold          |\n|     1     |     1     |  1  |     1      | Hold          |\n\nWe use a Karnaugh map for $Q_{next}(\\bar{S}, \\bar{R}, Q)$ to find a minimal sum-of-products expression. The variables for the map are $\\bar{S}$, $\\bar{R}$, and $Q$.\n\n```\n           \\ Q\n    \\bar{S}\\bar{R} \\  0    1\n          \\\n        00 |  X    X\n        01 |  1    1\n        11 |  0    1\n        10 |  0    0\n```\n\nWe can group the '1's, using the 'X's (don't cares) to form larger groups.\n- **Group 1**: The entire row where $\\bar{S}=0, \\bar{R}=1$ can be grouped with the adjacent row $\\bar{S}=0, \\bar{R}=0$ (using the don't cares). This 4-cell group covers the cases where $\\bar{S}=0$. In this group, both $\\bar{R}$ and $Q$ change. The simplified term for this group is $\\overline{\\bar{S}}$.\n- **Group 2**: The single '1' at $(\\bar{S}=1, \\bar{R}=1, Q=1)$ can be grouped with the '1' above it at $(\\bar{S}=0, \\bar{R}=1, Q=1)$. This forms a 2-cell group where $\\bar{S}$ changes, while $\\bar{R}=1$ and $Q=1$ are constant. The term for this group is $\\bar{R}Q$.\n\nCombining these two groups gives the minimal sum-of-products expression for $Q_{next}$:\n$$ Q_{next} = \\overline{\\bar{S}} + \\bar{R}Q $$\nThis equation is often written as $Q_{next} = S + \\bar{R}Q$.\n\nThis expression matches option B.", "answer": "$$\\boxed{B}$$", "id": "1971383"}, {"introduction": "Moving from theory to practice, how can we be sure a physical latch works as intended? This problem puts you in the role of a test engineer tasked with creating an efficient verification plan. Starting from an unknown power-on state, you will devise the shortest sequence of inputs to prove that the latch can successfully set, hold its state, and reset, which is a fundamental procedure in hardware validation. [@problem_id:1971365]", "problem": "An SR latch is a fundamental bistable multivibrator circuit used for storing a single bit of information. Consider an SR latch constructed using two cross-coupled NAND gates. This latch has two inputs, designated as $\\bar{S}$ and $\\bar{R}$, and two outputs, $Q$ and its logical complement $\\overline{Q}$. The inputs are active-low, which means the following input-to-state transitions occur based on the input pair ($\\bar{S}$, $\\bar{R}$):\n-   Applying the input combination ($\\bar{S}$, $\\bar{R}$) = (0, 1) forces the latch into the 'Set' state, where the output becomes $Q=1$.\n-   Applying the input combination ($\\bar{S}$, $\\bar{R}$) = (1, 0) forces the latch into the 'Reset' state, where the output becomes $Q=0$.\n-   Applying the input combination ($\\bar{S}$, $\\bar{R}$) = (1, 1) is the 'Hold' or 'Memory' command, which causes the latch to maintain its current state ($Q$ remains unchanged).\n-   The input combination ($\\bar{S}$, $\\bar{R}$) = (0, 0) is considered invalid as it leads to an undesirable state where $Q = \\overline{Q} = 1$. This combination must not be used in the test sequence.\n\nYour task is to devise a testing procedure for this latch. Starting from an unknown initial power-on state (i.e., you do not know if $Q$ is initially 0 or 1), you need to find the shortest sequence of input combinations ($\\bar{S}$, $\\bar{R}$) that comprehensively verifies the latch's functionality. A comprehensive verification must demonstrate all three valid operations: Set, Reset, and Hold. Specifically, the test must show that the latch can be set, that it holds the set state, that it can be reset, and that it holds the reset state.\n\nWhich of the following sequences represents a shortest valid testing sequence?\n\nA. $(0, 1) \\rightarrow (1, 1) \\rightarrow (1, 0)$\nB. $(1, 1) \\rightarrow (0, 1) \\rightarrow (1, 1) \\rightarrow (1, 0)$\nC. $(0, 1) \\rightarrow (1, 0) \\rightarrow (1, 1)$\nD. $(1, 0) \\rightarrow (1, 1) \\rightarrow (0, 1) \\rightarrow (1, 1)$\nE. $(0, 1) \\rightarrow (1, 1) \\rightarrow (0, 1) \\rightarrow (1, 1)$", "solution": "We model the SR latch (active-low inputs) by the given state-transition rules:\n1) If $(\\bar{S},\\bar{R})=(0,1)$, then the state is forced to $Q'=1$ (Set).\n2) If $(\\bar{S},\\bar{R})=(1,0)$, then the state is forced to $Q'=0$ (Reset).\n3) If $(\\bar{S},\\bar{R})=(1,1)$, then the state holds: $Q'=Q$ (Hold).\n4) $(\\bar{S},\\bar{R})=(0,0)$ is invalid and must not be used.\n\nLet the unknown initial state be $Q_{0}\\in\\{0,1\\}$. A comprehensive verification must demonstrate, in order, the ability to Set, then Hold the set state, then Reset, and then Hold the reset state. Therefore, any valid sequence must include both a Set and a Reset operation, and must include a Hold after each of those operations. This requires at least four input applications, because each Hold must occur after the corresponding Set or Reset to verify that the achieved state is maintained. Hence, no 3-step sequence can be comprehensive.\n\nWe check the options:\n\nA. $(0,1)\\rightarrow(1,1)\\rightarrow(1,0)$:\n- $Q_{1}=1$ (Set), $Q_{2}=1$ (Hold after Set), $Q_{3}=0$ (Reset). Missing Hold after Reset, so not comprehensive.\n\nB. $(1,1)\\rightarrow(0,1)\\rightarrow(1,1)\\rightarrow(1,0)$:\n- $Q_{1}=Q_{0}$ (initial Hold), $Q_{2}=1$ (Set), $Q_{3}=1$ (Hold after Set), $Q_{4}=0$ (Reset). Missing Hold after Reset, so not comprehensive.\n\nC. $(0,1)\\rightarrow(1,0)\\rightarrow(1,1)$:\n- $Q_{1}=1$ (Set), $Q_{2}=0$ (Reset), $Q_{3}=0$ (Hold after Reset). Missing Hold after Set, so not comprehensive.\n\nD. $(1,0)\\rightarrow(1,1)\\rightarrow(0,1)\\rightarrow(1,1)$:\n- $Q_{1}=0$ (Reset), $Q_{2}=0$ (Hold after Reset), $Q_{3}=1$ (Set), $Q_{4}=1$ (Hold after Set). This demonstrates Reset, Hold (reset state), Set, and Hold (set state). It avoids the invalid $(0,0)$ input and works from any $Q_{0}$.\n\nE. $(0,1)\\rightarrow(1,1)\\rightarrow(0,1)\\rightarrow(1,1)$:\n- Alternates Set and Hold; never demonstrates Reset. Not comprehensive.\n\nThus, the shortest comprehensive sequence is option D, which has the minimal required length of four steps and verifies all required behaviors from an unknown initial state.", "answer": "$$\\boxed{D}$$", "id": "1971365"}, {"introduction": "Real-world circuits are not always perfect; manufacturing defects can lead to unexpected behavior. This practice problem introduces you to the important field of fault analysis by simulating a common defect known as a 'stuck-at-0' fault. By predicting how this fault impacts the latch's operation, you will develop crucial diagnostic skills and gain a deeper appreciation for the robustness required in digital design. [@problem_id:1971360]", "problem": "An active-low Set-Reset (SR) latch is constructed using two cross-coupled 2-input NAND gates. The inputs to the latch are designated $\\bar{S}$ (Set) and $\\bar{R}$ (Reset). The outputs are $Q$ and $\\bar{Q}$. In the standard configuration, the output $Q$ is produced by the NAND gate that takes $\\bar{S}$ and $\\bar{Q}$ as inputs, while the output $\\bar{Q}$ is produced by the NAND gate that takes $\\bar{R}$ and $Q$ as inputs. The behavior of a 2-input NAND gate is such that its output is logic '0' if and only if both of its inputs are logic '1'; otherwise, its output is logic '1'.\n\nThe intended functions of the latch are as follows:\n- **Set:** Applying inputs $\\bar{S}=0$ and $\\bar{R}=1$ forces the output $Q$ to 1.\n- **Reset:** Applying inputs $\\bar{S}=1$ and $\\bar{R}=0$ forces the output $Q$ to 0.\n- **Hold:** Applying inputs $\\bar{S}=1$ and $\\bar{R}=1$ causes the latch to maintain its current state ($Q$ remains unchanged).\n\nA manufacturing defect has introduced a 'stuck-at-0' fault within the latch. This fault causes the input line corresponding to $\\bar{S}$ to be permanently held at logic '0' at the input of its NAND gate, irrespective of the signal applied to the external $\\bar{S}$ pin.\n\nGiven this fault, determine which of the latch's intended functions (Set, Reset, Hold) will still operate correctly.\n\nA. Set only\nB. Reset only\nC. Hold only\nD. Set and Reset only\nE. None of the functions operate correctly.", "solution": "The behavior of the active-low SR latch is described by the standard boolean expressions for its outputs:\n$$Q = \\text{NAND}(\\bar{S}, \\bar{Q})$$\n$$\\bar{Q} = \\text{NAND}(\\bar{R}, Q)$$\n\nThe problem states that there is a 'stuck-at-0' fault on the $\\bar{S}$ input line. This means the input to the first NAND gate (which produces Q) corresponding to $\\bar{S}$ is always 0, regardless of the external signal. Let's denote this faulty effective input as $\\bar{S}_{\\text{eff}} = 0$.\n\nThe equation for $Q$ is therefore modified by this fault:\n$$Q = \\text{NAND}(\\bar{S}_{\\text{eff}}, \\bar{Q}) = \\text{NAND}(0, \\bar{Q})$$\n\nA fundamental property of a NAND gate is that if any of its inputs are 0, its output is 1. Therefore, the output $Q$ will be permanently forced to a logic '1' state, regardless of the value of $\\bar{Q}$.\n$$Q = 1$$\n\nWith $Q$ permanently stuck at 1, the latch loses its memory capability. We now test each of the intended functions based on this faulty behavior.\n\n**1. Test the 'Set' Function:**\n- Intended inputs: $\\bar{S}=0$, $\\bar{R}=1$.\n- Expected output: $Q$ should be forced to 1 ($Q \\to 1$).\n- Actual output of the faulty circuit: The circuit's output $Q$ is always 1, so for these inputs, $Q=1$.\n- The actual output matches the expected output for the Set operation. Thus, the **Set function operates correctly**.\n\n**2. Test the 'Reset' Function:**\n- Intended inputs: $\\bar{S}=1$, $\\bar{R}=0$.\n- Expected output: $Q$ should be forced to 0 ($Q \\to 0$).\n- Actual output of the faulty circuit: The circuit's output $Q$ is always 1.\n- The actual output ($Q=1$) does not match the expected output ($Q=0$). Therefore, the **Reset function fails**.\n\n**3. Test the 'Hold' Function:**\n- Intended inputs: $\\bar{S}=1$, $\\bar{R}=1$.\n- Expected output: $Q$ should remain in its previous state.\n- Actual output of the faulty circuit: The circuit's output $Q$ is always 1. If the previous state was $Q=1$, it appears to \"hold\". However, if the latch were somehow in a $Q=0$ state (e.g., during a transient), applying the hold inputs would force it to $Q=1$. Since the circuit cannot maintain a $Q=0$ state, it does not have a true hold capability. Therefore, the **Hold function fails**.\n\nOnly the Set function produces its intended outcome.", "answer": "$$\\boxed{A}$$", "id": "1971360"}]}