# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../4BitCounter.srcs/sources_1/imports/Downloads/counter_4bitOne.sv" \
"../../../../4BitCounter.srcs/sources_1/imports/Downloads/d_flipflop.sv" \
"../../../../4BitCounter.srcs/sources_1/imports/Downloads/d_latch_asyn_rstn.sv" \
"../../../../4BitCounter.srcs/sources_1/imports/Downloads/mux2x1.sv" \
"../../../../4BitCounter.srcs/sim_1/imports/new/tb_counter4bit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
