\doxysection{stm32g4xx\+\_\+ll\+\_\+adc.\+h}
\hypertarget{stm32g4xx__ll__adc_8h_source}{}\label{stm32g4xx__ll__adc_8h_source}\index{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_adc.h@{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_adc.h}}
\mbox{\hyperlink{stm32g4xx__ll__adc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32G4xx\_LL\_ADC\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32G4xx\_LL\_ADC\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32g4xx_8h}{stm32g4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)\ ||\ defined\ (ADC2)\ ||\ defined\ (ADC3)\ ||\ defined\ (ADC4)\ ||\ defined\ (ADC5)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00048\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00049\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00050\ \textcolor{comment}{/*\ -\/\ sequencer\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00051\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ regular\ sequencer\ configuration\ */}}
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100UL)}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200UL)}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300UL)}}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ ADC\_REG\_SQRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_SQR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR3\_REGOFFSET\ |\ ADC\_SQR4\_REGOFFSET)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ ADC\_SQRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ (8UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SQRx\_REGOFFSET\ in\ ADC\_REG\_SQRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_ID\_SQRX\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00065\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ sequencer\ bits\ information\ to\ be\ inserted\ \ */}}
\DoxyCodeLine{00066\ \textcolor{comment}{/*\ into\ ADC\ group\ regular\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR1\_SQ1\_Pos)}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR1\_SQ2\_Pos)}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR1\_SQ3\_Pos)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR1\_SQ4\_Pos)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ5\_Pos)}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ6\_Pos)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ7\_Pos)}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ8\_Pos)}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ9\_Pos)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ10\_Pos)}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ11\_Pos)}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ12\_Pos)}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ13\_Pos)}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ14\_Pos)}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR4\_SQ15\_Pos)}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR4\_SQ16\_Pos)}}
\DoxyCodeLine{00083\ }
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00085\ }
\DoxyCodeLine{00086\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00087\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00088\ \textcolor{comment}{/*\ -\/\ data\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00089\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00090\ }
\DoxyCodeLine{00091\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ injected\ data\ register\ */}}
\DoxyCodeLine{00092\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100UL)}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200UL)}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300UL)}}
\DoxyCodeLine{00097\ }
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_JDR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_JDR3\_REGOFFSET\ |\ ADC\_JDR4\_REGOFFSET)}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ ADC\_JDRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ (8UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_JDRx\_REGOFFSET\ in\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00102\ }
\DoxyCodeLine{00103\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ sequencer\ bits\ information\ to\ be\ inserted\ */}}
\DoxyCodeLine{00104\ \textcolor{comment}{/*\ into\ ADC\ group\ injected\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ1\_Pos)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ2\_Pos)}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ3\_Pos)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ4\_Pos)}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ }
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00113\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00114\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00115\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00117\ }
\DoxyCodeLine{00118\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00119\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00120\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR\_EXTSEL)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00127\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00128\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR\_EXTEN)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00133\ }
\DoxyCodeLine{00134\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (ADC\_CFGR\_EXTSEL\_Pos)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (ADC\_CFGR\_EXTEN\_Pos)}}
\DoxyCodeLine{00137\ }
\DoxyCodeLine{00138\ }
\DoxyCodeLine{00139\ }
\DoxyCodeLine{00140\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00141\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00142\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00143\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ (ADC\_JSQR\_JEXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00146\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00147\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00148\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_JSQR\_JEXTSEL)\ \ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00153\ }
\DoxyCodeLine{00154\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00155\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00156\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_JSQR\_JEXTEN)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00161\ }
\DoxyCodeLine{00162\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JEXTSEL\_Pos)}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (ADC\_JSQR\_JEXTEN\_Pos)}}
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00166\ }
\DoxyCodeLine{00167\ }
\DoxyCodeLine{00168\ }
\DoxyCodeLine{00169\ }
\DoxyCodeLine{00170\ }
\DoxyCodeLine{00171\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ channel:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00172\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_CHANNEL\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00173\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ number\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00174\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ bitfield\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00175\ \textcolor{comment}{/*\ -\/\ channel\ differentiation\ between\ external\ channels\ (connected\ to\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00176\ \textcolor{comment}{/*\ \ \ GPIO\ pins)\ and\ internal\ channels\ (connected\ to\ internal\ paths)\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00177\ \textcolor{comment}{/*\ -\/\ channel\ sampling\ time\ defined\ by\ SMPRx\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00178\ \textcolor{comment}{/*\ \ \ and\ SMPx\ bits\ positions\ into\ SMPRx\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ (ADC\_CFGR\_AWD1CH\_Pos)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ |\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ \(\backslash\)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{00184\ \textcolor{comment}{/*\ Equivalent\ mask\ of\ ADC\_CHANNEL\_NUMBER\_MASK\ aligned\ on\ register\ LSB\ (bit\ 0)\ */}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ (ADC\_SQR2\_SQ5)\ }\textcolor{comment}{/*\ Equivalent\ to\ shift:\ (ADC\_CHANNEL\_NUMBER\_MASK\ >>\ [Position\ of\ bitfield\ "{}ADC\_CHANNEL\_NUMBER\_MASK"{}\ in\ register])\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00186\ }
\DoxyCodeLine{00187\ \textcolor{comment}{/*\ Channel\ differentiation\ between\ external\ and\ internal\ channels\ */}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ \ \ \ \ \ \ \ \ (0x80000000UL)\ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2\ \ \ \ \ \ \ (0x00080000UL)\ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ for\ other\ ADC\ instances,\ in\ case\ of\ different\ ADC\ internal\ channels\ mapped\ on\ same\ channel\ number\ on\ different\ ADC\ instances\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK\ \ \ \ (ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)}}
\DoxyCodeLine{00191\ }
\DoxyCodeLine{00192\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ channel\ sampling\ time\ configuration\ */}}
\DoxyCodeLine{00193\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02000000UL)}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ADC\_SMPR2\_REGOFFSET)}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ ADC\_SMPRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ (25UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SMPRx\_REGOFFSET\ in\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00198\ }
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK\ \ \ \ (0x01F00000UL)}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS\ \ \ \ \ (20UL)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00201\ }
\DoxyCodeLine{00202\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ number\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00203\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3)}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2)}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00224\ }
\DoxyCodeLine{00225\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ bitfield\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00226\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_1)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_2)}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_3)}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_4)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_5)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_6)}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_7)}}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_8)}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_9)}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_10)}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_11)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_12)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_13)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_14)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_15)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_16)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_17)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_18)}}
\DoxyCodeLine{00246\ }
\DoxyCodeLine{00247\ \textcolor{comment}{/*\ Definition\ of\ channels\ sampling\ time\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00248\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP0"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP1"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP2"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP3"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP4"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP5"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP6"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP7"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP8"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((27UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP9"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP10"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP11"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP12"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP13"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP14"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP15"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP16"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP17"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP18"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00268\ }
\DoxyCodeLine{00269\ }
\DoxyCodeLine{00270\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ mode\ single\ or\ differential\ ended:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00271\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_SINGLE\_ENDED\ or\ LL\_ADC\_SINGLE\_DIFFERENTIAL\ \ */}}
\DoxyCodeLine{00272\ \textcolor{comment}{/*\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00273\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ registers)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00274\ \textcolor{comment}{/*\ -\/\ ADC\ calibration:\ calibration\ start,\ calibration\ factor\ get\ or\ set\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00275\ \textcolor{comment}{/*\ -\/\ ADC\ channels:\ set\ each\ ADC\ channel\ ending\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_START\_MASK\ \ \ \ (ADC\_CR\_ADCALDIF)}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK\ \ \ (ADC\_CALFACT\_CALFACT\_D\ |\ ADC\_CALFACT\_CALFACT\_S)}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ }\textcolor{comment}{/*\ Equivalent\ to\ ADC\_DIFSEL\_DIFSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK\ \ (ADC\_CALFACT\_CALFACT\_S\_4\ |\ ADC\_CALFACT\_CALFACT\_S\_3)\ }\textcolor{comment}{/*\ Bits\ chosen\ to\ perform\ of\ shift\ when\ single\ mode\ is\ selected,\ shift\ value\ out\ of\ channels\ bits\ range.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK\ \ \ (0x00010000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ differential\ mode:\ mask\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS\ \ \ \ (16UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ differential\ mode:\ position\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4\ (ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS\ -\/\ 4UL)\ }\textcolor{comment}{/*\ Shift\ of\ bit\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\ to\ position\ to\ perform\ a\ shift\ of\ 4\ ranks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00283\ }
\DoxyCodeLine{00284\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ analog\ watchdog:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00285\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_AWD\_CHANNELx\_xxx\ the\ relevant\ bits\ for:\ \ \ \ \ */}}
\DoxyCodeLine{00286\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ analog\ watchdogs,\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00287\ \textcolor{comment}{/*\ (feature\ of\ several\ watchdogs\ not\ available\ on\ all\ STM32\ families)).\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00288\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 1:\ monitored\ channel\ defined\ by\ number,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00289\ \textcolor{comment}{/*\ \ \ selection\ of\ ADC\ group\ (ADC\ groups\ regular\ and-\/or\ injected).\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00290\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 2\ and\ 3:\ monitored\ channel\ defined\ by\ bitfield,\ no\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00291\ \textcolor{comment}{/*\ \ \ selection\ on\ groups.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00292\ }
\DoxyCodeLine{00293\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ channel\ configuration\ */}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00100000UL)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00200000UL)}}
\DoxyCodeLine{00297\ }
\DoxyCodeLine{00298\ \textcolor{comment}{/*\ Register\ offset\ gap\ between\ AWD1\ and\ AWD2-\/AWD3\ configuration\ registers\ */}}
\DoxyCodeLine{00299\ \textcolor{comment}{/*\ (Set\ separately\ as\ ADC\_AWD\_CRX\_REGOFFSET\ to\ spare\ 32\ bits\ space\ */}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK\ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL\ \ \ \ \ \ (0x00000024UL)}}
\DoxyCodeLine{00302\ }
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET\ |\ ADC\_AWD\_CR2\_REGOFFSET\ |\ ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{00304\ }
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ |\ ADC\_AWD\_CR23\_CHANNEL\_MASK)}}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (20UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_AWD\_CRx\_REGOFFSET\ in\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00310\ }
\DoxyCodeLine{00311\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ threshold\ configuration\ */}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR2\_REGOFFSET)}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_REGOFFSET\ |\ ADC\_AWD\_TR2\_REGOFFSET\ |\ ADC\_AWD\_TR3\_REGOFFSET)}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CRX\_REGOFFSET\_POS)\ \ \ \ \ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SQRx\_REGOFFSET\ in\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK\ \ \ \ \ \ \ \ \ \ (0x00010000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ threshold\ high:\ mask\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_POS\ \ \ \ \ \ \ \ \ \ \ (16UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ threshold\ high:\ position\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4\ \ \ \ \ \ \ \ (ADC\_AWD\_TRX\_BIT\_HIGH\_POS\ -\/\ 4UL)\ }\textcolor{comment}{/*\ Shift\ of\ bit\ ADC\_AWD\_TRX\_BIT\_HIGH\ to\ position\ to\ perform\ a\ shift\ of\ 4\ ranks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00320\ }
\DoxyCodeLine{00321\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ offset:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00322\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ offset\ number\ configuration\ */}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003UL)}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ ADC\_OFRx\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_OFR1\_REGOFFSET\ |\ ADC\_OFR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_OFR3\_REGOFFSET\ |\ ADC\_OFR4\_REGOFFSET)}}
\DoxyCodeLine{00329\ }
\DoxyCodeLine{00330\ }
\DoxyCodeLine{00331\ \textcolor{comment}{/*\ ADC\ registers\ bits\ positions\ */}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_Pos)}}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\_BITOFFSET\_POS\ \ \ \ \ (ADC\_CFGR\_AWD1SGL\_Pos)}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\_BITOFFSET\_POS\ \ \ \ \ \ (ADC\_CFGR\_AWD1EN\_Pos)}}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\_BITOFFSET\_POS\ \ \ \ \ (ADC\_CFGR\_JAWD1EN\_Pos)}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_HT1\_Pos)}}
\DoxyCodeLine{00337\ }
\DoxyCodeLine{00338\ }
\DoxyCodeLine{00339\ \textcolor{comment}{/*\ ADC\ registers\ bits\ groups\ */}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ ADC\_CR\_BITS\_PROPERTY\_RS\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCAL\ |\ ADC\_CR\_JADSTP\ |\ ADC\_CR\_ADSTP\ |\ ADC\_CR\_JADSTART\ |\ ADC\_CR\_ADSTART\ |\ ADC\_CR\_ADDIS\ |\ ADC\_CR\_ADEN)\ }\textcolor{comment}{/*\ ADC\ register\ CR\ bits\ with\ HW\ property\ "{}rs"{}:\ Software\ can\ read\ as\ well\ as\ set\ this\ bit.\ Writing\ '0'\ has\ no\ effect\ on\ the\ bit\ value.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00341\ }
\DoxyCodeLine{00342\ }
\DoxyCodeLine{00343\ \textcolor{comment}{/*\ ADC\ internal\ channels\ related\ definitions\ */}}
\DoxyCodeLine{00344\ \textcolor{comment}{/*\ Internal\ voltage\ reference\ VrefInt\ */}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75AAUL))\ }\textcolor{comment}{/*\ Internal\ voltage\ reference,\ address\ of\ parameter\ VREFINT\_CAL:\ VrefInt\ ADC\ raw\ data\ acquired\ at\ temperature\ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_VREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (tolerance:\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00347\ \textcolor{comment}{/*\ Temperature\ sensor\ */}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75A8UL))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL1:\ On\ STM32G4,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ \ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75CAUL))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL2:\ On\ STM32G4,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ 110\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30L)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL1\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (130L)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL2\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL\_VREFANALOG\ \ \ \ \ \ \ \ \ \ (3000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ voltage\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (+-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00353\ }
\DoxyCodeLine{00359\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#define\ \_\_ADC\_PTR\_REG\_OFFSET(\_\_REG\_\_,\ \_\_REG\_OFFFSET\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\ \ ((\_\_IO\ uint32\_t\ *)((uint32\_t)\ ((uint32\_t)(\&(\_\_REG\_\_))\ +\ ((\_\_REG\_OFFFSET\_\_)\ <<\ 2UL))))}}
\DoxyCodeLine{00374\ }
\DoxyCodeLine{00380\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00396\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00397\ \{}
\DoxyCodeLine{00398\ \ \ uint32\_t\ CommonClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00407\ \ \ uint32\_t\ Multimode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00412\ \ \ uint32\_t\ MultiDMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00417\ \ \ uint32\_t\ MultiTwoSamplingDelay;\ \ \ \ \ \ \ }
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00422\ }
\DoxyCodeLine{00423\ \}\ LL\_ADC\_CommonInitTypeDef;}
\DoxyCodeLine{00424\ }
\DoxyCodeLine{00445\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00446\ \{}
\DoxyCodeLine{00447\ \ \ uint32\_t\ Resolution;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00452\ \ \ uint32\_t\ DataAlignment;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00457\ \ \ uint32\_t\ LowPowerMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00462\ \}\ LL\_ADC\_InitTypeDef;}
\DoxyCodeLine{00463\ }
\DoxyCodeLine{00483\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00484\ \{}
\DoxyCodeLine{00485\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00493\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00498\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00505\ \ \ uint32\_t\ ContinuousMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00511\ \ \ uint32\_t\ DMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00516\ \ \ uint32\_t\ Overrun;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00522\ \}\ LL\_ADC\_REG\_InitTypeDef;}
\DoxyCodeLine{00523\ }
\DoxyCodeLine{00543\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00544\ \{}
\DoxyCodeLine{00545\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00553\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00558\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00565\ \ \ uint32\_t\ TrigAuto;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00571\ \}\ LL\_ADC\_INJ\_InitTypeDef;}
\DoxyCodeLine{00572\ }
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00577\ }
\DoxyCodeLine{00578\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\ \ \ \ \ \ }}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\ \ \ \ \ \ }}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOC\ \ \ \ \ \ \ }}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOS\ \ \ \ \ \ \ }}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JQOVF\ \ \ \ \ \ }}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_MST\ \ }}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_SLV\ \ }}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_MST\ \ \ \ }}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_SLV\ \ \ \ }}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_MST\ \ \ \ }}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_SLV\ \ \ \ }}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_MST\ \ \ \ }}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_SLV\ \ \ \ }}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_MST\ \ }}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_SLV\ \ }}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_MST\ \ \ }}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_SLV\ \ \ }}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_MST\ \ \ }}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_SLV\ \ \ }}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_MST\ \ }}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_SLV\ \ }}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_MST\ \ \ }}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_SLV\ \ \ }}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_MST\ \ \ }}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_SLV\ \ \ }}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_MST\ \ \ }}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_SLV\ \ \ }}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\ \ \ \ }}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\ \ \ \ \ \ }}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\ \ \ \ \ \ }}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\ \ \ \ \ \ }}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\ \ \ \ }}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOCIE\ \ \ \ \ }}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOSIE\ \ \ \ \ }}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JQOVFIE\ \ \ \ }}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\ \ \ \ \ }}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD2IE\ \ \ \ \ }}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD3IE\ \ \ \ \ }}
\DoxyCodeLine{00648\ \textcolor{comment}{/*\ List\ of\ ADC\ registers\ intended\ to\ be\ used\ (most\ commonly)\ with\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00649\ \textcolor{comment}{/*\ DMA\ transfer.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00650\ \textcolor{comment}{/*\ Refer\ to\ function\ @ref\ LL\_ADC\_DMA\_GetRegAddr().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ DR)\ to\ be\ used\ with\ ADC\ configured\ in\ independent\ mode.\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadConversionData32()\ and\ other\ functions\ @ref\ LL\_ADC\_REG\_ReadConversionDatax()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI\ \ \ \ (0x00000001UL)\ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ CDR)\ to\ be\ used\ with\ ADC\ configured\ in\ multimode\ (available\ on\ STM32\ devices\ with\ several\ ADC\ instances).\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadMultiConversionData32()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV1\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_1\ |\ ADC\_CCR\_CKMODE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_1\ |\ ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV10\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV12\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV16\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_1\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV32\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV64\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV128\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV256\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_1\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00684\ \textcolor{comment}{/*\ Note:\ Other\ measurement\ paths\ to\ internal\ channels\ may\ be\ available\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00685\ \textcolor{comment}{/*\ \ \ \ \ \ \ (connections\ to\ other\ peripherals).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00686\ \textcolor{comment}{/*\ \ \ \ \ \ \ If\ they\ are\ not\ listed\ below,\ they\ do\ not\ require\ any\ specific\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00687\ \textcolor{comment}{/*\ \ \ \ \ \ \ path\ enable.\ In\ this\ case,\ Access\ to\ measurement\ path\ is\ done\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00688\ \textcolor{comment}{/*\ \ \ \ \ \ \ only\ by\ selecting\ the\ corresponding\ ADC\ internal\ channel.\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VREFINT\ \ \ \ \ \ \ (ADC\_CCR\_VREFEN)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_TEMPSENSOR\ \ \ \ (ADC\_CCR\_VSENSESEL)\ \ \ \ }}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VBAT\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_VBATSEL)\ \ \ \ \ \ }}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_12B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_10B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_0)\ \ \ }}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_6B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ \ \ }}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_RIGHT\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_LEFT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_ALIGN)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_MODE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_AUTOWAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AUTDLY)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_REGOFFSET\ }}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_REGOFFSET\ }}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_REGOFFSET\ }}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_REGOFFSET\ }}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_OFR1\_OFFSET1\_EN)\ \ }}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SIGN\_NEGATIVE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SIGN\_POSITIVE\ \ \ \ \ \ \ \ (ADC\_OFR1\_OFFSETPOS)\ }}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SATURATION\_DISABLE\ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SATURATION\_ENABLE\ \ \ \ (ADC\_OFR1\_SATEN)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)\ }}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)\ }}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\_INJECTED\ \ \ \ \ \ (0x00000003UL)\ }}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_0\_NUMBER\ \ |\ ADC\_CHANNEL\_0\_SMP\ \ |\ ADC\_CHANNEL\_0\_BITFIELD\ )\ }}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_1\_NUMBER\ \ |\ ADC\_CHANNEL\_1\_SMP\ \ |\ ADC\_CHANNEL\_1\_BITFIELD\ )\ }}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_2\_NUMBER\ \ |\ ADC\_CHANNEL\_2\_SMP\ \ |\ ADC\_CHANNEL\_2\_BITFIELD\ )\ }}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_3\_NUMBER\ \ |\ ADC\_CHANNEL\_3\_SMP\ \ |\ ADC\_CHANNEL\_3\_BITFIELD\ )\ }}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_4\_NUMBER\ \ |\ ADC\_CHANNEL\_4\_SMP\ \ |\ ADC\_CHANNEL\_4\_BITFIELD\ )\ }}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_5\_NUMBER\ \ |\ ADC\_CHANNEL\_5\_SMP\ \ |\ ADC\_CHANNEL\_5\_BITFIELD\ )\ }}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_6\_NUMBER\ \ |\ ADC\_CHANNEL\_6\_SMP\ \ |\ ADC\_CHANNEL\_6\_BITFIELD\ )\ }}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_7\_NUMBER\ \ |\ ADC\_CHANNEL\_7\_SMP\ \ |\ ADC\_CHANNEL\_7\_BITFIELD\ )\ }}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_8\_NUMBER\ \ |\ ADC\_CHANNEL\_8\_SMP\ \ |\ ADC\_CHANNEL\_8\_BITFIELD\ )\ }}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_9\_NUMBER\ \ |\ ADC\_CHANNEL\_9\_SMP\ \ |\ ADC\_CHANNEL\_9\_BITFIELD\ )\ }}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_10\_NUMBER\ |\ ADC\_CHANNEL\_10\_SMP\ |\ ADC\_CHANNEL\_10\_BITFIELD)\ }}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_11\_NUMBER\ |\ ADC\_CHANNEL\_11\_SMP\ |\ ADC\_CHANNEL\_11\_BITFIELD)\ }}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_12\_NUMBER\ |\ ADC\_CHANNEL\_12\_SMP\ |\ ADC\_CHANNEL\_12\_BITFIELD)\ }}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_13\_NUMBER\ |\ ADC\_CHANNEL\_13\_SMP\ |\ ADC\_CHANNEL\_13\_BITFIELD)\ }}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_14\_NUMBER\ |\ ADC\_CHANNEL\_14\_SMP\ |\ ADC\_CHANNEL\_14\_BITFIELD)\ }}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_15\_NUMBER\ |\ ADC\_CHANNEL\_15\_SMP\ |\ ADC\_CHANNEL\_15\_BITFIELD)\ }}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_16\_NUMBER\ |\ ADC\_CHANNEL\_16\_SMP\ |\ ADC\_CHANNEL\_16\_BITFIELD)\ }}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_17\_NUMBER\ |\ ADC\_CHANNEL\_17\_SMP\ |\ ADC\_CHANNEL\_17\_BITFIELD)\ }}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_18\_NUMBER\ |\ ADC\_CHANNEL\_18\_SMP\ |\ ADC\_CHANNEL\_18\_BITFIELD)\ }}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1\ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5\ \ \ \ \ (LL\_ADC\_CHANNEL\_4\ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_13\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ }}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ }}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_13\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ }}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP4\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_5\ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP5\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_3\ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP6\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ }}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1\ \ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH1\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH3\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH1\ \ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH1\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM7\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_CH1\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_TRGO2\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH1\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH2\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH3\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG1\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG3\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG4\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG5\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG6\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG7\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG8\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG9\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG10\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE11\ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_LPTIM\_OUT\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTEN\_0)\ \ \ }}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CFGR\_EXTEN\_1\ |\ ADC\_CFGR\_EXTEN\_0)\ \ \ }}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_BULB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_BULB)\ \ \ \ \ }}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_TRIGGER\_CONTROLED\ \ \ \ (ADC\_CFGR2\_SMPTRIG)\ \ }}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_CONTINUOUS\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_CONT)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_NONE\ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DMAEN)\ \ \ \ }}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED\ \ (ADC\_CFGR\_DMACFG\ |\ ADC\_CFGR\_DMAEN)\ \ \ \ }}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#if\ defined(ADC\_SMPR1\_SMPPLUS)}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_COMMON\_DEFAULT\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ }}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_COMMON\_3C5\_REPL\_2C5\ (ADC\_SMPR1\_SMPPLUS)\ }}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00976\ }
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_PRESERVED\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_OVERWRITTEN\ \ \ \ (ADC\_CFGR\_OVRMOD)\ \ \ \ \ \ }}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_5RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_6RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_7RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_8RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_9RANKS\ \ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_10RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_11RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_12RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_13RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_14RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_15RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_16RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_2RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_3RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_4RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCNUM\_1\ |\ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_5RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_6RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_7RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_8RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_1\ |\ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR4\_REGOFFSET\ |\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR4\_REGOFFSET\ |\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH3\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH1\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH3\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH3\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM7\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH2\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM16\_CH1\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_TRGO\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_TRGO2\ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_CH2\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_CH4\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG1\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG3\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG4\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG5\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG6\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG7\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG8\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG9\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG10\ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE3\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE15\ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_LPTIM\_OUT\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTEN\_0)\ }}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_JSQR\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_JSQR\_JEXTEN\_1\ |\ ADC\_JSQR\_JEXTEN\_0)\ }}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_INDEPENDENT\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_FROM\_GRP\_REGULAR\ \ \ (ADC\_CFGR\_JAUTO)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_LAST\_ACTIVE\ (0x00000000UL)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ enabled\ and\ can\ contain\ up\ to\ 2\ contexts.\ When\ all\ contexts\ have\ been\ processed,\ the\ queue\ maintains\ the\ last\ context\ active\ perpetually.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_END\_EMPTY\ \ \ (ADC\_CFGR\_JQM)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ enabled\ and\ can\ contain\ up\ to\ 2\ contexts.\ When\ all\ contexts\ have\ been\ processed,\ the\ queue\ is\ empty\ and\ injected\ group\ triggers\ are\ disabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_JQDIS)\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ disabled:\ only\ 1\ sequence\ can\ be\ configured\ and\ is\ active\ perpetually.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (ADC\_JSQR\_JL\_1\ |\ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CFGR\_JDISCEN)\ \ \ \ \ }}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR2\_REGOFFSET\ |\ ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR3\_REGOFFSET\ |\ ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR4\_REGOFFSET\ |\ ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_2CYCLES\_5\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_6CYCLES\_5\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_12CYCLES\_5\ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_24CYCLES\_5\ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_1\ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_47CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_92CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_247CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ |\ ADC\_SMPR2\_SMP10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_640CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ |\ ADC\_SMPR2\_SMP10\_1\ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SINGLE\_ENDED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_S)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DIFFERENTIAL\_ENDED\ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCALDIF\ |\ ADC\_CALFACT\_CALFACT\_D)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOTH\_SINGLE\_DIFF\_ENDED\ \ \ \ \ \ (LL\_ADC\_SINGLE\_ENDED\ |\ LL\_ADC\_DIFFERENTIAL\_ENDED)\ }}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ |\ ADC\_AWD\_CR1\_REGOFFSET)\ }}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ |\ ADC\_AWD\_CR2\_REGOFFSET)\ }}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ |\ ADC\_AWD\_CR3\_REGOFFSET)\ }}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_INJ\ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\_INJ\ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_REG\_INJ\ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_REG\_INJ\ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_INJ\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\_INJ\ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP1\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP1\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP1\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP2\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP2\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP2\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP4\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP4\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP4\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP4\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP4\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP4\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP5\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP5\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP5\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP5\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP5\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP5\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP6\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP6\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP6\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP6\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP6\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP6\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_HIGH\ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_HT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_LT1)\ }}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLDS\_HIGH\_LOW\ \ \ \ \ (ADC\_TR1\_HT1\ |\ ADC\_TR1\_LT1)\ }}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_2SAMPLES\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_AWDFILT\_0)\ }}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_3SAMPLES\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_AWDFILT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_4SAMPLES\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_AWDFILT\_1\ |\ ADC\_TR1\_AWDFILT\_0)\ }}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_5SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_6SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_2\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_AWDFILT\_0)\ }}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_7SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_2\ |\ ADC\_TR1\_AWDFILT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_8SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_2\ |\ ADC\_TR1\_AWDFILT\_1\ |\ ADC\_TR1\_AWDFILT\_0)\ }}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_REGULAR\_CONTINUED\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_REGULAR\_RESUMED\ \ \ \ \ (ADC\_CFGR2\_ROVSM\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_JOVSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_INJ\_REG\_RESUMED\ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_JOVSE\ |\ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_REG\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_REG\_DISCONT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_TROVS)\ \ \ \ \ \ }}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSR\_0)\ }}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSR\_1\ |\ ADC\_CFGR2\_OVSR\_0)\ }}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSR\_0)\ }}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ |\ ADC\_CFGR2\_OVSR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ |\ ADC\_CFGR2\_OVSR\_1\ |\ ADC\_CFGR2\_OVSR\_0)\ }}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_1\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_2\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01421\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_3\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_1\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_4\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01423\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_5\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_6\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_7\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_1\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_8\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_INDEPENDENT\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INTERL\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_1\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_1\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01451\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_RES12\_10B\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MDMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_RES8\_6B\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MDMA\_1\ |\ ADC\_CCR\_MDMA\_0)\ }}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_RES12\_10B\ (ADC\_CCR\_DMACFG\ |\ ADC\_CCR\_MDMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_RES8\_6B\ \ \ (ADC\_CCR\_DMACFG\ |\ ADC\_CCR\_MDMA\_1\ |\ ADC\_CCR\_MDMA\_0)\ }}
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_1CYCLE\ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_2CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_3CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_4CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_7CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_8CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_9CYCLES\ \ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_10CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_11CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_12CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\_SLAVE\ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ |\ ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01489\ }
\DoxyCodeLine{01490\ }
\DoxyCodeLine{01499\ \textcolor{comment}{/*\ Note:\ Only\ ADC\ peripheral\ HW\ delays\ are\ defined\ in\ ADC\ LL\ driver\ driver,\ \ \ */}}
\DoxyCodeLine{01500\ \textcolor{comment}{/*\ \ \ \ \ \ \ not\ timeout\ values.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01501\ \textcolor{comment}{/*\ \ \ \ \ \ \ Timeout\ values\ for\ ADC\ operations\ are\ dependent\ to\ device\ clock\ \ \ \ \ \ */}}
\DoxyCodeLine{01502\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ (system\ clock\ versus\ ADC\ clock),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01503\ \textcolor{comment}{/*\ \ \ \ \ \ \ and\ therefore\ must\ be\ defined\ in\ user\ application.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01504\ \textcolor{comment}{/*\ \ \ \ \ \ \ Indications\ for\ estimation\ of\ ADC\ timeout\ delays,\ for\ this\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01505\ \textcolor{comment}{/*\ \ \ \ \ \ \ STM32\ series:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01506\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ calibration\ time:\ maximum\ delay\ is\ 112/fADC.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01507\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tCAL"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01508\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ enable\ time:\ maximum\ delay\ is\ 1\ conversion\ cycle.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01509\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tSTAB"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01510\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ disable\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ cycles\ \ \ */}}
\DoxyCodeLine{01511\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ stop\ conversion\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ \ */}}
\DoxyCodeLine{01512\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ cycles\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01513\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ conversion\ time:\ duration\ depending\ on\ ADC\ clock\ and\ ADC\ \ \ \ \ \ \ */}}
\DoxyCodeLine{01514\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ configuration.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01515\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ reference\ manual,\ section\ "{}Timing"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01516\ }
\DoxyCodeLine{01517\ \textcolor{comment}{/*\ Delay\ for\ ADC\ stabilization\ time\ (ADC\ voltage\ regulator\ start-\/up\ time)\ \ \ \ \ */}}
\DoxyCodeLine{01518\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01519\ \textcolor{comment}{/*\ parameter\ "{}tADCVREG\_STUP"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01520\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_INTERNAL\_REGUL\_STAB\_US\ (\ 20UL)\ \ }}
\DoxyCodeLine{01523\ \textcolor{comment}{/*\ Delay\ for\ internal\ voltage\ reference\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01524\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01525\ \textcolor{comment}{/*\ parameter\ "{}tstart\_vrefint"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01526\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_VREFINT\_STAB\_US\ \ \ \ \ \ \ \ \ \ \ (\ 12UL)\ \ }}
\DoxyCodeLine{01529\ \textcolor{comment}{/*\ Delay\ for\ temperature\ sensor\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01530\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01531\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01532\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_STAB\_US\ \ \ \ \ \ \ \ (120UL)\ \ }}
\DoxyCodeLine{01535\ \textcolor{comment}{/*\ Delay\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01536\ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ a\ minimum\ number\ of\ ADC\ clock\ cycles\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01537\ \textcolor{comment}{/*\ \ \ \ \ \ \ are\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01538\ \textcolor{comment}{/*\ \ \ \ \ \ \ Wait\ time\ can\ be\ computed\ in\ user\ application\ by\ waiting\ for\ the\ \ \ \ \ */}}
\DoxyCodeLine{01539\ \textcolor{comment}{/*\ \ \ \ \ \ \ equivalent\ number\ of\ CPU\ cycles,\ by\ taking\ into\ account\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01540\ \textcolor{comment}{/*\ \ \ \ \ \ \ ratio\ of\ CPU\ clock\ versus\ ADC\ clock\ prescalers.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01541\ \textcolor{comment}{/*\ Unit:\ ADC\ clock\ cycles.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_CALIB\_ENABLE\_ADC\_CYCLES\ \ \ (\ \ 4UL)\ \ }}
\DoxyCodeLine{01553\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\#define\ LL\_ADC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01570\ }
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#define\ LL\_ADC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01640\ \textcolor{preprocessor}{\ \ ((((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ ==\ 0UL)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ \(\backslash\)}}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (uint32\_t)POSITION\_VAL((\_\_CHANNEL\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01649\ }
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\ \ (((\_\_DECIMAL\_NB\_\_)\ <=\ 9UL)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01706\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ (((3UL\ *\ (\_\_DECIMAL\_NB\_\_)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ (((3UL\ *\ ((\_\_DECIMAL\_NB\_\_)\ -\/\ 10UL)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \(\backslash\)}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01717\ }
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)\ !=\ 0UL)}}
\DoxyCodeLine{01782\ }
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_INTERNAL\_TO\_EXTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01860\ \textcolor{preprocessor}{\ \ ((\_\_CHANNEL\_\_)\ \&\ \string~ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{01861\ }
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\#if\ defined(STM32G474xx)\ ||\ defined(STM32G484xx)\ ||\ defined(STM32G473xx)\ ||\ defined(STM32G483xx)}}
\DoxyCodeLine{01901\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01902\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP1)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01910\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP2)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP6)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC5)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP5)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP4)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#elif\ defined(STM32G471xx)}}
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01945\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP1)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01951\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01954\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP2)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01959\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01968\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#elif\ defined(STM32GBK1CB)\ ||\ defined(STM32G431xx)\ ||\ defined(STM32G441xx)}}
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP1)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP2)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01985\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01986\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01987\ \textcolor{preprocessor}{\#elif\ defined(STM32G491xx)\ ||\ defined(STM32G4A1xx)}}
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP1)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01996\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP2)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02005\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP6)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02010\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02014\ }
\DoxyCodeLine{02179\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_CHANNEL\_GROUP(\_\_CHANNEL\_\_,\ \_\_GROUP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02180\ \textcolor{preprocessor}{\ \ (((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_REGULAR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02183\ \textcolor{preprocessor}{\ \ \ ((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_INJECTED)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02188\ }
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_SET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02210\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_\_)\ <<\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{02211\ }
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_GET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{02233\ }
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_THRESHOLDS\_HIGH\_LOW(\_\_AWD\_THRESHOLD\_TYPE\_\_,\ \_\_AWD\_THRESHOLDS\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\ \ (((\_\_AWD\_THRESHOLDS\_\_)\ >>\ (((\_\_AWD\_THRESHOLD\_TYPE\_\_)\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4))\ \&\ LL\_ADC\_AWD\_THRESHOLD\_LOW)}}
\DoxyCodeLine{02248\ }
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALIB\_FACTOR\_SINGLE\_DIFF(\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_,\ \_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02263\ \textcolor{preprocessor}{\ \ (((\_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ |\ (\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_))}}
\DoxyCodeLine{02264\ }
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_CONV\_DATA\_MASTER\_SLAVE(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_,\ \_\_ADC\_MULTI\_CONV\_DATA\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\ \ (((\_\_ADC\_MULTI\_CONV\_DATA\_\_)\ >>\ ((ADC\_CDR\_RDATA\_SLV\_Pos)\ \&\ \string~(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_)))\ \&\ ADC\_CDR\_RDATA\_MST)}}
\DoxyCodeLine{02281\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02282\ }
\DoxyCodeLine{02283\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\#if\ defined(ADC5)}}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\ \ (\ (\ ((\_\_ADCx\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\ \ \ \ )?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\ \ \ \ (ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\ \ \ \ (\ (\ ((\_\_ADCx\_\_)\ ==\ ADC4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\ \ \ \ \ \ )?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\ \ \ \ \ \ (ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02306\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02308\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02309\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02310\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\ \ (\ (\ ((\_\_ADCx\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02312\ \textcolor{preprocessor}{\ \ \ \ )?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02313\ \textcolor{preprocessor}{\ \ \ \ (ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02314\ \textcolor{preprocessor}{\ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\ \ \ \ (\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02318\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02319\ }
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\ \ ((((\_\_ADCx\_\_)\ ==\ ADC1)\ ||\ ((\_\_ADCx\_\_)\ ==\ ADC2))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02333\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC12\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02335\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC345\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02342\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ (ADC12\_COMMON)}}
\DoxyCodeLine{02343\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02361\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#if\ defined(ADC4)\ \&\&\ \ defined(ADC5)}}
\DoxyCodeLine{02363\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02364\ \textcolor{preprocessor}{\ \ (((\_\_ADCXY\_COMMON\_\_)\ ==\ ADC12\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC2)\ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02368\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02370\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC3)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC4)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC5)\ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02374\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02376\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02378\ \textcolor{preprocessor}{\ \ (((\_\_ADCXY\_COMMON\_\_)\ ==\ ADC12\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC2)\ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02382\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02383\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC3))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02385\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02386\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC4\ \&\&\ ADC5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02387\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02388\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02389\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ LL\_ADC\_IsEnabled(ADC2))}}
\DoxyCodeLine{02390\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02391\ }
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\ \ (0xFFFUL\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))}}
\DoxyCodeLine{02407\ }
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\(\backslash\)}}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02429\ \textcolor{preprocessor}{(((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02430\ \textcolor{preprocessor}{\ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \(\backslash\)}}
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02432\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02433\ }
\DoxyCodeLine{02450\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02453\ \textcolor{preprocessor}{((\_\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02454\ \textcolor{preprocessor}{\ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02455\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02456\ }
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_VREFANALOG\_VOLTAGE(\_\_VREFINT\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02484\ \textcolor{preprocessor}{(((uint32\_t)(*VREFINT\_CAL\_ADDR)\ *\ VREFINT\_CAL\_VREF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02485\ \textcolor{preprocessor}{\ /\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_VREFINT\_ADC\_DATA\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02486\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02488\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02489\ }
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{((((\ ((int32\_t)((\_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_TEMPSENSOR\_ADC\_DATA\_\_),\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ TEMPSENSOR\_CAL\_VREFANALOG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\ \ \ \ \ \ -\/\ (int32\_t)\ *TEMPSENSOR\_CAL1\_ADDR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\ \ \ )\ *\ (int32\_t)(TEMPSENSOR\_CAL2\_TEMP\ -\/\ TEMPSENSOR\_CAL1\_TEMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\ \ )\ /\ (int32\_t)((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ \(\backslash\)}}
\DoxyCodeLine{02546\ \textcolor{preprocessor}{\ )\ +\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02547\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02548\ }
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_,\(\backslash\)}}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_TYP\_CALX\_V\_\_,\(\backslash\)}}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_CALX\_TEMP\_\_,\(\backslash\)}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02599\ \textcolor{preprocessor}{(((((int32\_t)((((\_\_TEMPSENSOR\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\ \ \ \ -\/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\ \ \ \ (int32\_t)(((\_\_TEMPSENSOR\_TYP\_CALX\_V\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\ \ )\ /\ (int32\_t)(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02607\ \textcolor{preprocessor}{\ )\ +\ (int32\_t)(\_\_TEMPSENSOR\_CALX\_TEMP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02609\ }
\DoxyCodeLine{02619\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02627\ \textcolor{comment}{/*\ Note:\ LL\ ADC\ functions\ to\ set\ DMA\ transfer\ are\ located\ into\ sections\ of\ \ \ \ */}}
\DoxyCodeLine{02628\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ of\ ADC\ instance,\ groups\ and\ multimode\ (if\ available):\ \ */}}
\DoxyCodeLine{02629\ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_SetDMATransfer(),\ ...\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02630\ }
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{02662\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{02663\ \{}
\DoxyCodeLine{02664\ \ \ uint32\_t\ data\_reg\_addr;}
\DoxyCodeLine{02665\ }
\DoxyCodeLine{02666\ \ \ \textcolor{keywordflow}{if}\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA)}
\DoxyCodeLine{02667\ \ \ \{}
\DoxyCodeLine{02668\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{02669\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}});}
\DoxyCodeLine{02670\ \ \ \}}
\DoxyCodeLine{02671\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI)\ */}}
\DoxyCodeLine{02672\ \ \ \{}
\DoxyCodeLine{02673\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ CDR\ */}}
\DoxyCodeLine{02674\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&((\_\_LL\_ADC\_COMMON\_INSTANCE(ADCx))-\/>CDR);}
\DoxyCodeLine{02675\ \ \ \}}
\DoxyCodeLine{02676\ }
\DoxyCodeLine{02677\ \ \ \textcolor{keywordflow}{return}\ data\_reg\_addr;}
\DoxyCodeLine{02678\ \}}
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02680\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{02681\ \{}
\DoxyCodeLine{02682\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{02683\ \ \ (void)(Register);}
\DoxyCodeLine{02684\ }
\DoxyCodeLine{02685\ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{02686\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}});}
\DoxyCodeLine{02687\ \}}
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02689\ }
\DoxyCodeLine{02732\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ CommonClock)}
\DoxyCodeLine{02733\ \{}
\DoxyCodeLine{02734\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}},\ CommonClock);}
\DoxyCodeLine{02735\ \}}
\DoxyCodeLine{02736\ }
\DoxyCodeLine{02760\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{02761\ \{}
\DoxyCodeLine{02762\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}}));}
\DoxyCodeLine{02763\ \}}
\DoxyCodeLine{02764\ }
\DoxyCodeLine{02796\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{02797\ \{}
\DoxyCodeLine{02798\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b59630bba0baf1faf376da07ff5a0}{ADC\_CCR\_VSENSESEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ea7557201240e9baeee28052542a0}{ADC\_CCR\_VBATSEL}},\ PathInternal);}
\DoxyCodeLine{02799\ \}}
\DoxyCodeLine{02800\ }
\DoxyCodeLine{02831\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalChAdd(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{02832\ \{}
\DoxyCodeLine{02833\ \ \ SET\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ PathInternal);}
\DoxyCodeLine{02834\ \}}
\DoxyCodeLine{02835\ }
\DoxyCodeLine{02855\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalChRem(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{02856\ \{}
\DoxyCodeLine{02857\ \ \ CLEAR\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ PathInternal);}
\DoxyCodeLine{02858\ \}}
\DoxyCodeLine{02859\ }
\DoxyCodeLine{02877\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{02878\ \{}
\DoxyCodeLine{02879\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b59630bba0baf1faf376da07ff5a0}{ADC\_CCR\_VSENSESEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ea7557201240e9baeee28052542a0}{ADC\_CCR\_VBATSEL}}));}
\DoxyCodeLine{02880\ \}}
\DoxyCodeLine{02881\ }
\DoxyCodeLine{02921\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCalibrationFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff,\ uint32\_t\ CalibrationFactor)}
\DoxyCodeLine{02922\ \{}
\DoxyCodeLine{02923\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}},}
\DoxyCodeLine{02924\ \ \ \ \ \ \ \ \ \ \ \ \ \ SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK,}
\DoxyCodeLine{02925\ \ \ \ \ \ \ \ \ \ \ \ \ \ CalibrationFactor\ <<\ (((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)\ >>\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4)\ \&\ \string~(SingleDiff\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\_CALFACT\_CALFACT\_S}})));}
\DoxyCodeLine{02926\ \}}
\DoxyCodeLine{02927\ }
\DoxyCodeLine{02944\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetCalibrationFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{02945\ \{}
\DoxyCodeLine{02946\ \ \ \textcolor{comment}{/*\ Retrieve\ bits\ with\ position\ in\ register\ depending\ on\ parameter\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02947\ \ \ \textcolor{comment}{/*\ "{}SingleDiff"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02948\ \ \ \textcolor{comment}{/*\ Parameter\ used\ with\ mask\ "{}ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK"{}\ because\ \ \ \ \ \ */}}
\DoxyCodeLine{02949\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02950\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}},}
\DoxyCodeLine{02951\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK))\ >>\ ((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)\ >>}
\DoxyCodeLine{02952\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4));}
\DoxyCodeLine{02953\ \}}
\DoxyCodeLine{02954\ }
\DoxyCodeLine{02972\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Resolution)}
\DoxyCodeLine{02973\ \{}
\DoxyCodeLine{02974\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution);}
\DoxyCodeLine{02975\ \}}
\DoxyCodeLine{02976\ }
\DoxyCodeLine{02989\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02990\ \{}
\DoxyCodeLine{02991\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}));}
\DoxyCodeLine{02992\ \}}
\DoxyCodeLine{02993\ }
\DoxyCodeLine{03009\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DataAlignment)}
\DoxyCodeLine{03010\ \{}
\DoxyCodeLine{03011\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\_CFGR\_ALIGN}},\ DataAlignment);}
\DoxyCodeLine{03012\ \}}
\DoxyCodeLine{03013\ }
\DoxyCodeLine{03024\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03025\ \{}
\DoxyCodeLine{03026\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\_CFGR\_ALIGN}}));}
\DoxyCodeLine{03027\ \}}
\DoxyCodeLine{03028\ }
\DoxyCodeLine{03080\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ LowPowerMode)}
\DoxyCodeLine{03081\ \{}
\DoxyCodeLine{03082\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}},\ LowPowerMode);}
\DoxyCodeLine{03083\ \}}
\DoxyCodeLine{03084\ }
\DoxyCodeLine{03131\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03132\ \{}
\DoxyCodeLine{03133\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}}));}
\DoxyCodeLine{03134\ \}}
\DoxyCodeLine{03135\ }
\DoxyCodeLine{03220\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffset(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ Channel,\ uint32\_t\ OffsetLevel)}
\DoxyCodeLine{03221\ \{}
\DoxyCodeLine{03222\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03223\ }
\DoxyCodeLine{03224\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{03225\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}},}
\DoxyCodeLine{03226\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}}\ |\ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ |\ OffsetLevel);}
\DoxyCodeLine{03227\ \}}
\DoxyCodeLine{03228\ }
\DoxyCodeLine{03303\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetChannel(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{03304\ \{}
\DoxyCodeLine{03305\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03306\ }
\DoxyCodeLine{03307\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}});}
\DoxyCodeLine{03308\ \}}
\DoxyCodeLine{03309\ }
\DoxyCodeLine{03329\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetLevel(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{03330\ \{}
\DoxyCodeLine{03331\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03332\ }
\DoxyCodeLine{03333\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}});}
\DoxyCodeLine{03334\ \}}
\DoxyCodeLine{03335\ }
\DoxyCodeLine{03362\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetState(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetState)}
\DoxyCodeLine{03363\ \{}
\DoxyCodeLine{03364\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03365\ }
\DoxyCodeLine{03366\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{03367\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}},}
\DoxyCodeLine{03368\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetState);}
\DoxyCodeLine{03369\ \}}
\DoxyCodeLine{03370\ }
\DoxyCodeLine{03388\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetState(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{03389\ \{}
\DoxyCodeLine{03390\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03391\ }
\DoxyCodeLine{03392\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}});}
\DoxyCodeLine{03393\ \}}
\DoxyCodeLine{03394\ }
\DoxyCodeLine{03417\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetSign(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetSign)}
\DoxyCodeLine{03418\ \{}
\DoxyCodeLine{03419\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03420\ }
\DoxyCodeLine{03421\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{03422\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd10fb14a367458b3aa766c75aa12f6}{ADC\_OFR1\_OFFSETPOS}},}
\DoxyCodeLine{03423\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetSign);}
\DoxyCodeLine{03424\ \}}
\DoxyCodeLine{03425\ }
\DoxyCodeLine{03443\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetSign(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{03444\ \{}
\DoxyCodeLine{03445\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03446\ }
\DoxyCodeLine{03447\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd10fb14a367458b3aa766c75aa12f6}{ADC\_OFR1\_OFFSETPOS}});}
\DoxyCodeLine{03448\ \}}
\DoxyCodeLine{03449\ }
\DoxyCodeLine{03472\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetSaturation)}
\DoxyCodeLine{03473\ \{}
\DoxyCodeLine{03474\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03475\ }
\DoxyCodeLine{03476\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{03477\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b8ec23ce97b5a2d656da3e548aedc5}{ADC\_OFR1\_SATEN}},}
\DoxyCodeLine{03478\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetSaturation);}
\DoxyCodeLine{03479\ \}}
\DoxyCodeLine{03480\ }
\DoxyCodeLine{03498\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{03499\ \{}
\DoxyCodeLine{03500\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{03501\ }
\DoxyCodeLine{03502\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b8ec23ce97b5a2d656da3e548aedc5}{ADC\_OFR1\_SATEN}});}
\DoxyCodeLine{03503\ \}}
\DoxyCodeLine{03504\ }
\DoxyCodeLine{03525\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetGainCompensation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ GainCompensation)}
\DoxyCodeLine{03526\ \{}
\DoxyCodeLine{03527\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f58506167a23659a30b9581e8448df}{ADC\_GCOMP\_GCOMPCOEFF}},\ GainCompensation);}
\DoxyCodeLine{03528\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}},\ ((GainCompensation\ ==\ 0UL)\ ?\ 0UL\ :\ 1UL)\ <<\ ADC\_CFGR2\_GCOMP\_Pos);}
\DoxyCodeLine{03529\ \}}
\DoxyCodeLine{03530\ }
\DoxyCodeLine{03540\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetGainCompensation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03541\ \{}
\DoxyCodeLine{03542\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}})\ ?\ READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f58506167a23659a30b9581e8448df}{ADC\_GCOMP\_GCOMPCOEFF}})\ :\ 0UL);}
\DoxyCodeLine{03543\ \}}
\DoxyCodeLine{03544\ }
\DoxyCodeLine{03545\ \textcolor{preprocessor}{\#if\ defined(ADC\_SMPR1\_SMPPLUS)}}
\DoxyCodeLine{03560\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetSamplingTimeCommonConfig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SamplingTimeCommonConfig)}
\DoxyCodeLine{03561\ \{}
\DoxyCodeLine{03562\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\_SMPR1\_SMPPLUS}},\ SamplingTimeCommonConfig);}
\DoxyCodeLine{03563\ \}}
\DoxyCodeLine{03564\ }
\DoxyCodeLine{03574\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetSamplingTimeCommonConfig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03575\ \{}
\DoxyCodeLine{03576\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\_SMPR1\_SMPPLUS}}));}
\DoxyCodeLine{03577\ \}}
\DoxyCodeLine{03578\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_SMPR1\_SMPPLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03579\ }
\DoxyCodeLine{03654\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{03655\ \{}
\DoxyCodeLine{03656\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}},\ TriggerSource);}
\DoxyCodeLine{03657\ \}}
\DoxyCodeLine{03658\ }
\DoxyCodeLine{03720\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03721\ \{}
\DoxyCodeLine{03722\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TriggerSource\ =\ READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}});}
\DoxyCodeLine{03723\ }
\DoxyCodeLine{03724\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03725\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CFGR\_EXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03726\ \ \ uint32\_t\ ShiftExten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})\ >>\ (ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{03727\ }
\DoxyCodeLine{03728\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CFGR\_EXTEN\ and\ ADC\_CFGR\_EXTSEL\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03729\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03730\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{03731\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_REG\_TRIG\_SOURCE\_MASK\ >>\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}})}
\DoxyCodeLine{03732\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_REG\_TRIG\_EDGE\_MASK\ >>\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})}
\DoxyCodeLine{03733\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{03734\ \}}
\DoxyCodeLine{03735\ }
\DoxyCodeLine{03747\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03748\ \{}
\DoxyCodeLine{03749\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})\ ==\ (LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03750\ \}}
\DoxyCodeLine{03751\ }
\DoxyCodeLine{03767\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{03768\ \{}
\DoxyCodeLine{03769\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{03770\ \}}
\DoxyCodeLine{03771\ }
\DoxyCodeLine{03782\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03783\ \{}
\DoxyCodeLine{03784\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}));}
\DoxyCodeLine{03785\ \}}
\DoxyCodeLine{03786\ }
\DoxyCodeLine{03805\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSamplingMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SamplingMode)}
\DoxyCodeLine{03806\ \{}
\DoxyCodeLine{03807\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\_CFGR2\_BULB}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\_CFGR2\_SMPTRIG}},\ SamplingMode);}
\DoxyCodeLine{03808\ \}}
\DoxyCodeLine{03809\ }
\DoxyCodeLine{03820\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSamplingMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03821\ \{}
\DoxyCodeLine{03822\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\_CFGR2\_BULB}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\_CFGR2\_SMPTRIG}}));}
\DoxyCodeLine{03823\ \}}
\DoxyCodeLine{03824\ }
\DoxyCodeLine{03879\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{03880\ \{}
\DoxyCodeLine{03881\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}},\ SequencerNbRanks);}
\DoxyCodeLine{03882\ \}}
\DoxyCodeLine{03883\ }
\DoxyCodeLine{03933\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03934\ \{}
\DoxyCodeLine{03935\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}));}
\DoxyCodeLine{03936\ \}}
\DoxyCodeLine{03937\ }
\DoxyCodeLine{03965\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{03966\ \{}
\DoxyCodeLine{03967\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}},\ SeqDiscont);}
\DoxyCodeLine{03968\ \}}
\DoxyCodeLine{03969\ }
\DoxyCodeLine{03988\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03989\ \{}
\DoxyCodeLine{03990\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}}));}
\DoxyCodeLine{03991\ \}}
\DoxyCodeLine{03992\ }
\DoxyCodeLine{04091\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{04092\ \{}
\DoxyCodeLine{04093\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04094\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04095\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{04096\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04097\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}},\ ((Rank\ \&\ ADC\_REG\_SQRX\_REGOFFSET\_MASK)\ >>\ ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{04098\ }
\DoxyCodeLine{04099\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{04100\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK),}
\DoxyCodeLine{04101\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK));}
\DoxyCodeLine{04102\ \}}
\DoxyCodeLine{04103\ }
\DoxyCodeLine{04204\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04205\ \{}
\DoxyCodeLine{04206\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}},\ ((Rank\ \&\ ADC\_REG\_SQRX\_REGOFFSET\_MASK)\ >>\ ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{04207\ }
\DoxyCodeLine{04208\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((READ\_BIT(*preg,}
\DoxyCodeLine{04209\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))}
\DoxyCodeLine{04210\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{04211\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04212\ \}}
\DoxyCodeLine{04213\ }
\DoxyCodeLine{04233\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Continuous)}
\DoxyCodeLine{04234\ \{}
\DoxyCodeLine{04235\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}},\ Continuous);}
\DoxyCodeLine{04236\ \}}
\DoxyCodeLine{04237\ }
\DoxyCodeLine{04250\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04251\ \{}
\DoxyCodeLine{04252\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}}));}
\DoxyCodeLine{04253\ \}}
\DoxyCodeLine{04254\ }
\DoxyCodeLine{04290\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DMATransfer)}
\DoxyCodeLine{04291\ \{}
\DoxyCodeLine{04292\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\_CFGR\_DMAEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\_CFGR\_DMACFG}},\ DMATransfer);}
\DoxyCodeLine{04293\ \}}
\DoxyCodeLine{04294\ }
\DoxyCodeLine{04325\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04326\ \{}
\DoxyCodeLine{04327\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\_CFGR\_DMAEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\_CFGR\_DMACFG}}));}
\DoxyCodeLine{04328\ \}}
\DoxyCodeLine{04329\ }
\DoxyCodeLine{04350\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Overrun)}
\DoxyCodeLine{04351\ \{}
\DoxyCodeLine{04352\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}},\ Overrun);}
\DoxyCodeLine{04353\ \}}
\DoxyCodeLine{04354\ }
\DoxyCodeLine{04364\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04365\ \{}
\DoxyCodeLine{04366\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}}));}
\DoxyCodeLine{04367\ \}}
\DoxyCodeLine{04368\ }
\DoxyCodeLine{04442\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{04443\ \{}
\DoxyCodeLine{04444\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}},\ TriggerSource);}
\DoxyCodeLine{04445\ \}}
\DoxyCodeLine{04446\ }
\DoxyCodeLine{04507\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04508\ \{}
\DoxyCodeLine{04509\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TriggerSource\ =\ READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}});}
\DoxyCodeLine{04510\ }
\DoxyCodeLine{04511\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04512\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_JSQR\_JEXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04513\ \ \ uint32\_t\ ShiftJexten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})\ >>\ (ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{04514\ }
\DoxyCodeLine{04515\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_JSQR\_JEXTEN\ and\ ADC\_JSQR\_JEXTSEL\ \ \ \ \ \ \ */}}
\DoxyCodeLine{04516\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04517\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{04518\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_INJ\_TRIG\_SOURCE\_MASK\ >>\ ShiftJexten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})}
\DoxyCodeLine{04519\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_INJ\_TRIG\_EDGE\_MASK\ >>\ ShiftJexten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})}
\DoxyCodeLine{04520\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04521\ \}}
\DoxyCodeLine{04522\ }
\DoxyCodeLine{04534\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04535\ \{}
\DoxyCodeLine{04536\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})\ ==\ (LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04537\ \}}
\DoxyCodeLine{04538\ }
\DoxyCodeLine{04554\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{04555\ \{}
\DoxyCodeLine{04556\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{04557\ \}}
\DoxyCodeLine{04558\ }
\DoxyCodeLine{04569\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04570\ \{}
\DoxyCodeLine{04571\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}));}
\DoxyCodeLine{04572\ \}}
\DoxyCodeLine{04573\ }
\DoxyCodeLine{04595\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{04596\ \{}
\DoxyCodeLine{04597\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},\ SequencerNbRanks);}
\DoxyCodeLine{04598\ \}}
\DoxyCodeLine{04599\ }
\DoxyCodeLine{04616\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04617\ \{}
\DoxyCodeLine{04618\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}));}
\DoxyCodeLine{04619\ \}}
\DoxyCodeLine{04620\ }
\DoxyCodeLine{04634\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{04635\ \{}
\DoxyCodeLine{04636\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}},\ SeqDiscont);}
\DoxyCodeLine{04637\ \}}
\DoxyCodeLine{04638\ }
\DoxyCodeLine{04649\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04650\ \{}
\DoxyCodeLine{04651\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}}));}
\DoxyCodeLine{04652\ \}}
\DoxyCodeLine{04653\ }
\DoxyCodeLine{04723\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{04724\ \{}
\DoxyCodeLine{04725\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04726\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04727\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{04728\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04729\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{04730\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK),}
\DoxyCodeLine{04731\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK));}
\DoxyCodeLine{04732\ \}}
\DoxyCodeLine{04733\ }
\DoxyCodeLine{04806\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04807\ \{}
\DoxyCodeLine{04808\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{04809\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))}
\DoxyCodeLine{04810\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{04811\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04812\ \}}
\DoxyCodeLine{04813\ }
\DoxyCodeLine{04844\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TrigAuto)}
\DoxyCodeLine{04845\ \{}
\DoxyCodeLine{04846\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}},\ TrigAuto);}
\DoxyCodeLine{04847\ \}}
\DoxyCodeLine{04848\ }
\DoxyCodeLine{04858\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04859\ \{}
\DoxyCodeLine{04860\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}}));}
\DoxyCodeLine{04861\ \}}
\DoxyCodeLine{04862\ }
\DoxyCodeLine{04904\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetQueueMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ QueueMode)}
\DoxyCodeLine{04905\ \{}
\DoxyCodeLine{04906\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}},\ QueueMode);}
\DoxyCodeLine{04907\ \}}
\DoxyCodeLine{04908\ }
\DoxyCodeLine{04919\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetQueueMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04920\ \{}
\DoxyCodeLine{04921\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}}));}
\DoxyCodeLine{04922\ \}}
\DoxyCodeLine{04923\ }
\DoxyCodeLine{05185\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_ConfigQueueContext(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,}
\DoxyCodeLine{05186\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ TriggerSource,}
\DoxyCodeLine{05187\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExternalTriggerEdge,}
\DoxyCodeLine{05188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ SequencerNbRanks,}
\DoxyCodeLine{05189\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank1\_Channel,}
\DoxyCodeLine{05190\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank2\_Channel,}
\DoxyCodeLine{05191\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank3\_Channel,}
\DoxyCodeLine{05192\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank4\_Channel)}
\DoxyCodeLine{05193\ \{}
\DoxyCodeLine{05194\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Rankx\_Channel"{}\ with\ bits\ position\ \ \ \ */}}
\DoxyCodeLine{05195\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ literal\ "{}LL\_ADC\_INJ\_RANK\_x"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05196\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rankx\_Channel"{}\ and\ "{}LL\_ADC\_INJ\_RANK\_x"{}\ are\ used\ with\ masks\ \ \ */}}
\DoxyCodeLine{05197\ \ \ \textcolor{comment}{/*\ because\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05198\ \ \ \textcolor{comment}{/*\ If\ parameter\ "{}TriggerSource"{}\ is\ set\ to\ SW\ start,\ then\ parameter\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05199\ \ \ \textcolor{comment}{/*\ "{}ExternalTriggerEdge"{}\ is\ discarded.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05200\ \ \ uint32\_t\ is\_trigger\_not\_sw\ =\ (uint32\_t)((TriggerSource\ !=\ LL\_ADC\_INJ\_TRIG\_SOFTWARE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05201\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{05202\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |}
\DoxyCodeLine{05203\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}\ \ |}
\DoxyCodeLine{05204\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\_JSQR\_JSQ4}}\ \ \ \ |}
\DoxyCodeLine{05205\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\_JSQR\_JSQ3}}\ \ \ \ |}
\DoxyCodeLine{05206\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\_JSQR\_JSQ2}}\ \ \ \ |}
\DoxyCodeLine{05207\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\_JSQR\_JSQ1}}\ \ \ \ |}
\DoxyCodeLine{05208\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},}
\DoxyCodeLine{05209\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{05210\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ExternalTriggerEdge\ *\ (is\_trigger\_not\_sw))\ |}
\DoxyCodeLine{05211\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank4\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (LL\_ADC\_INJ\_RANK\_4\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{05212\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank3\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (LL\_ADC\_INJ\_RANK\_3\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{05213\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank2\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (LL\_ADC\_INJ\_RANK\_2\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{05214\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank1\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (LL\_ADC\_INJ\_RANK\_1\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{05215\ \ \ \ \ \ \ \ \ \ \ \ \ \ SequencerNbRanks}
\DoxyCodeLine{05216\ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05217\ \}}
\DoxyCodeLine{05218\ }
\DoxyCodeLine{05330\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SamplingTime)}
\DoxyCodeLine{05331\ \{}
\DoxyCodeLine{05332\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}SamplingTime"{}\ with\ bits\ position\ \ \ \ \ */}}
\DoxyCodeLine{05333\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Channel"{}.\ \ \ \ \ \ */}}
\DoxyCodeLine{05334\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05335\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05336\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}},\ ((Channel\ \&\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK)\ >>\ ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{05337\ }
\DoxyCodeLine{05338\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{05339\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}}\ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS),}
\DoxyCodeLine{05340\ \ \ \ \ \ \ \ \ \ \ \ \ \ SamplingTime\ \ \ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS));}
\DoxyCodeLine{05341\ \}}
\DoxyCodeLine{05342\ }
\DoxyCodeLine{05430\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{05431\ \{}
\DoxyCodeLine{05432\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}},\ ((Channel\ \&\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK)\ >>\ ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{05433\ }
\DoxyCodeLine{05434\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{05435\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}}\ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}
\DoxyCodeLine{05436\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)}
\DoxyCodeLine{05437\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05438\ \}}
\DoxyCodeLine{05439\ }
\DoxyCodeLine{05495\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSingleDiff(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{05496\ \{}
\DoxyCodeLine{05497\ \ \ \textcolor{comment}{/*\ Bits\ for\ single\ or\ differential\ mode\ selection\ for\ each\ channel\ are\ set\ \ */}}
\DoxyCodeLine{05498\ \ \ \textcolor{comment}{/*\ to\ 1\ only\ when\ the\ differential\ mode\ is\ selected,\ and\ to\ 0\ when\ the\ \ \ \ \ \ */}}
\DoxyCodeLine{05499\ \ \ \textcolor{comment}{/*\ single\ mode\ is\ selected.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05500\ \ \ }
\DoxyCodeLine{05501\ \ \ \textcolor{keywordflow}{if}\ (SingleDiff\ ==\ LL\_ADC\_DIFFERENTIAL\_ENDED)}
\DoxyCodeLine{05502\ \ \ \{}
\DoxyCodeLine{05503\ \ \ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}},}
\DoxyCodeLine{05504\ \ \ \ \ \ \ \ \ \ \ \ \ Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK);}
\DoxyCodeLine{05505\ \ \ \}}
\DoxyCodeLine{05506\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{05507\ \ \ \{}
\DoxyCodeLine{05508\ \ \ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}},}
\DoxyCodeLine{05509\ \ \ \ \ \ \ \ \ \ \ \ \ Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK);}
\DoxyCodeLine{05510\ \ \ \}}
\DoxyCodeLine{05511\ \}}
\DoxyCodeLine{05512\ }
\DoxyCodeLine{05560\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetChannelSingleDiff(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{05561\ \{}
\DoxyCodeLine{05562\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}},\ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)));}
\DoxyCodeLine{05563\ \}}
\DoxyCodeLine{05564\ }
\DoxyCodeLine{05725\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDChannelGroup)}
\DoxyCodeLine{05726\ \{}
\DoxyCodeLine{05727\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDChannelGroup"{}\ with\ bits\ position\ \ */}}
\DoxyCodeLine{05728\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05729\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDChannelGroup"{}\ and\ "{}AWDy"{}\ are\ used\ with\ masks\ because\ \ \ \ \ \ */}}
\DoxyCodeLine{05730\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05731\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ ((AWDy\ \&\ ADC\_AWD\_CRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{05732\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{05733\ }
\DoxyCodeLine{05734\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{05735\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDy\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK),}
\DoxyCodeLine{05736\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDChannelGroup\ \&\ AWDy);}
\DoxyCodeLine{05737\ \}}
\DoxyCodeLine{05738\ }
\DoxyCodeLine{05861\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy)}
\DoxyCodeLine{05862\ \{}
\DoxyCodeLine{05863\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ ((AWDy\ \&\ ADC\_AWD\_CRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{05864\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{05865\ }
\DoxyCodeLine{05866\ \ \ uint32\_t\ AnalogWDMonitChannels\ =\ (READ\_BIT(*preg,\ AWDy)\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK);}
\DoxyCodeLine{05867\ }
\DoxyCodeLine{05868\ \ \ \textcolor{comment}{/*\ If\ "{}AnalogWDMonitChannels"{}\ ==\ 0,\ then\ the\ selected\ AWD\ is\ disabled\ \ \ \ \ \ \ */}}
\DoxyCodeLine{05869\ \ \ \textcolor{comment}{/*\ (parameter\ value\ LL\_ADC\_AWD\_DISABLE).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05870\ \ \ \textcolor{comment}{/*\ Else,\ the\ selected\ AWD\ is\ enabled\ and\ is\ monitoring\ a\ group\ of\ channels\ \ */}}
\DoxyCodeLine{05871\ \ \ \textcolor{comment}{/*\ or\ a\ single\ channel.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05872\ \ \ \textcolor{keywordflow}{if}\ (AnalogWDMonitChannels\ !=\ 0UL)}
\DoxyCodeLine{05873\ \ \ \{}
\DoxyCodeLine{05874\ \ \ \ \ \textcolor{keywordflow}{if}\ (AWDy\ ==\ LL\_ADC\_AWD1)}
\DoxyCodeLine{05875\ \ \ \ \ \{}
\DoxyCodeLine{05876\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((AnalogWDMonitChannels\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})\ ==\ 0UL)}
\DoxyCodeLine{05877\ \ \ \ \ \ \ \{}
\DoxyCodeLine{05878\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{05879\ \ \ \ \ \ \ \ \ AnalogWDMonitChannels\ =\ ((AnalogWDMonitChannels}
\DoxyCodeLine{05880\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{05881\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}
\DoxyCodeLine{05882\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\_CFGR\_AWD1CH}}))}
\DoxyCodeLine{05883\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05884\ \ \ \ \ \ \ \}}
\DoxyCodeLine{05885\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{05886\ \ \ \ \ \ \ \{}
\DoxyCodeLine{05887\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ single\ channel\ */}}
\DoxyCodeLine{05888\ \ \ \ \ \ \ \ \ AnalogWDMonitChannels\ =\ (AnalogWDMonitChannels}
\DoxyCodeLine{05889\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\_AWD2CR\_AWD2CH\_0}}\ <<\ (AnalogWDMonitChannels\ >>\ ADC\_CFGR\_AWD1CH\_Pos))}
\DoxyCodeLine{05890\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05891\ \ \ \ \ \ \ \}}
\DoxyCodeLine{05892\ \ \ \ \ \}}
\DoxyCodeLine{05893\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{05894\ \ \ \ \ \{}
\DoxyCodeLine{05895\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((AnalogWDMonitChannels\ \&\ ADC\_AWD\_CR23\_CHANNEL\_MASK)\ ==\ ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{05896\ \ \ \ \ \ \ \{}
\DoxyCodeLine{05897\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{05898\ \ \ \ \ \ \ \ \ AnalogWDMonitChannels\ =\ (ADC\_AWD\_CR23\_CHANNEL\_MASK}
\DoxyCodeLine{05899\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}))}
\DoxyCodeLine{05900\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05901\ \ \ \ \ \ \ \}}
\DoxyCodeLine{05902\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{05903\ \ \ \ \ \ \ \{}
\DoxyCodeLine{05904\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ single\ channel\ */}}
\DoxyCodeLine{05905\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{05906\ \ \ \ \ \ \ \ \ AnalogWDMonitChannels\ =\ (AnalogWDMonitChannels}
\DoxyCodeLine{05907\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})}
\DoxyCodeLine{05908\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(AnalogWDMonitChannels)\ <<\ ADC\_CFGR\_AWD1CH\_Pos)}
\DoxyCodeLine{05909\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05910\ \ \ \ \ \ \ \}}
\DoxyCodeLine{05911\ \ \ \ \ \}}
\DoxyCodeLine{05912\ \ \ \}}
\DoxyCodeLine{05913\ }
\DoxyCodeLine{05914\ \ \ \textcolor{keywordflow}{return}\ AnalogWDMonitChannels;}
\DoxyCodeLine{05915\ \}}
\DoxyCodeLine{05916\ }
\DoxyCodeLine{05965\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdHighValue,}
\DoxyCodeLine{05966\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AWDThresholdLowValue)}
\DoxyCodeLine{05967\ \{}
\DoxyCodeLine{05968\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdxxxValue"{}\ with\ bits\ \ \ \ \ \ */}}
\DoxyCodeLine{05969\ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameter\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05970\ \ \ \textcolor{comment}{/*\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05971\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdxxxValue"{}\ are\ used\ with\ masks\ because\ */}}
\DoxyCodeLine{05972\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05973\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},\ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{05974\ }
\DoxyCodeLine{05975\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{05976\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\_TR1\_HT1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}},}
\DoxyCodeLine{05977\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdHighValue\ <<\ ADC\_TR1\_HT1\_BITOFFSET\_POS)\ |\ AWDThresholdLowValue);}
\DoxyCodeLine{05978\ \}}
\DoxyCodeLine{05979\ }
\DoxyCodeLine{06034\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdsHighLow,}
\DoxyCodeLine{06035\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AWDThresholdValue)}
\DoxyCodeLine{06036\ \{}
\DoxyCodeLine{06037\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdValue"{}\ with\ bits\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06038\ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameters\ \ \ \ \ \ \ */}}
\DoxyCodeLine{06039\ \ \ \textcolor{comment}{/*\ "{}AWDThresholdsHighLow"{}\ and\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06040\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdValue"{}\ are\ used\ with\ masks\ because\ \ \ \ */}}
\DoxyCodeLine{06041\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06042\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},}
\DoxyCodeLine{06043\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{06044\ }
\DoxyCodeLine{06045\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{06046\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdsHighLow,}
\DoxyCodeLine{06047\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdValue\ <<\ ((AWDThresholdsHighLow\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4));}
\DoxyCodeLine{06048\ \}}
\DoxyCodeLine{06049\ }
\DoxyCodeLine{06078\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdsHighLow)}
\DoxyCodeLine{06079\ \{}
\DoxyCodeLine{06080\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},}
\DoxyCodeLine{06081\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{06082\ }
\DoxyCodeLine{06083\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{06084\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdsHighLow\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}}))}
\DoxyCodeLine{06085\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (((AWDThresholdsHighLow\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4)}
\DoxyCodeLine{06086\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ \string~(AWDThresholdsHighLow\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}})));}
\DoxyCodeLine{06087\ \}}
\DoxyCodeLine{06088\ }
\DoxyCodeLine{06112\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAWDFilteringConfiguration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ FilteringConfig)}
\DoxyCodeLine{06113\ \{}
\DoxyCodeLine{06114\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{06115\ \ \ (void)(AWDy);}
\DoxyCodeLine{06116\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e8b46608c98b5b9a6956021b9a137a}{ADC\_TR1\_AWDFILT}},\ FilteringConfig);}
\DoxyCodeLine{06117\ \}}
\DoxyCodeLine{06118\ }
\DoxyCodeLine{06137\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetAWDFilteringConfiguration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy)}
\DoxyCodeLine{06138\ \{}
\DoxyCodeLine{06139\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{06140\ \ \ (void)(AWDy);}
\DoxyCodeLine{06141\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e8b46608c98b5b9a6956021b9a137a}{ADC\_TR1\_AWDFILT}}));}
\DoxyCodeLine{06142\ \}}
\DoxyCodeLine{06143\ }
\DoxyCodeLine{06177\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOverSamplingScope(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ OvsScope)}
\DoxyCodeLine{06178\ \{}
\DoxyCodeLine{06179\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}},\ OvsScope);}
\DoxyCodeLine{06180\ \}}
\DoxyCodeLine{06181\ }
\DoxyCodeLine{06202\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOverSamplingScope(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06203\ \{}
\DoxyCodeLine{06204\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}}));}
\DoxyCodeLine{06205\ \}}
\DoxyCodeLine{06206\ }
\DoxyCodeLine{06229\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOverSamplingDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ OverSamplingDiscont)}
\DoxyCodeLine{06230\ \{}
\DoxyCodeLine{06231\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}},\ OverSamplingDiscont);}
\DoxyCodeLine{06232\ \}}
\DoxyCodeLine{06233\ }
\DoxyCodeLine{06248\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOverSamplingDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06249\ \{}
\DoxyCodeLine{06250\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}}));}
\DoxyCodeLine{06251\ \}}
\DoxyCodeLine{06252\ }
\DoxyCodeLine{06287\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigOverSamplingRatioShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Ratio,\ uint32\_t\ Shift)}
\DoxyCodeLine{06288\ \{}
\DoxyCodeLine{06289\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}),\ (Shift\ |\ Ratio));}
\DoxyCodeLine{06290\ \}}
\DoxyCodeLine{06291\ }
\DoxyCodeLine{06307\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOverSamplingRatio(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06308\ \{}
\DoxyCodeLine{06309\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}));}
\DoxyCodeLine{06310\ \}}
\DoxyCodeLine{06311\ }
\DoxyCodeLine{06328\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOverSamplingShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06329\ \{}
\DoxyCodeLine{06330\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}));}
\DoxyCodeLine{06331\ \}}
\DoxyCodeLine{06332\ }
\DoxyCodeLine{06341\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{06368\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ Multimode)}
\DoxyCodeLine{06369\ \{}
\DoxyCodeLine{06370\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}},\ Multimode);}
\DoxyCodeLine{06371\ \}}
\DoxyCodeLine{06372\ }
\DoxyCodeLine{06392\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{06393\ \{}
\DoxyCodeLine{06394\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}}));}
\DoxyCodeLine{06395\ \}}
\DoxyCodeLine{06396\ }
\DoxyCodeLine{06443\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiDMATransfer)}
\DoxyCodeLine{06444\ \{}
\DoxyCodeLine{06445\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\_CCR\_MDMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\_CCR\_DMACFG}},\ MultiDMATransfer);}
\DoxyCodeLine{06446\ \}}
\DoxyCodeLine{06447\ }
\DoxyCodeLine{06489\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{06490\ \{}
\DoxyCodeLine{06491\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\_CCR\_MDMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\_CCR\_DMACFG}}));}
\DoxyCodeLine{06492\ \}}
\DoxyCodeLine{06493\ }
\DoxyCodeLine{06529\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiTwoSamplingDelay)}
\DoxyCodeLine{06530\ \{}
\DoxyCodeLine{06531\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}},\ MultiTwoSamplingDelay);}
\DoxyCodeLine{06532\ \}}
\DoxyCodeLine{06533\ }
\DoxyCodeLine{06557\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{06558\ \{}
\DoxyCodeLine{06559\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}));}
\DoxyCodeLine{06560\ \}}
\DoxyCodeLine{06561\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06562\ }
\DoxyCodeLine{06583\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06584\ \{}
\DoxyCodeLine{06585\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06586\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06587\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06588\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{06589\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06590\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}});}
\DoxyCodeLine{06591\ \}}
\DoxyCodeLine{06592\ }
\DoxyCodeLine{06606\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06607\ \{}
\DoxyCodeLine{06608\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06609\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06610\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06611\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{06612\ \}}
\DoxyCodeLine{06613\ }
\DoxyCodeLine{06620\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsDeepPowerDownEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06621\ \{}
\DoxyCodeLine{06622\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06623\ \}}
\DoxyCodeLine{06624\ }
\DoxyCodeLine{06639\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06640\ \{}
\DoxyCodeLine{06641\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06642\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06643\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06644\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{06645\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06646\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}});}
\DoxyCodeLine{06647\ \}}
\DoxyCodeLine{06648\ }
\DoxyCodeLine{06658\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06659\ \{}
\DoxyCodeLine{06660\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{06661\ \}}
\DoxyCodeLine{06662\ }
\DoxyCodeLine{06669\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsInternalRegulatorEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06670\ \{}
\DoxyCodeLine{06671\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06672\ \}}
\DoxyCodeLine{06673\ }
\DoxyCodeLine{06690\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_Enable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06691\ \{}
\DoxyCodeLine{06692\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06693\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06694\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06695\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{06696\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06697\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}});}
\DoxyCodeLine{06698\ \}}
\DoxyCodeLine{06699\ }
\DoxyCodeLine{06710\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_Disable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06711\ \{}
\DoxyCodeLine{06712\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06713\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06714\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06715\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{06716\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06717\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}});}
\DoxyCodeLine{06718\ \}}
\DoxyCodeLine{06719\ }
\DoxyCodeLine{06729\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06730\ \{}
\DoxyCodeLine{06731\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06732\ \}}
\DoxyCodeLine{06733\ }
\DoxyCodeLine{06740\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsDisableOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06741\ \{}
\DoxyCodeLine{06742\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06743\ \}}
\DoxyCodeLine{06744\ }
\DoxyCodeLine{06768\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_StartCalibration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{06769\ \{}
\DoxyCodeLine{06770\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06771\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06772\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06773\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{06774\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\_CR\_ADCALDIF}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06775\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}\ |\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_START\_MASK));}
\DoxyCodeLine{06776\ \}}
\DoxyCodeLine{06777\ }
\DoxyCodeLine{06784\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsCalibrationOnGoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06785\ \{}
\DoxyCodeLine{06786\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06787\ \}}
\DoxyCodeLine{06788\ }
\DoxyCodeLine{06815\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06816\ \{}
\DoxyCodeLine{06817\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06818\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06819\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06820\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{06821\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06822\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}});}
\DoxyCodeLine{06823\ \}}
\DoxyCodeLine{06824\ }
\DoxyCodeLine{06835\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06836\ \{}
\DoxyCodeLine{06837\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06838\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06839\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06840\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{06841\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06842\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}});}
\DoxyCodeLine{06843\ \}}
\DoxyCodeLine{06844\ }
\DoxyCodeLine{06851\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_IsConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06852\ \{}
\DoxyCodeLine{06853\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06854\ \}}
\DoxyCodeLine{06855\ }
\DoxyCodeLine{06862\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_IsStopConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06863\ \{}
\DoxyCodeLine{06864\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06865\ \}}
\DoxyCodeLine{06866\ }
\DoxyCodeLine{06882\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartSamplingPhase(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06883\ \{}
\DoxyCodeLine{06884\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cbd7438a043b8f10603925889d36ce}{ADC\_CFGR2\_SWTRIG}});}
\DoxyCodeLine{06885\ \}}
\DoxyCodeLine{06886\ }
\DoxyCodeLine{06904\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopSamplingPhase(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06905\ \{}
\DoxyCodeLine{06906\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cbd7438a043b8f10603925889d36ce}{ADC\_CFGR2\_SWTRIG}});}
\DoxyCodeLine{06907\ \}}
\DoxyCodeLine{06908\ }
\DoxyCodeLine{06918\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06919\ \{}
\DoxyCodeLine{06920\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{06921\ \}}
\DoxyCodeLine{06922\ }
\DoxyCodeLine{06933\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06934\ \{}
\DoxyCodeLine{06935\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{06936\ \}}
\DoxyCodeLine{06937\ }
\DoxyCodeLine{06948\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06949\ \{}
\DoxyCodeLine{06950\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{06951\ \}}
\DoxyCodeLine{06952\ }
\DoxyCodeLine{06963\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06964\ \{}
\DoxyCodeLine{06965\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{06966\ \}}
\DoxyCodeLine{06967\ }
\DoxyCodeLine{06978\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData6(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06979\ \{}
\DoxyCodeLine{06980\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{06981\ \}}
\DoxyCodeLine{06982\ }
\DoxyCodeLine{06983\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{07005\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_ReadMultiConversionData32(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ ConversionData)}
\DoxyCodeLine{07006\ \{}
\DoxyCodeLine{07007\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{CDR}},}
\DoxyCodeLine{07008\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ConversionData)}
\DoxyCodeLine{07009\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (POSITION\_VAL(ConversionData)\ \&\ 0x1FUL)}
\DoxyCodeLine{07010\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07011\ \}}
\DoxyCodeLine{07012\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07013\ }
\DoxyCodeLine{07040\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07041\ \{}
\DoxyCodeLine{07042\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07043\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07044\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07045\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07046\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07047\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}});}
\DoxyCodeLine{07048\ \}}
\DoxyCodeLine{07049\ }
\DoxyCodeLine{07060\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07061\ \{}
\DoxyCodeLine{07062\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07063\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07064\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07065\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07066\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07067\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}});}
\DoxyCodeLine{07068\ \}}
\DoxyCodeLine{07069\ }
\DoxyCodeLine{07076\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_IsConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07077\ \{}
\DoxyCodeLine{07078\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07079\ \}}
\DoxyCodeLine{07080\ }
\DoxyCodeLine{07087\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_IsStopConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07088\ \{}
\DoxyCodeLine{07089\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07090\ \}}
\DoxyCodeLine{07091\ }
\DoxyCodeLine{07109\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07110\ \{}
\DoxyCodeLine{07111\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07112\ }
\DoxyCodeLine{07113\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{07114\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07115\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07116\ \}}
\DoxyCodeLine{07117\ }
\DoxyCodeLine{07136\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07137\ \{}
\DoxyCodeLine{07138\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07139\ }
\DoxyCodeLine{07140\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{07141\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07142\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07143\ \}}
\DoxyCodeLine{07144\ }
\DoxyCodeLine{07163\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07164\ \{}
\DoxyCodeLine{07165\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07166\ }
\DoxyCodeLine{07167\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{07168\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07170\ \}}
\DoxyCodeLine{07171\ }
\DoxyCodeLine{07190\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07191\ \{}
\DoxyCodeLine{07192\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07193\ }
\DoxyCodeLine{07194\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{07195\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07196\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07197\ \}}
\DoxyCodeLine{07198\ }
\DoxyCodeLine{07217\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData6(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07218\ \{}
\DoxyCodeLine{07219\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07220\ }
\DoxyCodeLine{07221\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{07222\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07223\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07224\ \}}
\DoxyCodeLine{07225\ }
\DoxyCodeLine{07243\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07244\ \{}
\DoxyCodeLine{07245\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY)\ ==\ (LL\_ADC\_FLAG\_ADRDY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07246\ \}}
\DoxyCodeLine{07247\ }
\DoxyCodeLine{07254\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07255\ \{}
\DoxyCodeLine{07256\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07257\ \}}
\DoxyCodeLine{07258\ }
\DoxyCodeLine{07265\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07266\ \{}
\DoxyCodeLine{07267\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOS)\ ==\ (LL\_ADC\_FLAG\_EOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07268\ \}}
\DoxyCodeLine{07269\ }
\DoxyCodeLine{07276\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07277\ \{}
\DoxyCodeLine{07278\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_OVR)\ ==\ (LL\_ADC\_FLAG\_OVR))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07279\ \}}
\DoxyCodeLine{07280\ }
\DoxyCodeLine{07287\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07288\ \{}
\DoxyCodeLine{07289\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP)\ ==\ (LL\_ADC\_FLAG\_EOSMP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07290\ \}}
\DoxyCodeLine{07291\ }
\DoxyCodeLine{07298\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07299\ \{}
\DoxyCodeLine{07300\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JEOC)\ ==\ (LL\_ADC\_FLAG\_JEOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07301\ \}}
\DoxyCodeLine{07302\ }
\DoxyCodeLine{07309\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07310\ \{}
\DoxyCodeLine{07311\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JEOS)\ ==\ (LL\_ADC\_FLAG\_JEOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07312\ \}}
\DoxyCodeLine{07313\ }
\DoxyCodeLine{07320\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07321\ \{}
\DoxyCodeLine{07322\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JQOVF)\ ==\ (LL\_ADC\_FLAG\_JQOVF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07323\ \}}
\DoxyCodeLine{07324\ }
\DoxyCodeLine{07331\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07332\ \{}
\DoxyCodeLine{07333\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD1)\ ==\ (LL\_ADC\_FLAG\_AWD1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07334\ \}}
\DoxyCodeLine{07335\ }
\DoxyCodeLine{07342\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07343\ \{}
\DoxyCodeLine{07344\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD2)\ ==\ (LL\_ADC\_FLAG\_AWD2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07345\ \}}
\DoxyCodeLine{07346\ }
\DoxyCodeLine{07353\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07354\ \{}
\DoxyCodeLine{07355\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD3)\ ==\ (LL\_ADC\_FLAG\_AWD3))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07356\ \}}
\DoxyCodeLine{07357\ }
\DoxyCodeLine{07367\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07368\ \{}
\DoxyCodeLine{07369\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY);}
\DoxyCodeLine{07370\ \}}
\DoxyCodeLine{07371\ }
\DoxyCodeLine{07378\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07379\ \{}
\DoxyCodeLine{07380\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOC);}
\DoxyCodeLine{07381\ \}}
\DoxyCodeLine{07382\ }
\DoxyCodeLine{07389\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07390\ \{}
\DoxyCodeLine{07391\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOS);}
\DoxyCodeLine{07392\ \}}
\DoxyCodeLine{07393\ }
\DoxyCodeLine{07400\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07401\ \{}
\DoxyCodeLine{07402\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_OVR);}
\DoxyCodeLine{07403\ \}}
\DoxyCodeLine{07404\ }
\DoxyCodeLine{07411\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07412\ \{}
\DoxyCodeLine{07413\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP);}
\DoxyCodeLine{07414\ \}}
\DoxyCodeLine{07415\ }
\DoxyCodeLine{07422\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07423\ \{}
\DoxyCodeLine{07424\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JEOC);}
\DoxyCodeLine{07425\ \}}
\DoxyCodeLine{07426\ }
\DoxyCodeLine{07433\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07434\ \{}
\DoxyCodeLine{07435\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JEOS);}
\DoxyCodeLine{07436\ \}}
\DoxyCodeLine{07437\ }
\DoxyCodeLine{07444\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07445\ \{}
\DoxyCodeLine{07446\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JQOVF);}
\DoxyCodeLine{07447\ \}}
\DoxyCodeLine{07448\ }
\DoxyCodeLine{07455\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07456\ \{}
\DoxyCodeLine{07457\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD1);}
\DoxyCodeLine{07458\ \}}
\DoxyCodeLine{07459\ }
\DoxyCodeLine{07466\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07467\ \{}
\DoxyCodeLine{07468\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD2);}
\DoxyCodeLine{07469\ \}}
\DoxyCodeLine{07470\ }
\DoxyCodeLine{07477\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07478\ \{}
\DoxyCodeLine{07479\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD3);}
\DoxyCodeLine{07480\ \}}
\DoxyCodeLine{07481\ }
\DoxyCodeLine{07482\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{07490\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_ADRDY(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07491\ \{}
\DoxyCodeLine{07492\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_ADRDY\_MST)\ ==\ (LL\_ADC\_FLAG\_ADRDY\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07493\ \}}
\DoxyCodeLine{07494\ }
\DoxyCodeLine{07502\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_ADRDY(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07503\ \{}
\DoxyCodeLine{07504\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_ADRDY\_SLV)\ ==\ (LL\_ADC\_FLAG\_ADRDY\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07505\ \}}
\DoxyCodeLine{07506\ }
\DoxyCodeLine{07514\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07515\ \{}
\DoxyCodeLine{07516\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07517\ \}}
\DoxyCodeLine{07518\ }
\DoxyCodeLine{07526\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07527\ \{}
\DoxyCodeLine{07528\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07529\ \}}
\DoxyCodeLine{07530\ }
\DoxyCodeLine{07538\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07539\ \{}
\DoxyCodeLine{07540\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOS\_MST)\ ==\ (LL\_ADC\_FLAG\_EOS\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07541\ \}}
\DoxyCodeLine{07542\ }
\DoxyCodeLine{07550\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07551\ \{}
\DoxyCodeLine{07552\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOS\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOS\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07553\ \}}
\DoxyCodeLine{07554\ }
\DoxyCodeLine{07562\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07563\ \{}
\DoxyCodeLine{07564\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_OVR\_MST)\ ==\ (LL\_ADC\_FLAG\_OVR\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07565\ \}}
\DoxyCodeLine{07566\ }
\DoxyCodeLine{07574\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07575\ \{}
\DoxyCodeLine{07576\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_OVR\_SLV)\ ==\ (LL\_ADC\_FLAG\_OVR\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07577\ \}}
\DoxyCodeLine{07578\ }
\DoxyCodeLine{07586\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOSMP(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07587\ \{}
\DoxyCodeLine{07588\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOSMP\_MST)\ ==\ (LL\_ADC\_FLAG\_EOSMP\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07589\ \}}
\DoxyCodeLine{07590\ }
\DoxyCodeLine{07598\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOSMP(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07599\ \{}
\DoxyCodeLine{07600\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOSMP\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOSMP\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07601\ \}}
\DoxyCodeLine{07602\ }
\DoxyCodeLine{07610\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07611\ \{}
\DoxyCodeLine{07612\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JEOC\_MST)\ ==\ (LL\_ADC\_FLAG\_JEOC\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07613\ \}}
\DoxyCodeLine{07614\ }
\DoxyCodeLine{07622\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JEOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07623\ \{}
\DoxyCodeLine{07624\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JEOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_JEOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07625\ \}}
\DoxyCodeLine{07626\ }
\DoxyCodeLine{07634\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07635\ \{}
\DoxyCodeLine{07636\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JEOS\_MST)\ ==\ (LL\_ADC\_FLAG\_JEOS\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07637\ \}}
\DoxyCodeLine{07638\ }
\DoxyCodeLine{07646\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07647\ \{}
\DoxyCodeLine{07648\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JEOS\_SLV)\ ==\ (LL\_ADC\_FLAG\_JEOS\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07649\ \}}
\DoxyCodeLine{07650\ }
\DoxyCodeLine{07658\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JQOVF(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07659\ \{}
\DoxyCodeLine{07660\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JQOVF\_MST)\ ==\ (LL\_ADC\_FLAG\_JQOVF\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07661\ \}}
\DoxyCodeLine{07662\ }
\DoxyCodeLine{07670\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JQOVF(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07671\ \{}
\DoxyCodeLine{07672\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JQOVF\_SLV)\ ==\ (LL\_ADC\_FLAG\_JQOVF\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07673\ \}}
\DoxyCodeLine{07674\ }
\DoxyCodeLine{07682\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07683\ \{}
\DoxyCodeLine{07684\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD1\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07685\ \}}
\DoxyCodeLine{07686\ }
\DoxyCodeLine{07694\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07695\ \{}
\DoxyCodeLine{07696\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD1\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07697\ \}}
\DoxyCodeLine{07698\ }
\DoxyCodeLine{07706\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD2(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07707\ \{}
\DoxyCodeLine{07708\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD2\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD2\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07709\ \}}
\DoxyCodeLine{07710\ }
\DoxyCodeLine{07718\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD2(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07719\ \{}
\DoxyCodeLine{07720\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD2\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD2\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07721\ \}}
\DoxyCodeLine{07722\ }
\DoxyCodeLine{07730\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD3(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07731\ \{}
\DoxyCodeLine{07732\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD3\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD3\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07733\ \}}
\DoxyCodeLine{07734\ }
\DoxyCodeLine{07742\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD3(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07743\ \{}
\DoxyCodeLine{07744\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD3\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD3\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07745\ \}}
\DoxyCodeLine{07746\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07747\ }
\DoxyCodeLine{07762\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07763\ \{}
\DoxyCodeLine{07764\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{07765\ \}}
\DoxyCodeLine{07766\ }
\DoxyCodeLine{07773\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07774\ \{}
\DoxyCodeLine{07775\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{07776\ \}}
\DoxyCodeLine{07777\ }
\DoxyCodeLine{07784\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07785\ \{}
\DoxyCodeLine{07786\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{07787\ \}}
\DoxyCodeLine{07788\ }
\DoxyCodeLine{07795\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07796\ \{}
\DoxyCodeLine{07797\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{07798\ \}}
\DoxyCodeLine{07799\ }
\DoxyCodeLine{07806\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07807\ \{}
\DoxyCodeLine{07808\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{07809\ \}}
\DoxyCodeLine{07810\ }
\DoxyCodeLine{07817\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07818\ \{}
\DoxyCodeLine{07819\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{07820\ \}}
\DoxyCodeLine{07821\ }
\DoxyCodeLine{07828\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07829\ \{}
\DoxyCodeLine{07830\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{07831\ \}}
\DoxyCodeLine{07832\ }
\DoxyCodeLine{07839\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07840\ \{}
\DoxyCodeLine{07841\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{07842\ \}}
\DoxyCodeLine{07843\ }
\DoxyCodeLine{07850\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07851\ \{}
\DoxyCodeLine{07852\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{07853\ \}}
\DoxyCodeLine{07854\ }
\DoxyCodeLine{07861\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07862\ \{}
\DoxyCodeLine{07863\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{07864\ \}}
\DoxyCodeLine{07865\ }
\DoxyCodeLine{07872\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07873\ \{}
\DoxyCodeLine{07874\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{07875\ \}}
\DoxyCodeLine{07876\ }
\DoxyCodeLine{07883\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07884\ \{}
\DoxyCodeLine{07885\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{07886\ \}}
\DoxyCodeLine{07887\ }
\DoxyCodeLine{07894\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07895\ \{}
\DoxyCodeLine{07896\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{07897\ \}}
\DoxyCodeLine{07898\ }
\DoxyCodeLine{07905\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07906\ \{}
\DoxyCodeLine{07907\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{07908\ \}}
\DoxyCodeLine{07909\ }
\DoxyCodeLine{07916\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07917\ \{}
\DoxyCodeLine{07918\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{07919\ \}}
\DoxyCodeLine{07920\ }
\DoxyCodeLine{07927\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07928\ \{}
\DoxyCodeLine{07929\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{07930\ \}}
\DoxyCodeLine{07931\ }
\DoxyCodeLine{07938\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07939\ \{}
\DoxyCodeLine{07940\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{07941\ \}}
\DoxyCodeLine{07942\ }
\DoxyCodeLine{07949\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07950\ \{}
\DoxyCodeLine{07951\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{07952\ \}}
\DoxyCodeLine{07953\ }
\DoxyCodeLine{07960\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07961\ \{}
\DoxyCodeLine{07962\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{07963\ \}}
\DoxyCodeLine{07964\ }
\DoxyCodeLine{07971\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07972\ \{}
\DoxyCodeLine{07973\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{07974\ \}}
\DoxyCodeLine{07975\ }
\DoxyCodeLine{07982\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07983\ \{}
\DoxyCodeLine{07984\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{07985\ \}}
\DoxyCodeLine{07986\ }
\DoxyCodeLine{07993\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07994\ \{}
\DoxyCodeLine{07995\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{07996\ \}}
\DoxyCodeLine{07997\ }
\DoxyCodeLine{08005\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08006\ \{}
\DoxyCodeLine{08007\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_ADRDY)\ ==\ (LL\_ADC\_IT\_ADRDY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08008\ \}}
\DoxyCodeLine{08009\ }
\DoxyCodeLine{08017\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08018\ \{}
\DoxyCodeLine{08019\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOC)\ ==\ (LL\_ADC\_IT\_EOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08020\ \}}
\DoxyCodeLine{08021\ }
\DoxyCodeLine{08029\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08030\ \{}
\DoxyCodeLine{08031\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOS)\ ==\ (LL\_ADC\_IT\_EOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08032\ \}}
\DoxyCodeLine{08033\ }
\DoxyCodeLine{08041\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08042\ \{}
\DoxyCodeLine{08043\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_OVR)\ ==\ (LL\_ADC\_IT\_OVR))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08044\ \}}
\DoxyCodeLine{08045\ }
\DoxyCodeLine{08053\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08054\ \{}
\DoxyCodeLine{08055\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOSMP)\ ==\ (LL\_ADC\_IT\_EOSMP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08056\ \}}
\DoxyCodeLine{08057\ }
\DoxyCodeLine{08065\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08066\ \{}
\DoxyCodeLine{08067\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOC)\ ==\ (LL\_ADC\_IT\_JEOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08068\ \}}
\DoxyCodeLine{08069\ }
\DoxyCodeLine{08077\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08078\ \{}
\DoxyCodeLine{08079\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOS)\ ==\ (LL\_ADC\_IT\_JEOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08080\ \}}
\DoxyCodeLine{08081\ }
\DoxyCodeLine{08089\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08090\ \{}
\DoxyCodeLine{08091\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JQOVF)\ ==\ (LL\_ADC\_IT\_JQOVF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08092\ \}}
\DoxyCodeLine{08093\ }
\DoxyCodeLine{08101\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08102\ \{}
\DoxyCodeLine{08103\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD1)\ ==\ (LL\_ADC\_IT\_AWD1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08104\ \}}
\DoxyCodeLine{08105\ }
\DoxyCodeLine{08113\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08114\ \{}
\DoxyCodeLine{08115\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD2)\ ==\ (LL\_ADC\_IT\_AWD2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08116\ \}}
\DoxyCodeLine{08117\ }
\DoxyCodeLine{08125\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08126\ \{}
\DoxyCodeLine{08127\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD3)\ ==\ (LL\_ADC\_IT\_AWD3))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08128\ \}}
\DoxyCodeLine{08129\ }
\DoxyCodeLine{08134\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{08139\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ common\ parameters\ and\ multimode\ */}}
\DoxyCodeLine{08140\ ErrorStatus\ LL\_ADC\_CommonDeInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON);}
\DoxyCodeLine{08141\ ErrorStatus\ LL\_ADC\_CommonInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct);}
\DoxyCodeLine{08142\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_CommonStructInit(LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct);}
\DoxyCodeLine{08143\ }
\DoxyCodeLine{08144\ \textcolor{comment}{/*\ De-\/initialization\ of\ ADC\ instance,\ ADC\ group\ regular\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{08145\ \textcolor{comment}{/*\ (availability\ of\ ADC\ group\ injected\ depends\ on\ STM32\ families)\ */}}
\DoxyCodeLine{08146\ ErrorStatus\ LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx);}
\DoxyCodeLine{08147\ }
\DoxyCodeLine{08148\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ */}}
\DoxyCodeLine{08149\ ErrorStatus\ LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{08150\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{08151\ }
\DoxyCodeLine{08152\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ regular\ */}}
\DoxyCodeLine{08153\ ErrorStatus\ LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{08154\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{08155\ }
\DoxyCodeLine{08156\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{08157\ ErrorStatus\ LL\_ADC\_INJ\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{08158\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_INJ\_StructInit(LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{08159\ }
\DoxyCodeLine{08163\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{08164\ }
\DoxyCodeLine{08173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ ||\ ADC2\ ||\ ADC3\ ||\ ADC4\ ||\ ADC5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{08174\ }
\DoxyCodeLine{08179\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{08180\ \}}
\DoxyCodeLine{08181\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{08182\ }
\DoxyCodeLine{08183\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4xx\_LL\_ADC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
