.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RTC_1_isr */
.set RTC_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RTC_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RTC_1_isr__INTC_MASK, 0x08
.set RTC_1_isr__INTC_NUMBER, 3
.set RTC_1_isr__INTC_PRIOR_NUM, 7
.set RTC_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set RTC_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RTC_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x80
.set isr_1__INTC_NUMBER, 7
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB14_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB14_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB14_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB14_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB14_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB14_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB13_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB13_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB13_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB13_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB13_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB13_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* UART_1_RXInternalInterrupt */
.set UART_1_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_RXInternalInterrupt__INTC_MASK, 0x10
.set UART_1_RXInternalInterrupt__INTC_NUMBER, 4
.set UART_1_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_1_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1_TXInternalInterrupt */
.set UART_1_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_TXInternalInterrupt__INTC_MASK, 0x20
.set UART_1_TXInternalInterrupt__INTC_NUMBER, 5
.set UART_1_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set UART_1_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Log_Pin */
.set Log_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Log_Pin__0__MASK, 0x01
.set Log_Pin__0__PC, CYREG_PRT2_PC0
.set Log_Pin__0__PORT, 2
.set Log_Pin__0__SHIFT, 0
.set Log_Pin__AG, CYREG_PRT2_AG
.set Log_Pin__AMUX, CYREG_PRT2_AMUX
.set Log_Pin__BIE, CYREG_PRT2_BIE
.set Log_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Log_Pin__BYP, CYREG_PRT2_BYP
.set Log_Pin__CTL, CYREG_PRT2_CTL
.set Log_Pin__DM0, CYREG_PRT2_DM0
.set Log_Pin__DM1, CYREG_PRT2_DM1
.set Log_Pin__DM2, CYREG_PRT2_DM2
.set Log_Pin__DR, CYREG_PRT2_DR
.set Log_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Log_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Log_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Log_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Log_Pin__MASK, 0x01
.set Log_Pin__PORT, 2
.set Log_Pin__PRT, CYREG_PRT2_PRT
.set Log_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Log_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Log_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Log_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Log_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Log_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Log_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Log_Pin__PS, CYREG_PRT2_PS
.set Log_Pin__SHIFT, 0
.set Log_Pin__SLW, CYREG_PRT2_SLW

/* AD_CLOCK */
.set AD_CLOCK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set AD_CLOCK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set AD_CLOCK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set AD_CLOCK__CFG2_SRC_SEL_MASK, 0x07
.set AD_CLOCK__INDEX, 0x03
.set AD_CLOCK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set AD_CLOCK__PM_ACT_MSK, 0x08
.set AD_CLOCK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set AD_CLOCK__PM_STBY_MSK, 0x08

/* Sink_Pin */
.set Sink_Pin__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Sink_Pin__0__MASK, 0x02
.set Sink_Pin__0__PC, CYREG_IO_PC_PRT15_PC1
.set Sink_Pin__0__PORT, 15
.set Sink_Pin__0__SHIFT, 1
.set Sink_Pin__AG, CYREG_PRT15_AG
.set Sink_Pin__AMUX, CYREG_PRT15_AMUX
.set Sink_Pin__BIE, CYREG_PRT15_BIE
.set Sink_Pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sink_Pin__BYP, CYREG_PRT15_BYP
.set Sink_Pin__CTL, CYREG_PRT15_CTL
.set Sink_Pin__DM0, CYREG_PRT15_DM0
.set Sink_Pin__DM1, CYREG_PRT15_DM1
.set Sink_Pin__DM2, CYREG_PRT15_DM2
.set Sink_Pin__DR, CYREG_PRT15_DR
.set Sink_Pin__INP_DIS, CYREG_PRT15_INP_DIS
.set Sink_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sink_Pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sink_Pin__LCD_EN, CYREG_PRT15_LCD_EN
.set Sink_Pin__MASK, 0x02
.set Sink_Pin__PORT, 15
.set Sink_Pin__PRT, CYREG_PRT15_PRT
.set Sink_Pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sink_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sink_Pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sink_Pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sink_Pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sink_Pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sink_Pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sink_Pin__PS, CYREG_PRT15_PS
.set Sink_Pin__SHIFT, 1
.set Sink_Pin__SLW, CYREG_PRT15_SLW

/* Sink_Reg */
.set Sink_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Sink_Reg_Sync_ctrl_reg__0__POS, 0
.set Sink_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Sink_Reg_Sync_ctrl_reg__1__POS, 1
.set Sink_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Sink_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Sink_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Sink_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Sink_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Sink_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Sink_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Sink_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Sink_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Sink_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Sink_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Sink_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Sink_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Sink_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Sink_Reg_Sync_ctrl_reg__MASK, 0x03
.set Sink_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Sink_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Sink_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* SIGMA_A_D_DEC */
.set SIGMA_A_D_DEC__COHER, CYREG_DEC_COHER
.set SIGMA_A_D_DEC__CR, CYREG_DEC_CR
.set SIGMA_A_D_DEC__DR1, CYREG_DEC_DR1
.set SIGMA_A_D_DEC__DR2, CYREG_DEC_DR2
.set SIGMA_A_D_DEC__DR2H, CYREG_DEC_DR2H
.set SIGMA_A_D_DEC__GCOR, CYREG_DEC_GCOR
.set SIGMA_A_D_DEC__GCORH, CYREG_DEC_GCORH
.set SIGMA_A_D_DEC__GVAL, CYREG_DEC_GVAL
.set SIGMA_A_D_DEC__OCOR, CYREG_DEC_OCOR
.set SIGMA_A_D_DEC__OCORH, CYREG_DEC_OCORH
.set SIGMA_A_D_DEC__OCORM, CYREG_DEC_OCORM
.set SIGMA_A_D_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set SIGMA_A_D_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set SIGMA_A_D_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set SIGMA_A_D_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set SIGMA_A_D_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set SIGMA_A_D_DEC__PM_ACT_MSK, 0x01
.set SIGMA_A_D_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set SIGMA_A_D_DEC__PM_STBY_MSK, 0x01
.set SIGMA_A_D_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set SIGMA_A_D_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set SIGMA_A_D_DEC__SR, CYREG_DEC_SR
.set SIGMA_A_D_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set SIGMA_A_D_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set SIGMA_A_D_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set SIGMA_A_D_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set SIGMA_A_D_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set SIGMA_A_D_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set SIGMA_A_D_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set SIGMA_A_D_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* SIGMA_A_D_DSM */
.set SIGMA_A_D_DSM__BUF0, CYREG_DSM0_BUF0
.set SIGMA_A_D_DSM__BUF1, CYREG_DSM0_BUF1
.set SIGMA_A_D_DSM__BUF2, CYREG_DSM0_BUF2
.set SIGMA_A_D_DSM__BUF3, CYREG_DSM0_BUF3
.set SIGMA_A_D_DSM__CLK, CYREG_DSM0_CLK
.set SIGMA_A_D_DSM__CR0, CYREG_DSM0_CR0
.set SIGMA_A_D_DSM__CR1, CYREG_DSM0_CR1
.set SIGMA_A_D_DSM__CR10, CYREG_DSM0_CR10
.set SIGMA_A_D_DSM__CR11, CYREG_DSM0_CR11
.set SIGMA_A_D_DSM__CR12, CYREG_DSM0_CR12
.set SIGMA_A_D_DSM__CR13, CYREG_DSM0_CR13
.set SIGMA_A_D_DSM__CR14, CYREG_DSM0_CR14
.set SIGMA_A_D_DSM__CR15, CYREG_DSM0_CR15
.set SIGMA_A_D_DSM__CR16, CYREG_DSM0_CR16
.set SIGMA_A_D_DSM__CR17, CYREG_DSM0_CR17
.set SIGMA_A_D_DSM__CR2, CYREG_DSM0_CR2
.set SIGMA_A_D_DSM__CR3, CYREG_DSM0_CR3
.set SIGMA_A_D_DSM__CR4, CYREG_DSM0_CR4
.set SIGMA_A_D_DSM__CR5, CYREG_DSM0_CR5
.set SIGMA_A_D_DSM__CR6, CYREG_DSM0_CR6
.set SIGMA_A_D_DSM__CR7, CYREG_DSM0_CR7
.set SIGMA_A_D_DSM__CR8, CYREG_DSM0_CR8
.set SIGMA_A_D_DSM__CR9, CYREG_DSM0_CR9
.set SIGMA_A_D_DSM__DEM0, CYREG_DSM0_DEM0
.set SIGMA_A_D_DSM__DEM1, CYREG_DSM0_DEM1
.set SIGMA_A_D_DSM__MISC, CYREG_DSM0_MISC
.set SIGMA_A_D_DSM__OUT0, CYREG_DSM0_OUT0
.set SIGMA_A_D_DSM__OUT1, CYREG_DSM0_OUT1
.set SIGMA_A_D_DSM__REF0, CYREG_DSM0_REF0
.set SIGMA_A_D_DSM__REF1, CYREG_DSM0_REF1
.set SIGMA_A_D_DSM__REF2, CYREG_DSM0_REF2
.set SIGMA_A_D_DSM__REF3, CYREG_DSM0_REF3
.set SIGMA_A_D_DSM__RSVD1, CYREG_DSM0_RSVD1
.set SIGMA_A_D_DSM__SW0, CYREG_DSM0_SW0
.set SIGMA_A_D_DSM__SW2, CYREG_DSM0_SW2
.set SIGMA_A_D_DSM__SW3, CYREG_DSM0_SW3
.set SIGMA_A_D_DSM__SW4, CYREG_DSM0_SW4
.set SIGMA_A_D_DSM__SW6, CYREG_DSM0_SW6
.set SIGMA_A_D_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set SIGMA_A_D_DSM__TST0, CYREG_DSM0_TST0
.set SIGMA_A_D_DSM__TST1, CYREG_DSM0_TST1

/* SIGMA_A_D_Ext_CP_Clk */
.set SIGMA_A_D_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SIGMA_A_D_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SIGMA_A_D_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SIGMA_A_D_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set SIGMA_A_D_Ext_CP_Clk__INDEX, 0x00
.set SIGMA_A_D_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SIGMA_A_D_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set SIGMA_A_D_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SIGMA_A_D_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* SIGMA_A_D_IRQ */
.set SIGMA_A_D_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SIGMA_A_D_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SIGMA_A_D_IRQ__INTC_MASK, 0x20000000
.set SIGMA_A_D_IRQ__INTC_NUMBER, 29
.set SIGMA_A_D_IRQ__INTC_PRIOR_NUM, 7
.set SIGMA_A_D_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set SIGMA_A_D_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SIGMA_A_D_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SIGMA_A_D_theACLK */
.set SIGMA_A_D_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set SIGMA_A_D_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set SIGMA_A_D_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set SIGMA_A_D_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set SIGMA_A_D_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set SIGMA_A_D_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set SIGMA_A_D_theACLK__INDEX, 0x00
.set SIGMA_A_D_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set SIGMA_A_D_theACLK__PM_ACT_MSK, 0x01
.set SIGMA_A_D_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set SIGMA_A_D_theACLK__PM_STBY_MSK, 0x01

/* Active_Pin */
.set Active_Pin__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Active_Pin__0__MASK, 0x10
.set Active_Pin__0__PC, CYREG_PRT1_PC4
.set Active_Pin__0__PORT, 1
.set Active_Pin__0__SHIFT, 4
.set Active_Pin__AG, CYREG_PRT1_AG
.set Active_Pin__AMUX, CYREG_PRT1_AMUX
.set Active_Pin__BIE, CYREG_PRT1_BIE
.set Active_Pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Active_Pin__BYP, CYREG_PRT1_BYP
.set Active_Pin__CTL, CYREG_PRT1_CTL
.set Active_Pin__DM0, CYREG_PRT1_DM0
.set Active_Pin__DM1, CYREG_PRT1_DM1
.set Active_Pin__DM2, CYREG_PRT1_DM2
.set Active_Pin__DR, CYREG_PRT1_DR
.set Active_Pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Active_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Active_Pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Active_Pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Active_Pin__MASK, 0x10
.set Active_Pin__PORT, 1
.set Active_Pin__PRT, CYREG_PRT1_PRT
.set Active_Pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Active_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Active_Pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Active_Pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Active_Pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Active_Pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Active_Pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Active_Pin__PS, CYREG_PRT1_PS
.set Active_Pin__SHIFT, 4
.set Active_Pin__SLW, CYREG_PRT1_SLW

/* Source_Pin */
.set Source_Pin__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Source_Pin__0__MASK, 0x20
.set Source_Pin__0__PC, CYREG_IO_PC_PRT15_PC5
.set Source_Pin__0__PORT, 15
.set Source_Pin__0__SHIFT, 5
.set Source_Pin__AG, CYREG_PRT15_AG
.set Source_Pin__AMUX, CYREG_PRT15_AMUX
.set Source_Pin__BIE, CYREG_PRT15_BIE
.set Source_Pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Source_Pin__BYP, CYREG_PRT15_BYP
.set Source_Pin__CTL, CYREG_PRT15_CTL
.set Source_Pin__DM0, CYREG_PRT15_DM0
.set Source_Pin__DM1, CYREG_PRT15_DM1
.set Source_Pin__DM2, CYREG_PRT15_DM2
.set Source_Pin__DR, CYREG_PRT15_DR
.set Source_Pin__INP_DIS, CYREG_PRT15_INP_DIS
.set Source_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Source_Pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Source_Pin__LCD_EN, CYREG_PRT15_LCD_EN
.set Source_Pin__MASK, 0x20
.set Source_Pin__PORT, 15
.set Source_Pin__PRT, CYREG_PRT15_PRT
.set Source_Pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Source_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Source_Pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Source_Pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Source_Pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Source_Pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Source_Pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Source_Pin__PS, CYREG_PRT15_PS
.set Source_Pin__SHIFT, 5
.set Source_Pin__SLW, CYREG_PRT15_SLW

/* Source_Reg */
.set Source_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Source_Reg_Sync_ctrl_reg__0__POS, 0
.set Source_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Source_Reg_Sync_ctrl_reg__1__POS, 1
.set Source_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Source_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Source_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Source_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Source_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Source_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Source_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Source_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Source_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Source_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Source_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Source_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Source_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Source_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Source_Reg_Sync_ctrl_reg__MASK, 0x03
.set Source_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Source_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Source_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* switch_pin */
.set switch_pin__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set switch_pin__0__MASK, 0x04
.set switch_pin__0__PC, CYREG_PRT2_PC2
.set switch_pin__0__PORT, 2
.set switch_pin__0__SHIFT, 2
.set switch_pin__AG, CYREG_PRT2_AG
.set switch_pin__AMUX, CYREG_PRT2_AMUX
.set switch_pin__BIE, CYREG_PRT2_BIE
.set switch_pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set switch_pin__BYP, CYREG_PRT2_BYP
.set switch_pin__CTL, CYREG_PRT2_CTL
.set switch_pin__DM0, CYREG_PRT2_DM0
.set switch_pin__DM1, CYREG_PRT2_DM1
.set switch_pin__DM2, CYREG_PRT2_DM2
.set switch_pin__DR, CYREG_PRT2_DR
.set switch_pin__INP_DIS, CYREG_PRT2_INP_DIS
.set switch_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set switch_pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set switch_pin__LCD_EN, CYREG_PRT2_LCD_EN
.set switch_pin__MASK, 0x04
.set switch_pin__PORT, 2
.set switch_pin__PRT, CYREG_PRT2_PRT
.set switch_pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set switch_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set switch_pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set switch_pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set switch_pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set switch_pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set switch_pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set switch_pin__PS, CYREG_PRT2_PS
.set switch_pin__SHIFT, 2
.set switch_pin__SLW, CYREG_PRT2_SLW

/* Temp_Sensor */
.set Temp_Sensor__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Temp_Sensor__0__MASK, 0x08
.set Temp_Sensor__0__PC, CYREG_PRT2_PC3
.set Temp_Sensor__0__PORT, 2
.set Temp_Sensor__0__SHIFT, 3
.set Temp_Sensor__AG, CYREG_PRT2_AG
.set Temp_Sensor__AMUX, CYREG_PRT2_AMUX
.set Temp_Sensor__BIE, CYREG_PRT2_BIE
.set Temp_Sensor__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Temp_Sensor__BYP, CYREG_PRT2_BYP
.set Temp_Sensor__CTL, CYREG_PRT2_CTL
.set Temp_Sensor__DM0, CYREG_PRT2_DM0
.set Temp_Sensor__DM1, CYREG_PRT2_DM1
.set Temp_Sensor__DM2, CYREG_PRT2_DM2
.set Temp_Sensor__DR, CYREG_PRT2_DR
.set Temp_Sensor__INP_DIS, CYREG_PRT2_INP_DIS
.set Temp_Sensor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Temp_Sensor__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Temp_Sensor__LCD_EN, CYREG_PRT2_LCD_EN
.set Temp_Sensor__MASK, 0x08
.set Temp_Sensor__PORT, 2
.set Temp_Sensor__PRT, CYREG_PRT2_PRT
.set Temp_Sensor__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Temp_Sensor__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Temp_Sensor__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Temp_Sensor__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Temp_Sensor__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Temp_Sensor__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Temp_Sensor__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Temp_Sensor__PS, CYREG_PRT2_PS
.set Temp_Sensor__SHIFT, 3
.set Temp_Sensor__SLW, CYREG_PRT2_SLW

/* RS_485_Input */
.set RS_485_Input__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set RS_485_Input__0__MASK, 0x20
.set RS_485_Input__0__PC, CYREG_PRT1_PC5
.set RS_485_Input__0__PORT, 1
.set RS_485_Input__0__SHIFT, 5
.set RS_485_Input__AG, CYREG_PRT1_AG
.set RS_485_Input__AMUX, CYREG_PRT1_AMUX
.set RS_485_Input__BIE, CYREG_PRT1_BIE
.set RS_485_Input__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RS_485_Input__BYP, CYREG_PRT1_BYP
.set RS_485_Input__CTL, CYREG_PRT1_CTL
.set RS_485_Input__DM0, CYREG_PRT1_DM0
.set RS_485_Input__DM1, CYREG_PRT1_DM1
.set RS_485_Input__DM2, CYREG_PRT1_DM2
.set RS_485_Input__DR, CYREG_PRT1_DR
.set RS_485_Input__INP_DIS, CYREG_PRT1_INP_DIS
.set RS_485_Input__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RS_485_Input__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RS_485_Input__LCD_EN, CYREG_PRT1_LCD_EN
.set RS_485_Input__MASK, 0x20
.set RS_485_Input__PORT, 1
.set RS_485_Input__PRT, CYREG_PRT1_PRT
.set RS_485_Input__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RS_485_Input__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RS_485_Input__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RS_485_Input__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RS_485_Input__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RS_485_Input__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RS_485_Input__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RS_485_Input__PS, CYREG_PRT1_PS
.set RS_485_Input__SHIFT, 5
.set RS_485_Input__SLW, CYREG_PRT1_SLW

/* SWITCH_CLOCK */
.set SWITCH_CLOCK__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set SWITCH_CLOCK__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set SWITCH_CLOCK__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set SWITCH_CLOCK__CFG2_SRC_SEL_MASK, 0x07
.set SWITCH_CLOCK__INDEX, 0x06
.set SWITCH_CLOCK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SWITCH_CLOCK__PM_ACT_MSK, 0x40
.set SWITCH_CLOCK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SWITCH_CLOCK__PM_STBY_MSK, 0x40

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_1_sts_sts_reg__1__POS, 1
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Status_Reg_1_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_1_sts_sts_reg__2__POS, 2
.set Status_Reg_1_sts_sts_reg__MASK, 0x07
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B0_UDB10_MSK
.set Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB10_ST

/* ADC_SAR_Seq_1_bSAR_SEQ */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB07_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB07_ST

/* ADC_SAR_Seq_1_FinalBuf */
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_1_IntClock */
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x01
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x02

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x04
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 2
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_TempBuf */
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* RS_485_OUTPUT */
.set RS_485_OUTPUT__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set RS_485_OUTPUT__0__MASK, 0x80
.set RS_485_OUTPUT__0__PC, CYREG_PRT1_PC7
.set RS_485_OUTPUT__0__PORT, 1
.set RS_485_OUTPUT__0__SHIFT, 7
.set RS_485_OUTPUT__AG, CYREG_PRT1_AG
.set RS_485_OUTPUT__AMUX, CYREG_PRT1_AMUX
.set RS_485_OUTPUT__BIE, CYREG_PRT1_BIE
.set RS_485_OUTPUT__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RS_485_OUTPUT__BYP, CYREG_PRT1_BYP
.set RS_485_OUTPUT__CTL, CYREG_PRT1_CTL
.set RS_485_OUTPUT__DM0, CYREG_PRT1_DM0
.set RS_485_OUTPUT__DM1, CYREG_PRT1_DM1
.set RS_485_OUTPUT__DM2, CYREG_PRT1_DM2
.set RS_485_OUTPUT__DR, CYREG_PRT1_DR
.set RS_485_OUTPUT__INP_DIS, CYREG_PRT1_INP_DIS
.set RS_485_OUTPUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RS_485_OUTPUT__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RS_485_OUTPUT__LCD_EN, CYREG_PRT1_LCD_EN
.set RS_485_OUTPUT__MASK, 0x80
.set RS_485_OUTPUT__PORT, 1
.set RS_485_OUTPUT__PRT, CYREG_PRT1_PRT
.set RS_485_OUTPUT__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RS_485_OUTPUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RS_485_OUTPUT__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RS_485_OUTPUT__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RS_485_OUTPUT__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RS_485_OUTPUT__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RS_485_OUTPUT__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RS_485_OUTPUT__PS, CYREG_PRT1_PS
.set RS_485_OUTPUT__SHIFT, 7
.set RS_485_OUTPUT__SLW, CYREG_PRT1_SLW

/* Reference_Pin */
.set Reference_Pin__0__AG, CYREG_PRT3_AG
.set Reference_Pin__0__AMUX, CYREG_PRT3_AMUX
.set Reference_Pin__0__BIE, CYREG_PRT3_BIE
.set Reference_Pin__0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Reference_Pin__0__BYP, CYREG_PRT3_BYP
.set Reference_Pin__0__CTL, CYREG_PRT3_CTL
.set Reference_Pin__0__DM0, CYREG_PRT3_DM0
.set Reference_Pin__0__DM1, CYREG_PRT3_DM1
.set Reference_Pin__0__DM2, CYREG_PRT3_DM2
.set Reference_Pin__0__DR, CYREG_PRT3_DR
.set Reference_Pin__0__INP_DIS, CYREG_PRT3_INP_DIS
.set Reference_Pin__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Reference_Pin__0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Reference_Pin__0__LCD_EN, CYREG_PRT3_LCD_EN
.set Reference_Pin__0__MASK, 0x01
.set Reference_Pin__0__PC, CYREG_PRT3_PC0
.set Reference_Pin__0__PORT, 3
.set Reference_Pin__0__PRT, CYREG_PRT3_PRT
.set Reference_Pin__0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Reference_Pin__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Reference_Pin__0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Reference_Pin__0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Reference_Pin__0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Reference_Pin__0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Reference_Pin__0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Reference_Pin__0__PS, CYREG_PRT3_PS
.set Reference_Pin__0__SHIFT, 0
.set Reference_Pin__0__SLW, CYREG_PRT3_SLW
.set Reference_Pin__1__AG, CYREG_PRT3_AG
.set Reference_Pin__1__AMUX, CYREG_PRT3_AMUX
.set Reference_Pin__1__BIE, CYREG_PRT3_BIE
.set Reference_Pin__1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Reference_Pin__1__BYP, CYREG_PRT3_BYP
.set Reference_Pin__1__CTL, CYREG_PRT3_CTL
.set Reference_Pin__1__DM0, CYREG_PRT3_DM0
.set Reference_Pin__1__DM1, CYREG_PRT3_DM1
.set Reference_Pin__1__DM2, CYREG_PRT3_DM2
.set Reference_Pin__1__DR, CYREG_PRT3_DR
.set Reference_Pin__1__INP_DIS, CYREG_PRT3_INP_DIS
.set Reference_Pin__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set Reference_Pin__1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Reference_Pin__1__LCD_EN, CYREG_PRT3_LCD_EN
.set Reference_Pin__1__MASK, 0x02
.set Reference_Pin__1__PC, CYREG_PRT3_PC1
.set Reference_Pin__1__PORT, 3
.set Reference_Pin__1__PRT, CYREG_PRT3_PRT
.set Reference_Pin__1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Reference_Pin__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Reference_Pin__1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Reference_Pin__1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Reference_Pin__1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Reference_Pin__1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Reference_Pin__1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Reference_Pin__1__PS, CYREG_PRT3_PS
.set Reference_Pin__1__SHIFT, 1
.set Reference_Pin__1__SLW, CYREG_PRT3_SLW
.set Reference_Pin__10__AG, CYREG_PRT0_AG
.set Reference_Pin__10__AMUX, CYREG_PRT0_AMUX
.set Reference_Pin__10__BIE, CYREG_PRT0_BIE
.set Reference_Pin__10__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reference_Pin__10__BYP, CYREG_PRT0_BYP
.set Reference_Pin__10__CTL, CYREG_PRT0_CTL
.set Reference_Pin__10__DM0, CYREG_PRT0_DM0
.set Reference_Pin__10__DM1, CYREG_PRT0_DM1
.set Reference_Pin__10__DM2, CYREG_PRT0_DM2
.set Reference_Pin__10__DR, CYREG_PRT0_DR
.set Reference_Pin__10__INP_DIS, CYREG_PRT0_INP_DIS
.set Reference_Pin__10__INTTYPE, CYREG_PICU0_INTTYPE2
.set Reference_Pin__10__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reference_Pin__10__LCD_EN, CYREG_PRT0_LCD_EN
.set Reference_Pin__10__MASK, 0x04
.set Reference_Pin__10__PC, CYREG_PRT0_PC2
.set Reference_Pin__10__PORT, 0
.set Reference_Pin__10__PRT, CYREG_PRT0_PRT
.set Reference_Pin__10__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reference_Pin__10__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reference_Pin__10__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reference_Pin__10__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reference_Pin__10__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reference_Pin__10__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reference_Pin__10__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reference_Pin__10__PS, CYREG_PRT0_PS
.set Reference_Pin__10__SHIFT, 2
.set Reference_Pin__10__SLW, CYREG_PRT0_SLW
.set Reference_Pin__11__AG, CYREG_PRT0_AG
.set Reference_Pin__11__AMUX, CYREG_PRT0_AMUX
.set Reference_Pin__11__BIE, CYREG_PRT0_BIE
.set Reference_Pin__11__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reference_Pin__11__BYP, CYREG_PRT0_BYP
.set Reference_Pin__11__CTL, CYREG_PRT0_CTL
.set Reference_Pin__11__DM0, CYREG_PRT0_DM0
.set Reference_Pin__11__DM1, CYREG_PRT0_DM1
.set Reference_Pin__11__DM2, CYREG_PRT0_DM2
.set Reference_Pin__11__DR, CYREG_PRT0_DR
.set Reference_Pin__11__INP_DIS, CYREG_PRT0_INP_DIS
.set Reference_Pin__11__INTTYPE, CYREG_PICU0_INTTYPE3
.set Reference_Pin__11__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reference_Pin__11__LCD_EN, CYREG_PRT0_LCD_EN
.set Reference_Pin__11__MASK, 0x08
.set Reference_Pin__11__PC, CYREG_PRT0_PC3
.set Reference_Pin__11__PORT, 0
.set Reference_Pin__11__PRT, CYREG_PRT0_PRT
.set Reference_Pin__11__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reference_Pin__11__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reference_Pin__11__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reference_Pin__11__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reference_Pin__11__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reference_Pin__11__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reference_Pin__11__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reference_Pin__11__PS, CYREG_PRT0_PS
.set Reference_Pin__11__SHIFT, 3
.set Reference_Pin__11__SLW, CYREG_PRT0_SLW
.set Reference_Pin__12__AG, CYREG_PRT0_AG
.set Reference_Pin__12__AMUX, CYREG_PRT0_AMUX
.set Reference_Pin__12__BIE, CYREG_PRT0_BIE
.set Reference_Pin__12__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reference_Pin__12__BYP, CYREG_PRT0_BYP
.set Reference_Pin__12__CTL, CYREG_PRT0_CTL
.set Reference_Pin__12__DM0, CYREG_PRT0_DM0
.set Reference_Pin__12__DM1, CYREG_PRT0_DM1
.set Reference_Pin__12__DM2, CYREG_PRT0_DM2
.set Reference_Pin__12__DR, CYREG_PRT0_DR
.set Reference_Pin__12__INP_DIS, CYREG_PRT0_INP_DIS
.set Reference_Pin__12__INTTYPE, CYREG_PICU0_INTTYPE4
.set Reference_Pin__12__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reference_Pin__12__LCD_EN, CYREG_PRT0_LCD_EN
.set Reference_Pin__12__MASK, 0x10
.set Reference_Pin__12__PC, CYREG_PRT0_PC4
.set Reference_Pin__12__PORT, 0
.set Reference_Pin__12__PRT, CYREG_PRT0_PRT
.set Reference_Pin__12__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reference_Pin__12__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reference_Pin__12__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reference_Pin__12__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reference_Pin__12__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reference_Pin__12__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reference_Pin__12__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reference_Pin__12__PS, CYREG_PRT0_PS
.set Reference_Pin__12__SHIFT, 4
.set Reference_Pin__12__SLW, CYREG_PRT0_SLW
.set Reference_Pin__13__AG, CYREG_PRT0_AG
.set Reference_Pin__13__AMUX, CYREG_PRT0_AMUX
.set Reference_Pin__13__BIE, CYREG_PRT0_BIE
.set Reference_Pin__13__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reference_Pin__13__BYP, CYREG_PRT0_BYP
.set Reference_Pin__13__CTL, CYREG_PRT0_CTL
.set Reference_Pin__13__DM0, CYREG_PRT0_DM0
.set Reference_Pin__13__DM1, CYREG_PRT0_DM1
.set Reference_Pin__13__DM2, CYREG_PRT0_DM2
.set Reference_Pin__13__DR, CYREG_PRT0_DR
.set Reference_Pin__13__INP_DIS, CYREG_PRT0_INP_DIS
.set Reference_Pin__13__INTTYPE, CYREG_PICU0_INTTYPE5
.set Reference_Pin__13__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reference_Pin__13__LCD_EN, CYREG_PRT0_LCD_EN
.set Reference_Pin__13__MASK, 0x20
.set Reference_Pin__13__PC, CYREG_PRT0_PC5
.set Reference_Pin__13__PORT, 0
.set Reference_Pin__13__PRT, CYREG_PRT0_PRT
.set Reference_Pin__13__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reference_Pin__13__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reference_Pin__13__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reference_Pin__13__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reference_Pin__13__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reference_Pin__13__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reference_Pin__13__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reference_Pin__13__PS, CYREG_PRT0_PS
.set Reference_Pin__13__SHIFT, 5
.set Reference_Pin__13__SLW, CYREG_PRT0_SLW
.set Reference_Pin__14__AG, CYREG_PRT0_AG
.set Reference_Pin__14__AMUX, CYREG_PRT0_AMUX
.set Reference_Pin__14__BIE, CYREG_PRT0_BIE
.set Reference_Pin__14__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reference_Pin__14__BYP, CYREG_PRT0_BYP
.set Reference_Pin__14__CTL, CYREG_PRT0_CTL
.set Reference_Pin__14__DM0, CYREG_PRT0_DM0
.set Reference_Pin__14__DM1, CYREG_PRT0_DM1
.set Reference_Pin__14__DM2, CYREG_PRT0_DM2
.set Reference_Pin__14__DR, CYREG_PRT0_DR
.set Reference_Pin__14__INP_DIS, CYREG_PRT0_INP_DIS
.set Reference_Pin__14__INTTYPE, CYREG_PICU0_INTTYPE6
.set Reference_Pin__14__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reference_Pin__14__LCD_EN, CYREG_PRT0_LCD_EN
.set Reference_Pin__14__MASK, 0x40
.set Reference_Pin__14__PC, CYREG_PRT0_PC6
.set Reference_Pin__14__PORT, 0
.set Reference_Pin__14__PRT, CYREG_PRT0_PRT
.set Reference_Pin__14__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reference_Pin__14__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reference_Pin__14__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reference_Pin__14__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reference_Pin__14__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reference_Pin__14__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reference_Pin__14__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reference_Pin__14__PS, CYREG_PRT0_PS
.set Reference_Pin__14__SHIFT, 6
.set Reference_Pin__14__SLW, CYREG_PRT0_SLW
.set Reference_Pin__15__AG, CYREG_PRT0_AG
.set Reference_Pin__15__AMUX, CYREG_PRT0_AMUX
.set Reference_Pin__15__BIE, CYREG_PRT0_BIE
.set Reference_Pin__15__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reference_Pin__15__BYP, CYREG_PRT0_BYP
.set Reference_Pin__15__CTL, CYREG_PRT0_CTL
.set Reference_Pin__15__DM0, CYREG_PRT0_DM0
.set Reference_Pin__15__DM1, CYREG_PRT0_DM1
.set Reference_Pin__15__DM2, CYREG_PRT0_DM2
.set Reference_Pin__15__DR, CYREG_PRT0_DR
.set Reference_Pin__15__INP_DIS, CYREG_PRT0_INP_DIS
.set Reference_Pin__15__INTTYPE, CYREG_PICU0_INTTYPE7
.set Reference_Pin__15__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reference_Pin__15__LCD_EN, CYREG_PRT0_LCD_EN
.set Reference_Pin__15__MASK, 0x80
.set Reference_Pin__15__PC, CYREG_PRT0_PC7
.set Reference_Pin__15__PORT, 0
.set Reference_Pin__15__PRT, CYREG_PRT0_PRT
.set Reference_Pin__15__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reference_Pin__15__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reference_Pin__15__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reference_Pin__15__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reference_Pin__15__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reference_Pin__15__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reference_Pin__15__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reference_Pin__15__PS, CYREG_PRT0_PS
.set Reference_Pin__15__SHIFT, 7
.set Reference_Pin__15__SLW, CYREG_PRT0_SLW
.set Reference_Pin__2__AG, CYREG_PRT3_AG
.set Reference_Pin__2__AMUX, CYREG_PRT3_AMUX
.set Reference_Pin__2__BIE, CYREG_PRT3_BIE
.set Reference_Pin__2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Reference_Pin__2__BYP, CYREG_PRT3_BYP
.set Reference_Pin__2__CTL, CYREG_PRT3_CTL
.set Reference_Pin__2__DM0, CYREG_PRT3_DM0
.set Reference_Pin__2__DM1, CYREG_PRT3_DM1
.set Reference_Pin__2__DM2, CYREG_PRT3_DM2
.set Reference_Pin__2__DR, CYREG_PRT3_DR
.set Reference_Pin__2__INP_DIS, CYREG_PRT3_INP_DIS
.set Reference_Pin__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set Reference_Pin__2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Reference_Pin__2__LCD_EN, CYREG_PRT3_LCD_EN
.set Reference_Pin__2__MASK, 0x04
.set Reference_Pin__2__PC, CYREG_PRT3_PC2
.set Reference_Pin__2__PORT, 3
.set Reference_Pin__2__PRT, CYREG_PRT3_PRT
.set Reference_Pin__2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Reference_Pin__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Reference_Pin__2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Reference_Pin__2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Reference_Pin__2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Reference_Pin__2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Reference_Pin__2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Reference_Pin__2__PS, CYREG_PRT3_PS
.set Reference_Pin__2__SHIFT, 2
.set Reference_Pin__2__SLW, CYREG_PRT3_SLW
.set Reference_Pin__3__AG, CYREG_PRT3_AG
.set Reference_Pin__3__AMUX, CYREG_PRT3_AMUX
.set Reference_Pin__3__BIE, CYREG_PRT3_BIE
.set Reference_Pin__3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Reference_Pin__3__BYP, CYREG_PRT3_BYP
.set Reference_Pin__3__CTL, CYREG_PRT3_CTL
.set Reference_Pin__3__DM0, CYREG_PRT3_DM0
.set Reference_Pin__3__DM1, CYREG_PRT3_DM1
.set Reference_Pin__3__DM2, CYREG_PRT3_DM2
.set Reference_Pin__3__DR, CYREG_PRT3_DR
.set Reference_Pin__3__INP_DIS, CYREG_PRT3_INP_DIS
.set Reference_Pin__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set Reference_Pin__3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Reference_Pin__3__LCD_EN, CYREG_PRT3_LCD_EN
.set Reference_Pin__3__MASK, 0x08
.set Reference_Pin__3__PC, CYREG_PRT3_PC3
.set Reference_Pin__3__PORT, 3
.set Reference_Pin__3__PRT, CYREG_PRT3_PRT
.set Reference_Pin__3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Reference_Pin__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Reference_Pin__3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Reference_Pin__3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Reference_Pin__3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Reference_Pin__3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Reference_Pin__3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Reference_Pin__3__PS, CYREG_PRT3_PS
.set Reference_Pin__3__SHIFT, 3
.set Reference_Pin__3__SLW, CYREG_PRT3_SLW
.set Reference_Pin__4__AG, CYREG_PRT3_AG
.set Reference_Pin__4__AMUX, CYREG_PRT3_AMUX
.set Reference_Pin__4__BIE, CYREG_PRT3_BIE
.set Reference_Pin__4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Reference_Pin__4__BYP, CYREG_PRT3_BYP
.set Reference_Pin__4__CTL, CYREG_PRT3_CTL
.set Reference_Pin__4__DM0, CYREG_PRT3_DM0
.set Reference_Pin__4__DM1, CYREG_PRT3_DM1
.set Reference_Pin__4__DM2, CYREG_PRT3_DM2
.set Reference_Pin__4__DR, CYREG_PRT3_DR
.set Reference_Pin__4__INP_DIS, CYREG_PRT3_INP_DIS
.set Reference_Pin__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set Reference_Pin__4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Reference_Pin__4__LCD_EN, CYREG_PRT3_LCD_EN
.set Reference_Pin__4__MASK, 0x10
.set Reference_Pin__4__PC, CYREG_PRT3_PC4
.set Reference_Pin__4__PORT, 3
.set Reference_Pin__4__PRT, CYREG_PRT3_PRT
.set Reference_Pin__4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Reference_Pin__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Reference_Pin__4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Reference_Pin__4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Reference_Pin__4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Reference_Pin__4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Reference_Pin__4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Reference_Pin__4__PS, CYREG_PRT3_PS
.set Reference_Pin__4__SHIFT, 4
.set Reference_Pin__4__SLW, CYREG_PRT3_SLW
.set Reference_Pin__5__AG, CYREG_PRT3_AG
.set Reference_Pin__5__AMUX, CYREG_PRT3_AMUX
.set Reference_Pin__5__BIE, CYREG_PRT3_BIE
.set Reference_Pin__5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Reference_Pin__5__BYP, CYREG_PRT3_BYP
.set Reference_Pin__5__CTL, CYREG_PRT3_CTL
.set Reference_Pin__5__DM0, CYREG_PRT3_DM0
.set Reference_Pin__5__DM1, CYREG_PRT3_DM1
.set Reference_Pin__5__DM2, CYREG_PRT3_DM2
.set Reference_Pin__5__DR, CYREG_PRT3_DR
.set Reference_Pin__5__INP_DIS, CYREG_PRT3_INP_DIS
.set Reference_Pin__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set Reference_Pin__5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Reference_Pin__5__LCD_EN, CYREG_PRT3_LCD_EN
.set Reference_Pin__5__MASK, 0x20
.set Reference_Pin__5__PC, CYREG_PRT3_PC5
.set Reference_Pin__5__PORT, 3
.set Reference_Pin__5__PRT, CYREG_PRT3_PRT
.set Reference_Pin__5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Reference_Pin__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Reference_Pin__5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Reference_Pin__5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Reference_Pin__5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Reference_Pin__5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Reference_Pin__5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Reference_Pin__5__PS, CYREG_PRT3_PS
.set Reference_Pin__5__SHIFT, 5
.set Reference_Pin__5__SLW, CYREG_PRT3_SLW
.set Reference_Pin__6__AG, CYREG_PRT3_AG
.set Reference_Pin__6__AMUX, CYREG_PRT3_AMUX
.set Reference_Pin__6__BIE, CYREG_PRT3_BIE
.set Reference_Pin__6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Reference_Pin__6__BYP, CYREG_PRT3_BYP
.set Reference_Pin__6__CTL, CYREG_PRT3_CTL
.set Reference_Pin__6__DM0, CYREG_PRT3_DM0
.set Reference_Pin__6__DM1, CYREG_PRT3_DM1
.set Reference_Pin__6__DM2, CYREG_PRT3_DM2
.set Reference_Pin__6__DR, CYREG_PRT3_DR
.set Reference_Pin__6__INP_DIS, CYREG_PRT3_INP_DIS
.set Reference_Pin__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set Reference_Pin__6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Reference_Pin__6__LCD_EN, CYREG_PRT3_LCD_EN
.set Reference_Pin__6__MASK, 0x40
.set Reference_Pin__6__PC, CYREG_PRT3_PC6
.set Reference_Pin__6__PORT, 3
.set Reference_Pin__6__PRT, CYREG_PRT3_PRT
.set Reference_Pin__6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Reference_Pin__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Reference_Pin__6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Reference_Pin__6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Reference_Pin__6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Reference_Pin__6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Reference_Pin__6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Reference_Pin__6__PS, CYREG_PRT3_PS
.set Reference_Pin__6__SHIFT, 6
.set Reference_Pin__6__SLW, CYREG_PRT3_SLW
.set Reference_Pin__7__AG, CYREG_PRT3_AG
.set Reference_Pin__7__AMUX, CYREG_PRT3_AMUX
.set Reference_Pin__7__BIE, CYREG_PRT3_BIE
.set Reference_Pin__7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Reference_Pin__7__BYP, CYREG_PRT3_BYP
.set Reference_Pin__7__CTL, CYREG_PRT3_CTL
.set Reference_Pin__7__DM0, CYREG_PRT3_DM0
.set Reference_Pin__7__DM1, CYREG_PRT3_DM1
.set Reference_Pin__7__DM2, CYREG_PRT3_DM2
.set Reference_Pin__7__DR, CYREG_PRT3_DR
.set Reference_Pin__7__INP_DIS, CYREG_PRT3_INP_DIS
.set Reference_Pin__7__INTTYPE, CYREG_PICU3_INTTYPE7
.set Reference_Pin__7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Reference_Pin__7__LCD_EN, CYREG_PRT3_LCD_EN
.set Reference_Pin__7__MASK, 0x80
.set Reference_Pin__7__PC, CYREG_PRT3_PC7
.set Reference_Pin__7__PORT, 3
.set Reference_Pin__7__PRT, CYREG_PRT3_PRT
.set Reference_Pin__7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Reference_Pin__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Reference_Pin__7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Reference_Pin__7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Reference_Pin__7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Reference_Pin__7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Reference_Pin__7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Reference_Pin__7__PS, CYREG_PRT3_PS
.set Reference_Pin__7__SHIFT, 7
.set Reference_Pin__7__SLW, CYREG_PRT3_SLW
.set Reference_Pin__8__AG, CYREG_PRT0_AG
.set Reference_Pin__8__AMUX, CYREG_PRT0_AMUX
.set Reference_Pin__8__BIE, CYREG_PRT0_BIE
.set Reference_Pin__8__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reference_Pin__8__BYP, CYREG_PRT0_BYP
.set Reference_Pin__8__CTL, CYREG_PRT0_CTL
.set Reference_Pin__8__DM0, CYREG_PRT0_DM0
.set Reference_Pin__8__DM1, CYREG_PRT0_DM1
.set Reference_Pin__8__DM2, CYREG_PRT0_DM2
.set Reference_Pin__8__DR, CYREG_PRT0_DR
.set Reference_Pin__8__INP_DIS, CYREG_PRT0_INP_DIS
.set Reference_Pin__8__INTTYPE, CYREG_PICU0_INTTYPE0
.set Reference_Pin__8__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reference_Pin__8__LCD_EN, CYREG_PRT0_LCD_EN
.set Reference_Pin__8__MASK, 0x01
.set Reference_Pin__8__PC, CYREG_PRT0_PC0
.set Reference_Pin__8__PORT, 0
.set Reference_Pin__8__PRT, CYREG_PRT0_PRT
.set Reference_Pin__8__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reference_Pin__8__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reference_Pin__8__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reference_Pin__8__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reference_Pin__8__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reference_Pin__8__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reference_Pin__8__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reference_Pin__8__PS, CYREG_PRT0_PS
.set Reference_Pin__8__SHIFT, 0
.set Reference_Pin__8__SLW, CYREG_PRT0_SLW
.set Reference_Pin__9__AG, CYREG_PRT0_AG
.set Reference_Pin__9__AMUX, CYREG_PRT0_AMUX
.set Reference_Pin__9__BIE, CYREG_PRT0_BIE
.set Reference_Pin__9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reference_Pin__9__BYP, CYREG_PRT0_BYP
.set Reference_Pin__9__CTL, CYREG_PRT0_CTL
.set Reference_Pin__9__DM0, CYREG_PRT0_DM0
.set Reference_Pin__9__DM1, CYREG_PRT0_DM1
.set Reference_Pin__9__DM2, CYREG_PRT0_DM2
.set Reference_Pin__9__DR, CYREG_PRT0_DR
.set Reference_Pin__9__INP_DIS, CYREG_PRT0_INP_DIS
.set Reference_Pin__9__INTTYPE, CYREG_PICU0_INTTYPE1
.set Reference_Pin__9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reference_Pin__9__LCD_EN, CYREG_PRT0_LCD_EN
.set Reference_Pin__9__MASK, 0x02
.set Reference_Pin__9__PC, CYREG_PRT0_PC1
.set Reference_Pin__9__PORT, 0
.set Reference_Pin__9__PRT, CYREG_PRT0_PRT
.set Reference_Pin__9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reference_Pin__9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reference_Pin__9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reference_Pin__9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reference_Pin__9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reference_Pin__9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reference_Pin__9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reference_Pin__9__PS, CYREG_PRT0_PS
.set Reference_Pin__9__SHIFT, 1
.set Reference_Pin__9__SLW, CYREG_PRT0_SLW

/* ad_interrupt_1 */
.set ad_interrupt_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ad_interrupt_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ad_interrupt_1__INTC_MASK, 0x40
.set ad_interrupt_1__INTC_NUMBER, 6
.set ad_interrupt_1__INTC_PRIOR_NUM, 7
.set ad_interrupt_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set ad_interrupt_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ad_interrupt_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* heart_beat_pin */
.set heart_beat_pin__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set heart_beat_pin__0__MASK, 0x02
.set heart_beat_pin__0__PC, CYREG_PRT2_PC1
.set heart_beat_pin__0__PORT, 2
.set heart_beat_pin__0__SHIFT, 1
.set heart_beat_pin__AG, CYREG_PRT2_AG
.set heart_beat_pin__AMUX, CYREG_PRT2_AMUX
.set heart_beat_pin__BIE, CYREG_PRT2_BIE
.set heart_beat_pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set heart_beat_pin__BYP, CYREG_PRT2_BYP
.set heart_beat_pin__CTL, CYREG_PRT2_CTL
.set heart_beat_pin__DM0, CYREG_PRT2_DM0
.set heart_beat_pin__DM1, CYREG_PRT2_DM1
.set heart_beat_pin__DM2, CYREG_PRT2_DM2
.set heart_beat_pin__DR, CYREG_PRT2_DR
.set heart_beat_pin__INP_DIS, CYREG_PRT2_INP_DIS
.set heart_beat_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set heart_beat_pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set heart_beat_pin__LCD_EN, CYREG_PRT2_LCD_EN
.set heart_beat_pin__MASK, 0x02
.set heart_beat_pin__PORT, 2
.set heart_beat_pin__PRT, CYREG_PRT2_PRT
.set heart_beat_pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set heart_beat_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set heart_beat_pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set heart_beat_pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set heart_beat_pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set heart_beat_pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set heart_beat_pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set heart_beat_pin__PS, CYREG_PRT2_PS
.set heart_beat_pin__SHIFT, 1
.set heart_beat_pin__SLW, CYREG_PRT2_SLW

/* RS_485_TX_ENBABLE */
.set RS_485_TX_ENBABLE__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set RS_485_TX_ENBABLE__0__MASK, 0x40
.set RS_485_TX_ENBABLE__0__PC, CYREG_PRT1_PC6
.set RS_485_TX_ENBABLE__0__PORT, 1
.set RS_485_TX_ENBABLE__0__SHIFT, 6
.set RS_485_TX_ENBABLE__AG, CYREG_PRT1_AG
.set RS_485_TX_ENBABLE__AMUX, CYREG_PRT1_AMUX
.set RS_485_TX_ENBABLE__BIE, CYREG_PRT1_BIE
.set RS_485_TX_ENBABLE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RS_485_TX_ENBABLE__BYP, CYREG_PRT1_BYP
.set RS_485_TX_ENBABLE__CTL, CYREG_PRT1_CTL
.set RS_485_TX_ENBABLE__DM0, CYREG_PRT1_DM0
.set RS_485_TX_ENBABLE__DM1, CYREG_PRT1_DM1
.set RS_485_TX_ENBABLE__DM2, CYREG_PRT1_DM2
.set RS_485_TX_ENBABLE__DR, CYREG_PRT1_DR
.set RS_485_TX_ENBABLE__INP_DIS, CYREG_PRT1_INP_DIS
.set RS_485_TX_ENBABLE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RS_485_TX_ENBABLE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RS_485_TX_ENBABLE__LCD_EN, CYREG_PRT1_LCD_EN
.set RS_485_TX_ENBABLE__MASK, 0x40
.set RS_485_TX_ENBABLE__PORT, 1
.set RS_485_TX_ENBABLE__PRT, CYREG_PRT1_PRT
.set RS_485_TX_ENBABLE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RS_485_TX_ENBABLE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RS_485_TX_ENBABLE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RS_485_TX_ENBABLE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RS_485_TX_ENBABLE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RS_485_TX_ENBABLE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RS_485_TX_ENBABLE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RS_485_TX_ENBABLE__PS, CYREG_PRT1_PS
.set RS_485_TX_ENBABLE__SHIFT, 6
.set RS_485_TX_ENBABLE__SLW, CYREG_PRT1_SLW

/* UART_RX_INTERRUPT */
.set UART_RX_INTERRUPT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RX_INTERRUPT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RX_INTERRUPT__INTC_MASK, 0x01
.set UART_RX_INTERRUPT__INTC_NUMBER, 0
.set UART_RX_INTERRUPT__INTC_PRIOR_NUM, 7
.set UART_RX_INTERRUPT__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RX_INTERRUPT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RX_INTERRUPT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_TX_INTERRUPT */
.set UART_TX_INTERRUPT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TX_INTERRUPT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TX_INTERRUPT__INTC_MASK, 0x02
.set UART_TX_INTERRUPT__INTC_NUMBER, 1
.set UART_TX_INTERRUPT__INTC_PRIOR_NUM, 7
.set UART_TX_INTERRUPT__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_TX_INTERRUPT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TX_INTERRUPT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* modbus_symbol_clock */
.set modbus_symbol_clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set modbus_symbol_clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set modbus_symbol_clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set modbus_symbol_clock__CFG2_SRC_SEL_MASK, 0x07
.set modbus_symbol_clock__INDEX, 0x04
.set modbus_symbol_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set modbus_symbol_clock__PM_ACT_MSK, 0x10
.set modbus_symbol_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set modbus_symbol_clock__PM_STBY_MSK, 0x10

/* modbus_symbol_timer */
.set modbus_symbol_timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set modbus_symbol_timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set modbus_symbol_timer__INTC_MASK, 0x100
.set modbus_symbol_timer__INTC_NUMBER, 8
.set modbus_symbol_timer__INTC_PRIOR_NUM, 7
.set modbus_symbol_timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set modbus_symbol_timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set modbus_symbol_timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* moisture_interval_clock */
.set moisture_interval_clock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set moisture_interval_clock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set moisture_interval_clock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set moisture_interval_clock__CFG2_SRC_SEL_MASK, 0x07
.set moisture_interval_clock__INDEX, 0x05
.set moisture_interval_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set moisture_interval_clock__PM_ACT_MSK, 0x20
.set moisture_interval_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set moisture_interval_clock__PM_STBY_MSK, 0x20

/* moisture_interval_interrupt */
.set moisture_interval_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set moisture_interval_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set moisture_interval_interrupt__INTC_MASK, 0x200
.set moisture_interval_interrupt__INTC_NUMBER, 9
.set moisture_interval_interrupt__INTC_PRIOR_NUM, 7
.set moisture_interval_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set moisture_interval_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set moisture_interval_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 64000000
.set BCLK__BUS_CLK__KHZ, 64000
.set BCLK__BUS_CLK__MHZ, 64
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 1
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000377
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x1000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
