Starting System C Simulation Test Suite


Running test with kIntWordWidth = 8, kVectorSize = 8, kNumVectorLanes = 8export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-1/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:743065 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-1/hls/PECore/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-1/hls/PECore/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_cfcc136a995c286f413f610cc95171097744_0/.sif/solIndex_2_4f6c2d07-3ecb-4ab2-8740-9e2694bc82a9.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__ActVectorType_Connections__--_f8931ad76ffb6ac9f7ea161f6bb350317b4b_0/.sif/solIndex_2_37b2c974-8749-4ee0-8136-a1fb0f3c3114.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_dba5fdc43d4e35b8d80b783b9c88ea678be4_0/.sif/solIndex_2_c628f998-dd4e-4004-a44d-3a58d07a8144.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_200036763fd4d5f3b529d1957ece3ad075be_0/.sif/solIndex_2_b0e6152a-18e4-4c31-b02e-66d509f302bf.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_155ddaf253d172c33922c6d5a25869539270_0/.sif/solIndex_2_254d34a0-bd1b-4b6d-a7e6-37e507d0bb3e.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = PECore
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-1/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_PECore_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_PECore_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_PECore_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 13:43:05 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/cc
# s_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: .538 seconds to compile + .241 seconds to elab + 5.665 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 13:43:26 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 34 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module PECore_mgc_mul4acc_pipe
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_PECoreRun
# recompiling module PECore_mgc_shift_l_v5
# recompiling module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_input_port_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_wait_dp
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::DirectToMarshalledInPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# All of 34 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/u3tGZ_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/vrVdU_d.o objs/uA5Lv_d.o objs/q2vz4_d.o objs/GNxEm_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/GdI28_d.o objs/WVekD_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/Tkvgg_d.o objs/gjf0
# U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/HBih8_d.o objs/eny0H_d.o objs/rEa74_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/kwkS8_d.o objs/bNMwG_d.o objs/u0CQu_d.o objs/ZFFED_d.o objs/wHink_d.o objs/EhGrC_d.o objs/TkyIx_d.o objs/eLAJP_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-202
# 3.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: 5.074 seconds to compile + .450 seconds to elab + 1.728 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 15 13:43 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/PECore.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/PECore.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/PECore.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# ActPort Computed value = 10402 and expected value = 10414
# ActPort Computed value = 11963 and expected value = 11976
# ActPort Computed value = 11976 and expected value = 11990
# ActPort Computed value = 8378 and expected value = 8387
# ActPort Computed value = 9028 and expected value = 9038
# ActPort Computed value = 7396 and expected value = 7404
# ActPort Computed value = 4696 and expected value = 4702
# ActPort Computed value = 12736 and expected value = 12750
# Dest: Difference observed in compute Act and expected value 0.112994%
# TESTBENCH PASS
# "concat_sim_PECore.v", 11942: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 11948: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 11953: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM_3: Antecedent of the implication never satisfied.
# Simulation complete, time is 278000 ps.
# sysc_skeleton.v, 390 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 278000 ps
# CPU Time:      0.280 seconds;       Data structure size:   9.3Mb
# Thu Jan 15 13:43:39 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# > exit


Running test with kIntWordWidth = 8, kVectorSize = 8, kNumVectorLanes = 16export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-1/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:826733 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-1/hls/PECore/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-1/hls/PECore/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_7ac874132689d2b5720222fd860f51cd7744_0/.sif/solIndex_2_85aeb7ad-29d2-4e38-a2c0-3ba6de13a62a.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__ActVectorType_Connections__--_3240dc818ebda6821e4b137461b698847b64_0/.sif/solIndex_2_9893c895-e4e6-4f46-ab71-d20bbbdd3958.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_e7b4286172d90dce41cc235071f2ed548be4_0/.sif/solIndex_2_8edbfd9f-a358-48a7-aa6a-8f63f4ded614.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_e7b4286172d90dce41cc235071f2ed548be4_0/.sif/solIndex_2_8edbfd9f-a358-48a7-aa6a-8f63f4ded614.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_51216973019e3b9315b2e7324862950975be_0/.sif/solIndex_2_18dc9d03-b729-4d5a-8828-64b029fa4be1.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_51216973019e3b9315b2e7324862950975be_0/.sif/solIndex_2_18dc9d03-b729-4d5a-8828-64b029fa4be1.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_232884200ad660ee2c7912e06fcb93c59270_0/.sif/solIndex_2_f94526c5-5999-4790-8c9a-a02e83d60f66.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_232884200ad660ee2c7912e06fcb93c59270_0/.sif/solIndex_2_f94526c5-5999-4790-8c9a-a02e83d60f66.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = PECore
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-1/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_PECore_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_PECore_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_PECore_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 14:24:04 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/cc
# s_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: .517 seconds to compile + .237 seconds to elab + 5.586 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 14:24:18 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 42 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module PECore_mgc_mul4acc_pipe
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_64_4096_1_4096_64_1_gen
# recompiling module PECore_PECore_PECoreRun
# recompiling module PECore_mgc_shift_l_v5
# recompiling module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_input_port_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_wait_dp
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::DirectToMarshalledInPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# All of 42 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/u3tGZ_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/vrVdU_d.o objs/uA5Lv_d.o objs/q2vz4_d.o objs/GNxEm_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/ZVC0e_d.o objs/DN9nE_d.o objs/GdI28_d.o objs/WVekD_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYI
# K_d.o objs/cJs94_d.o objs/Tkvgg_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/ggmsA_d.o objs/SuTrD_d.o objs/nnwcf_d.o objs/HBih8_d.o objs/eny0H_d.o objs/rEa74_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/kYjyI_d.o objs/TS6C4_d.o objs/iKtzy_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/kwkS8_d.o objs/bNMwG_d.o objs/u0CQu_d.o objs/ZFFED_d.o objs/wHink_d.o objs/EhGrC_d.o objs/TkyIx_d.o objs/eLAJP_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -l
# bfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: 7.675 seconds to compile + .495 seconds to elab + 1.714 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 15 14:24 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/PECore.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/PECore.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/PECore.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# ActPort Computed value = 5137 and expected value = 5142
# ActPort Computed value = 10538 and expected value = 10550
# ActPort Computed value = 8157 and expected value = 8166
# ActPort Computed value = 3614 and expected value = 3618
# ActPort Computed value = 10224 and expected value = 10235
# ActPort Computed value = 6380 and expected value = 6387
# ActPort Computed value = 3927 and expected value = 3931
# ActPort Computed value = 8966 and expected value = 8976
# ActPort Computed value = 6674 and expected value = 6681
# ActPort Computed value = 5829 and expected value = 5836
# ActPort Computed value = 5796 and expected value = 5802
# ActPort Computed value = 9274 and expected value = 9284
# ActPort Computed value = 9037 and expected value = 9047
# ActPort Computed value = 6385 and expected value = 6392
# ActPort Computed value = 4309 and expected value = 4314
# ActPort Computed value = 4840 and expected value = 4845
# Dest: Difference observed in compute Act and expected value 0.108561%
# TESTBENCH PASS
# "concat_sim_PECore.v", 18103: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 18109: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 18114: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM_3: Antecedent of the implication never satisfied.
# Simulation complete, time is 326000 ps.
# sysc_skeleton.v, 390 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 326000 ps
# CPU Time:      0.280 seconds;       Data structure size:  10.3Mb
# Thu Jan 15 14:24:33 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# > exit


Running test with kIntWordWidth = 8, kVectorSize = 16, kNumVectorLanes = 8export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-1/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:878957 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-1/hls/PECore/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-1/hls/PECore/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_cfcc136a995c286f413f610cc95171097744_0/.sif/solIndex_2_4f6c2d07-3ecb-4ab2-8740-9e2694bc82a9.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__ActVectorType_Connections__--_f8931ad76ffb6ac9f7ea161f6bb350317b4b_0/.sif/solIndex_2_37b2c974-8749-4ee0-8136-a1fb0f3c3114.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_46029ba67196a9a827645be001601d018bed_0/.sif/solIndex_2_806add81-63bb-4325-8a23-60e1b91ef1b8.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_46029ba67196a9a827645be001601d018bed_0/.sif/solIndex_2_806add81-63bb-4325-8a23-60e1b91ef1b8.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_d537a643f8c067b7cb4e50d463e4e176757d_0/.sif/solIndex_2_d8b37624-fc70-49c7-a066-5ddfec850f6d.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_d537a643f8c067b7cb4e50d463e4e176757d_0/.sif/solIndex_2_d8b37624-fc70-49c7-a066-5ddfec850f6d.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_8d672176830cbc46bdd3f54ff521a88e922f_0/.sif/solIndex_2_f6870759-fa18-45bb-bfbb-a50969fa823f.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_8d672176830cbc46bdd3f54ff521a88e922f_0/.sif/solIndex_2_f6870759-fa18-45bb-bfbb-a50969fa823f.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = PECore
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-1/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_PECore_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_PECore_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_PECore_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 14:44:56 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/cc
# s_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: .535 seconds to compile + .251 seconds to elab + 5.582 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 14:45:11 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 34 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module PECore_mgc_mul4acc_pipe
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_PECoreRun
# recompiling module PECore_mgc_shift_l_v5
# recompiling module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_input_port_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_wait_dp
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::DirectToMarshalledInPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# All of 34 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/FDHeB_d.o objs/V9PFA_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/ZgHc3_d.o objs/q2vz4_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/gcK4B_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Nd
# q_d.o objs/eny0H_d.o objs/rEa74_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/kwkS8_d.o objs/mV75v_d.o objs/F2DhM_d.o objs/bNMwG_d.o objs/u0CQu_d.o objs/ZFFED_d.o objs/EhGrC_d.o objs/xv4Cj_d.o objs/P7Ye5_d.o objs/TkyIx_d.o objs/eLAJP_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-202
# 3.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: 4.484 seconds to compile + .458 seconds to elab + 1.730 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 15 14:45 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/PECore.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/PECore.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/PECore.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# ActPort Computed value = 25497 and expected value = 25525
# ActPort Computed value = 26090 and expected value = 26119
# ActPort Computed value = 15967 and expected value = 15984
# ActPort Computed value = 26924 and expected value = 26954
# ActPort Computed value = 11954 and expected value = 11967
# ActPort Computed value = 25904 and expected value = 25933
# ActPort Computed value = 22622 and expected value = 22647
# ActPort Computed value = 24462 and expected value = 24488
# Dest: Difference observed in compute Act and expected value 0.109426%
# TESTBENCH PASS
# "concat_sim_PECore.v", 10452: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 10458: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 10463: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM_3: Antecedent of the implication never satisfied.
# Simulation complete, time is 278000 ps.
# sysc_skeleton.v, 390 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 278000 ps
# CPU Time:      0.260 seconds;       Data structure size:   9.7Mb
# Thu Jan 15 14:45:23 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# > exit


Running test with kIntWordWidth = 8, kVectorSize = 16, kNumVectorLanes = 16export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-1/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:968405 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-1/hls/PECore/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-1/hls/PECore/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_7ac874132689d2b5720222fd860f51cd7744_0/.sif/solIndex_2_85aeb7ad-29d2-4e38-a2c0-3ba6de13a62a.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__ActVectorType_Connections__--_3240dc818ebda6821e4b137461b698847b64_0/.sif/solIndex_2_9893c895-e4e6-4f46-ab71-d20bbbdd3958.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_5350309834c56dd679a9d650671340208bed_0/.sif/solIndex_2_c82d04c8-889e-48f5-b41e-5f2e8d06de74.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_0c9cb7fde2cf51ba90d668edb4b83913757d_0/.sif/solIndex_2_fe00fa33-6c9d-411c-8537-3cdc2ee99410.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_fcc08af2442bbdc17e60d164d34db948922f_0/.sif/solIndex_2_e7f10cf4-1321-40e1-848d-a023de00f40b.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = PECore
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-1/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_PECore_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_PECore_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_PECore_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 15:26:02 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/cc
# s_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: .574 seconds to compile + .244 seconds to elab + 5.601 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 15:26:16 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 42 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module PECore_mgc_mul4acc_pipe
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_PECoreRun
# recompiling module PECore_mgc_shift_l_v5
# recompiling module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_input_port_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_wait_dp
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::DirectToMarshalledInPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# All of 42 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/FDHeB_d.o objs/V9PFA_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/ZgHc3_d.o objs/q2vz4_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/gcK4B_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/PNPjS_d.o objs/GLuu
# J_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/eny0H_d.o objs/kGCdi_d.o objs/WZyR4_d.o objs/rEa74_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o objs/RWt9L_d.o objs/bHZa5_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/kwkS8_d.o objs/mV75v_d.o objs/bzhn6_d.o objs/F2DhM_d.o objs/bNMwG_d.o objs/u0CQu_d.o objs/ZFFED_d.o objs/EhGrC_d.o objs/xv4Cj_d.o objs/B0Hyw_d.o objs/P7Ye5_d.o objs/TkyIx_d.o objs/eLAJP_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -l
# bfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: 7.714 seconds to compile + .508 seconds to elab + 1.734 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 15 15:26 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/PECore.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/PECore.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/PECore.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# ActPort Computed value = 18724 and expected value = 18744
# ActPort Computed value = 23280 and expected value = 23306
# ActPort Computed value = 14288 and expected value = 14304
# ActPort Computed value = 17685 and expected value = 17704
# ActPort Computed value = 10894 and expected value = 10906
# ActPort Computed value = 21104 and expected value = 21127
# ActPort Computed value = 13714 and expected value = 13729
# ActPort Computed value = 18397 and expected value = 18417
# ActPort Computed value = 20324 and expected value = 20347
# ActPort Computed value = 18502 and expected value = 18523
# ActPort Computed value = 19422 and expected value = 19444
# ActPort Computed value = 13165 and expected value = 13179
# ActPort Computed value = 18399 and expected value = 18419
# ActPort Computed value = 18725 and expected value = 18746
# ActPort Computed value = 15164 and expected value = 15181
# ActPort Computed value = 16432 and expected value = 16450
# Dest: Difference observed in compute Act and expected value 0.110124%
# TESTBENCH PASS
# "concat_sim_PECore.v", 17158: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 17164: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 17169: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM_3: Antecedent of the implication never satisfied.
# Simulation complete, time is 326000 ps.
# sysc_skeleton.v, 390 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 326000 ps
# CPU Time:      0.310 seconds;       Data structure size:  11.2Mb
# Thu Jan 15 15:26:31 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# > exit


Running test with kIntWordWidth = 16, kVectorSize = 8, kNumVectorLanes = 8export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-1/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:1021680 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-1/hls/PECore/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-1/hls/PECore/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_cfcc136a995c286f413f610cc95171097744_0/.sif/solIndex_2_4f6c2d07-3ecb-4ab2-8740-9e2694bc82a9.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__ActVectorType_Connections__--_f8931ad76ffb6ac9f7ea161f6bb350317b4b_0/.sif/solIndex_2_37b2c974-8749-4ee0-8136-a1fb0f3c3114.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_a33112260835f2ffdaf23526dfe4232e8bed_0/.sif/solIndex_2_8a6567b5-8fb3-431c-8994-de2446df518b.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_a33112260835f2ffdaf23526dfe4232e8bed_0/.sif/solIndex_2_8a6567b5-8fb3-431c-8994-de2446df518b.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_d537a643f8c067b7cb4e50d463e4e176757d_0/.sif/solIndex_2_d8b37624-fc70-49c7-a066-5ddfec850f6d.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_8d672176830cbc46bdd3f54ff521a88e922f_0/.sif/solIndex_2_f6870759-fa18-45bb-bfbb-a50969fa823f.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = PECore
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-1/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_PECore_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_PECore_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_PECore_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 15:49:24 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/cc
# s_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: .553 seconds to compile + .252 seconds to elab + 5.731 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 15:49:39 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 33 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module PECore_mgc_mul2add1_pipe
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_mgc_shift_l_v5
# recompiling module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_input_port_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_wait_dp
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::DirectToMarshalledInPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# All of 33 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/FDHeB_d.o objs/V9PFA_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/ZgHc3_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/gcK4B_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/SqtP
# y_d.o objs/eny0H_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/kwkS8_d.o objs/mV75v_d.o objs/F2DhM_d.o objs/bNMwG_d.o objs/u0CQu_d.o objs/ZFFED_d.o objs/EhGrC_d.o objs/xv4Cj_d.o objs/P7Ye5_d.o objs/TkyIx_d.o objs/eLAJP_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/li
# b/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: 3.853 seconds to compile + .458 seconds to elab + 1.740 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 15 15:49 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/PECore.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/PECore.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/PECore.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# ActPort Computed value = 609936200 and expected value = 610607033
# ActPort Computed value = 553830288 and expected value = 554439413
# ActPort Computed value = 461121957 and expected value = 461629118
# ActPort Computed value = 617617470 and expected value = 618296751
# ActPort Computed value = 195859916 and expected value = 196075331
# ActPort Computed value = 562307359 and expected value = 562925808
# ActPort Computed value = 231962943 and expected value = 232218065
# ActPort Computed value = 481393355 and expected value = 481922811
# Dest: Difference observed in compute Act and expected value 0.109863%
# TESTBENCH PASS
# "concat_sim_PECore.v", 9406: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 9412: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 9417: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM_3: Antecedent of the implication never satisfied.
# Simulation complete, time is 280000 ps.
# sysc_skeleton.v, 390 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 280000 ps
# CPU Time:      0.280 seconds;       Data structure size:   9.6Mb
# Thu Jan 15 15:49:50 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# > exit


Running test with kIntWordWidth = 16, kVectorSize = 8, kNumVectorLanes = 16export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-1/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:1100174 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-1/hls/PECore/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-1/hls/PECore/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_7ac874132689d2b5720222fd860f51cd7744_0/.sif/solIndex_2_85aeb7ad-29d2-4e38-a2c0-3ba6de13a62a.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__ActVectorType_Connections__--_3240dc818ebda6821e4b137461b698847b64_0/.sif/solIndex_2_9893c895-e4e6-4f46-ab71-d20bbbdd3958.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_701950ae1cd76254fc28b898c69b94ed8bed_0/.sif/solIndex_2_4334fffd-ee48-43cf-b844-95cf36587c75.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_701950ae1cd76254fc28b898c69b94ed8bed_0/.sif/solIndex_2_4334fffd-ee48-43cf-b844-95cf36587c75.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_0c9cb7fde2cf51ba90d668edb4b83913757d_0/.sif/solIndex_2_fe00fa33-6c9d-411c-8537-3cdc2ee99410.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_fcc08af2442bbdc17e60d164d34db948922f_0/.sif/solIndex_2_e7f10cf4-1321-40e1-848d-a023de00f40b.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = PECore
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-1/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_PECore_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_PECore_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_PECore_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 16:33:09 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/cc
# s_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: .527 seconds to compile + .248 seconds to elab + 5.518 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 16:33:23 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 41 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module PECore_mgc_mul2add1_pipe
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_128_4096_1_4096_128_1_gen
# recompiling module PECore_mgc_shift_l_v5
# recompiling module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_input_port_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_wait_dp
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::DirectToMarshalledInPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# All of 41 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/FDHeB_d.o objs/V9PFA_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/ZgHc3_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/gcK4B_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/PNPjS_d.o objs/GLuuJ_d.o objs/H9Z7
# T_d.o objs/G4Ndq_d.o objs/SqtPy_d.o objs/eny0H_d.o objs/kGCdi_d.o objs/WZyR4_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o objs/RWt9L_d.o objs/bHZa5_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/kwkS8_d.o objs/mV75v_d.o objs/bzhn6_d.o objs/F2DhM_d.o objs/bNMwG_d.o objs/u0CQu_d.o objs/ZFFED_d.o objs/EhGrC_d.o objs/xv4Cj_d.o objs/B0Hyw_d.o objs/P7Ye5_d.o objs/TkyIx_d.o objs/eLAJP_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug 
# -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: 6.511 seconds to compile + .487 seconds to elab + 1.748 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 15 16:33 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/PECore.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/PECore.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/PECore.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# ActPort Computed value = 526779391 and expected value = 527358765
# ActPort Computed value = 637234698 and expected value = 637935555
# ActPort Computed value = 503412344 and expected value = 503966018
# ActPort Computed value = 326287006 and expected value = 326645870
# ActPort Computed value = 347052699 and expected value = 347434401
# ActPort Computed value = 549584472 and expected value = 550188927
# ActPort Computed value = 134980375 and expected value = 135128832
# ActPort Computed value = 552544389 and expected value = 553152100
# ActPort Computed value = 438820506 and expected value = 439303139
# ActPort Computed value = 489485165 and expected value = 490023521
# ActPort Computed value = 588383411 and expected value = 589030539
# ActPort Computed value = 395154656 and expected value = 395589263
# ActPort Computed value = 663984064 and expected value = 664714341
# ActPort Computed value = 618346290 and expected value = 619026372
# ActPort Computed value = 323675071 and expected value = 324031062
# ActPort Computed value = 406784475 and expected value = 407231873
# Dest: Difference observed in compute Act and expected value 0.109863%
# TESTBENCH PASS
# "concat_sim_PECore.v", 15202: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 15208: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 15213: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM_3: Antecedent of the implication never satisfied.
# Simulation complete, time is 328000 ps.
# sysc_skeleton.v, 390 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 328000 ps
# CPU Time:      0.320 seconds;       Data structure size:  11.1Mb
# Thu Jan 15 16:33:37 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# > exit


Running test with kIntWordWidth = 16, kVectorSize = 16, kNumVectorLanes = 8export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-1/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:1140163 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-1/hls/PECore/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-1/hls/PECore/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_cfcc136a995c286f413f610cc95171097744_0/.sif/solIndex_2_4f6c2d07-3ecb-4ab2-8740-9e2694bc82a9.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__ActVectorType_Connections__--_f8931ad76ffb6ac9f7ea161f6bb350317b4b_0/.sif/solIndex_2_37b2c974-8749-4ee0-8136-a1fb0f3c3114.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_a04fe88531e4b08f4bb49542343dfb718bee_0/.sif/solIndex_2_6e8ebc7b-1133-40eb-af52-da0b0afac564.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_a04fe88531e4b08f4bb49542343dfb718bee_0/.sif/solIndex_2_6e8ebc7b-1133-40eb-af52-da0b0afac564.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_746df2f82dd292653ed36d6aed96fd29757d_0/.sif/solIndex_2_bf508bb4-5408-44dd-b6be-1fe5ab0a9b69.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_746df2f82dd292653ed36d6aed96fd29757d_0/.sif/solIndex_2_bf508bb4-5408-44dd-b6be-1fe5ab0a9b69.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_b6959d09208f625edf30eaf777fff5dd922f_0/.sif/solIndex_2_0bbbbdc4-c097-48f4-a27a-689f22d19060.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_b6959d09208f625edf30eaf777fff5dd922f_0/.sif/solIndex_2_0bbbbdc4-c097-48f4-a27a-689f22d19060.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = PECore
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-1/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_PECore_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_PECore_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_PECore_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 16:51:27 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/cc
# s_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: .533 seconds to compile + .239 seconds to elab + 5.591 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 16:51:42 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 34 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module PECore_mgc_mul2add1_pipe
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_mgc_mul_pipe
# recompiling module PECore_mgc_shift_l_v5
# recompiling module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_input_port_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_wait_dp
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::DirectToMarshalledInPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# All of 34 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/rVxd8_d.o objs/i7txj_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/nMbs7_d.o objs/uIm5Q_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/VT5uC_d.o objs/ZmVAR_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/fM9CB_d.o objs/reYIK_d.o objs/gjf0
# U_d.o objs/H9Z7T_d.o objs/iKUtf_d.o objs/G4Ndq_d.o objs/SqtPy_d.o objs/eny0H_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/kwkS8_d.o objs/bNMwG_d.o objs/u0CQu_d.o objs/ZFFED_d.o objs/EhGrC_d.o objs/ihhe8_d.o objs/TkyIx_d.o objs/eLAJP_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-202
# 3.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: 4.404 seconds to compile + .462 seconds to elab + 1.733 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 15 16:51 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/PECore.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/PECore.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/PECore.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# ActPort Computed value = 988094283 and expected value = 989181030
# ActPort Computed value = 1117412442 and expected value = 1118641419
# ActPort Computed value = 619266590 and expected value = 619947685
# ActPort Computed value = 863034613 and expected value = 863983814
# ActPort Computed value = 654298459 and expected value = 655018084
# ActPort Computed value = 600669966 and expected value = 601330608
# ActPort Computed value = 797209485 and expected value = 798086289
# ActPort Computed value = 938524834 and expected value = 939557062
# Dest: Difference observed in compute Act and expected value 0.109863%
# TESTBENCH PASS
# "concat_sim_PECore.v", 10298: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 10304: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 10309: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM_3: Antecedent of the implication never satisfied.
# Simulation complete, time is 281000 ps.
# sysc_skeleton.v, 390 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 281000 ps
# CPU Time:      0.290 seconds;       Data structure size:  10.8Mb
# Thu Jan 15 16:51:53 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# > exit


Running test with kIntWordWidth = 16, kVectorSize = 16, kNumVectorLanes = 16export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-1/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:1227935 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-1/hls/PECore/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-1/hls/PECore/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_7ac874132689d2b5720222fd860f51cd7744_0/.sif/solIndex_2_85aeb7ad-29d2-4e38-a2c0-3ba6de13a62a.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__ActVectorType_Connections__--_3240dc818ebda6821e4b137461b698847b64_0/.sif/solIndex_2_9893c895-e4e6-4f46-ab71-d20bbbdd3958.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_b473672fd4c48d153ec89607ceea0d1f8bee_0/.sif/solIndex_2_06cd60af-818d-41cc-9619-220dce429dfb.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_spec__StreamType_Connections__SYN_--_b473672fd4c48d153ec89607ceea0d1f8bee_0/.sif/solIndex_2_06cd60af-818d-41cc-9619-220dce429dfb.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_27681492a0ba90846abb14265f47504b757d_0/.sif/solIndex_2_64b9c59b-bd30-4fdd-99ae-73b3992d1825.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_27681492a0ba90846abb14265f47504b757d_0/.sif/solIndex_2_64b9c59b-bd30-4fdd-99ae-73b3992d1825.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_0a2d5ff0b91211fa1dfd3f8cbf2c967e922f_0/.sif/solIndex_2_bd47d446-f60a-4e24-b8ef-8832401312f3.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-1/hls/PECore/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_0a2d5ff0b91211fa1dfd3f8cbf2c967e922f_0/.sif/solIndex_2_bd47d446-f60a-4e24-b8ef-8832401312f3.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = PECore
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-1/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_PECore_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_PECore_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_PECore_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 17:39:36 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/cc
# s_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: .548 seconds to compile + .248 seconds to elab + 5.748 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 15 17:39:51 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 42 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module PECore_mgc_mul2add1_pipe
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_256_4096_1_4096_256_1_gen
# recompiling module PECore_mgc_mul_pipe
# recompiling module PECore_mgc_shift_l_v5
# recompiling module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_input_port_PopNB_mioi
# recompiling module PECore_PECore_PECoreRun_wait_dp
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::DirectToMarshalledInPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# All of 42 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# if [ -x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/rVxd8_d.o objs/R9UmC_d.o objs/i7txj_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/nMbs7_d.o objs/s1bxP_d.o objs/uIm5Q_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/VT5uC_d.o objs/ZmVAR_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/fM9C
# B_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/iKUtf_d.o objs/G4Ndq_d.o objs/SqtPy_d.o objs/eny0H_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o amcQwB.o objs/amcQw_d.o objs/E6zcM_d.o objs/TjbFT_d.o objs/R42QI_d.o objs/kwkS8_d.o objs/MU5yB_d.o objs/LQTGI_d.o objs/bNMwG_d.o objs/u0CQu_d.o objs/ZFFED_d.o objs/EhGrC_d.o objs/ihhe8_d.o objs/TkyIx_d.o objs/CvF6J_d.o objs/UIUWK_d.o objs/eLAJP_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sysc/libconcat_sim_PECore_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -l
# bfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs'
# CPU time: 7.830 seconds to compile + .507 seconds to elab + 1.804 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_PECore_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/PECore.v1/scverify/concat_sim_PECore_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 15 17:40 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/PECore.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/PECore.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/PECore.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# ActPort Computed value = 719643549 and expected value = 720435043
# ActPort Computed value = 842716241 and expected value = 843643095
# ActPort Computed value = 601158843 and expected value = 601820022
# ActPort Computed value = 582577655 and expected value = 583218398
# ActPort Computed value = 736215732 and expected value = 737025453
# ActPort Computed value = 524427522 and expected value = 525004309
# ActPort Computed value = 468675940 and expected value = 469191409
# ActPort Computed value = 1132039385 and expected value = 1133284449
# ActPort Computed value = 902779655 and expected value = 903772569
# ActPort Computed value = 551966252 and expected value = 552573327
# ActPort Computed value = 1106690808 and expected value = 1107907992
# ActPort Computed value = 645869130 and expected value = 646579483
# ActPort Computed value = 733578286 and expected value = 734385106
# ActPort Computed value = 878897800 and expected value = 879864448
# ActPort Computed value = 658701853 and expected value = 659426321
# ActPort Computed value = 858440343 and expected value = 859384491
# Dest: Difference observed in compute Act and expected value 0.109863%
# TESTBENCH PASS
# "concat_sim_PECore.v", 16545: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 16551: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds_3: Antecedent of the implication never satisfied.
# "concat_sim_PECore.v", 16556: sc_main.tb.dut.ccs_rtl.dut_inst.PECore_PECoreRun_inst.PECore_PECoreRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM_3: Antecedent of the implication never satisfied.
# Simulation complete, time is 329000 ps.
# sysc_skeleton.v, 390 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 329000 ps
# CPU Time:      0.370 seconds;       Data structure size:  13.4Mb
# Thu Jan 15 17:40:07 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-1/hls/PECore/Catapult/PECore.v1'
# > exit


======================================================================
                         TEST SUITE SUMMARY                         
======================================================================
kIntWordWidth   | kVectorSize  | kNumVectorLanes | Status   | Difference (%) 
--------------------------------------------------------------------------------
8               | 8            | 8               | PASSED   | 0.112994       
8               | 8            | 16              | PASSED   | 0.108561       
8               | 16           | 8               | PASSED   | 0.109426       
8               | 16           | 16              | PASSED   | 0.110124       
16              | 8            | 8               | PASSED   | 0.109863       
16              | 8            | 16              | PASSED   | 0.109863       
16              | 16           | 8               | PASSED   | 0.109863       
16              | 16           | 16              | PASSED   | 0.109863       

Test Passed
