<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200')">rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2129.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2129.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2129.html#Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204705"  onclick="showContent('inst_tag_204705')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 71.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204705_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204705_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204705_Toggle" > 52.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204705_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204697"  onclick="showContent('inst_tag_204697')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204697_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204697_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204697_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204697_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204698"  onclick="showContent('inst_tag_204698')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204698_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204698_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204698_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204698_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204699"  onclick="showContent('inst_tag_204699')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204699_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204699_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204699_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204699_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204700"  onclick="showContent('inst_tag_204700')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204700_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204700_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204700_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204700_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204703"  onclick="showContent('inst_tag_204703')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204703_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204703_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204703_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204703_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204706"  onclick="showContent('inst_tag_204706')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204706_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204706_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204706_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204706_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204707"  onclick="showContent('inst_tag_204707')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204707_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204707_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204707_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204707_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204708"  onclick="showContent('inst_tag_204708')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204708_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204708_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204708_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204708_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204704"  onclick="showContent('inst_tag_204704')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204704_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204704_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204704_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204704_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204701"  onclick="showContent('inst_tag_204701')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204701_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204701_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2129.html#inst_tag_204701_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204701_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2129.html#inst_tag_204702"  onclick="showContent('inst_tag_204702')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204702_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204702_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2129.html#inst_tag_204702_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204702_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_204705'>
<hr>
<a name="inst_tag_204705"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204705_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204705_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204705_Toggle" > 52.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204705_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 89.06</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.64</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod974.html#inst_tag_72866" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204697'>
<hr>
<a name="inst_tag_204697"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204697" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204697_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204697_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204697_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204697_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1235.html#inst_tag_79437" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204698'>
<hr>
<a name="inst_tag_204698"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204698" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204698_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204698_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204698_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204698_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_10576" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204699'>
<hr>
<a name="inst_tag_204699"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204699" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204699_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204699_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204699_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204699_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.39</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.95</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_10577" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204700'>
<hr>
<a name="inst_tag_204700"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204700_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204700_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204700_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204700_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 89.29</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.53</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod974.html#inst_tag_72865" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204703'>
<hr>
<a name="inst_tag_204703"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204703_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204703_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204703_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204703_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1235.html#inst_tag_79440" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204706'>
<hr>
<a name="inst_tag_204706"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204706_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204706_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204706_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204706_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_10579" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204707'>
<hr>
<a name="inst_tag_204707"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204707" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204707_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204707_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204707_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204707_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 89.73</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod974.html#inst_tag_72867" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204708'>
<hr>
<a name="inst_tag_204708"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204708" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204708_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2129.html#inst_tag_204708_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204708_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2129.html#inst_tag_204708_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 89.73</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod974.html#inst_tag_72868" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204704'>
<hr>
<a name="inst_tag_204704"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204704_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204704_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2129.html#inst_tag_204704_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204704_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_10578" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204701'>
<hr>
<a name="inst_tag_204701"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204701_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204701_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2129.html#inst_tag_204701_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204701_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.80</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.57</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1235.html#inst_tag_79438" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204702'>
<hr>
<a name="inst_tag_204702"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204702_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204702_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2129.html#inst_tag_204702_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2129.html#inst_tag_204702_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.80</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.57</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1235.html#inst_tag_79439" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2129.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2129.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2129.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2129.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204705'>
<a name="inst_tag_204705_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204705_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204705_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">26</td>
<td class="rt">52.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">26</td>
<td class="rt">52.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204705_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204697'>
<a name="inst_tag_204697_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204697" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204697_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204697" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204697_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204697" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204697_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204697" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204698'>
<a name="inst_tag_204698_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204698" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204698_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204698" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204698_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204698" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204698_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204698" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204699'>
<a name="inst_tag_204699_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204699" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204699_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204699" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204699_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204699" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204699_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204699" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204700'>
<a name="inst_tag_204700_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204700_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204700_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204700_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204703'>
<a name="inst_tag_204703_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204703_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204703_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204703_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204706'>
<a name="inst_tag_204706_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204706_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204706_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204706_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204707'>
<a name="inst_tag_204707_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204707" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204707_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204707" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204707_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204707" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204707_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204707" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204708'>
<a name="inst_tag_204708_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204708" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204708_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204708" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204708_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204708" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204708_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204708" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204704'>
<a name="inst_tag_204704_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204704_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204704_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">15</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">15</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204704_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204701'>
<a name="inst_tag_204701_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204701_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204701_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204701_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204702'>
<a name="inst_tag_204702_Line"></a>
<b>Line Coverage for Instance : <a href="mod2129.html#inst_tag_204702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204702_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2129.html#inst_tag_204702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204702_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2129.html#inst_tag_204702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204702_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2129.html#inst_tag_204702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_204697">
    <li>
      <a href="#inst_tag_204697_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204697_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204697_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204697_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204698">
    <li>
      <a href="#inst_tag_204698_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204698_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204698_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204698_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204699">
    <li>
      <a href="#inst_tag_204699_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204699_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204699_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204699_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204700">
    <li>
      <a href="#inst_tag_204700_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204700_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204700_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204700_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204701">
    <li>
      <a href="#inst_tag_204701_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204701_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204701_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204701_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204702">
    <li>
      <a href="#inst_tag_204702_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204702_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204702_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204702_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204703">
    <li>
      <a href="#inst_tag_204703_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204703_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204703_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204703_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204704">
    <li>
      <a href="#inst_tag_204704_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204704_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204704_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204704_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204705">
    <li>
      <a href="#inst_tag_204705_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204705_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204705_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204705_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204706">
    <li>
      <a href="#inst_tag_204706_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204706_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204706_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204706_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204707">
    <li>
      <a href="#inst_tag_204707_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204707_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204707_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204707_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204708">
    <li>
      <a href="#inst_tag_204708_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204708_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204708_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204708_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
