strict digraph "" {
	node [label="\N"];
	"Leaf_453:AL"	 [def_var="['Fifo_rd_retry']",
		label="Leaf_453:AL"];
	"455:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57c550>",
		fillcolor=cadetblue,
		label="455:BS
Fifo_rd_retry = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57c550>]",
		style=filled,
		typ=BlockingSubstitution];
	"455:BS" -> "Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"454:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a57c750>",
		fillcolor=springgreen,
		label="454:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"454:IF" -> "455:BS"	 [cond="['Current_state', 'StateJam']",
		label="(Current_state == StateJam)",
		lineno=454];
	"457:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57c790>",
		fillcolor=cadetblue,
		label="457:BS
Fifo_rd_retry = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57c790>]",
		style=filled,
		typ=BlockingSubstitution];
	"454:IF" -> "457:BS"	 [cond="['Current_state', 'StateJam']",
		label="!((Current_state == StateJam))",
		lineno=454];
	"457:BS" -> "Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"453:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f104a57c9d0>",
		clk_sens=False,
		fillcolor=gold,
		label="453:AL",
		sens="['Current_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateJam', 'Current_state']"];
	"453:AL" -> "454:IF"	 [cond="[]",
		lineno=None];
}
