<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv</a>
defines: 
time_elapsed: 0.956s
ram usage: 37932 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbyf2wp6u/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:1</a>: No timescale set for &#34;ma&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:10</a>: No timescale set for &#34;mb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:1</a>: Compile module &#34;work@ma&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:10</a>: Compile module &#34;work@mb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:10</a>: Top level module &#34;work@mb&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:4</a>: Undefined type &#34;p2&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpbyf2wp6u/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ma
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpbyf2wp6u/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpbyf2wp6u/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mb)
 |vpiName:work@mb
 |uhdmallPackages:
 \_package: builtin, parent:work@mb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ma, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv</a>, line:1, parent:work@mb
   |vpiDefName:work@ma
   |vpiFullName:work@ma
   |vpiProcess:
   \_always: , line:5
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:5
       |vpiCondition:
       \_ref_obj: (i), line:5
         |vpiName:i
         |vpiFullName:work@ma.i
       |vpiStmt:
       \_begin: , line:5
         |vpiFullName:work@ma
         |vpiStmt:
         \_assignment: , line:6
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (o), line:6
             |vpiName:o
             |vpiFullName:work@ma.o
           |vpiRhs:
           \_ref_obj: (i), line:6
             |vpiName:i
             |vpiFullName:work@ma.i
   |vpiPort:
   \_port: (i), line:3
     |vpiName:i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i), line:3
         |vpiName:i
         |vpiFullName:work@ma.i
         |vpiNetType:36
   |vpiPort:
   \_port: (o), line:3
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o), line:3
         |vpiName:o
         |vpiFullName:work@ma.o
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (i), line:3
   |vpiNet:
   \_logic_net: (o), line:3
   |vpiNet:
   \_logic_net: (j), line:4
     |vpiName:j
     |vpiFullName:work@ma.j
   |vpiParamAssign:
   \_param_assign: , line:2
     |vpiRhs:
     \_constant: , line:2
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (p1), line:2
       |vpiName:p1
   |vpiParameter:
   \_parameter: (p1), line:2
 |uhdmallModules:
 \_module: work@mb, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv</a>, line:10, parent:work@mb
   |vpiDefName:work@mb
   |vpiFullName:work@mb
   |vpiNet:
   \_logic_net: (i), line:11
     |vpiName:i
     |vpiFullName:work@mb.i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (o), line:11
     |vpiName:o
     |vpiFullName:work@mb.o
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@mb (work@mb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv</a>, line:10
   |vpiDefName:work@mb
   |vpiName:work@mb
   |vpiModule:
   \_module: work@ma (u1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv</a>, line:12, parent:work@mb
     |vpiDefName:work@ma
     |vpiName:u1
     |vpiFullName:work@mb.u1
     |vpiPort:
     \_port: (i), line:3, parent:u1
       |vpiName:i
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (i), line:12
         |vpiName:i
         |vpiActual:
         \_logic_net: (i), line:11, parent:work@mb
           |vpiName:i
           |vpiFullName:work@mb.i
           |vpiNetType:36
           |vpiRange:
           \_range: , line:11
             |vpiLeftRange:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (i), line:3, parent:u1
           |vpiName:i
           |vpiFullName:work@mb.u1.i
           |vpiNetType:36
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (o), line:3, parent:u1
       |vpiName:o
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (o), line:12
         |vpiName:o
         |vpiActual:
         \_logic_net: (o), line:11, parent:work@mb
           |vpiName:o
           |vpiFullName:work@mb.o
           |vpiNetType:36
           |vpiRange:
           \_range: , line:11
             |vpiLeftRange:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (o), line:3, parent:u1
           |vpiName:o
           |vpiFullName:work@mb.u1.o
           |vpiNetType:36
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (i), line:3, parent:u1
     |vpiNet:
     \_logic_net: (o), line:3, parent:u1
     |vpiNet:
     \_logic_net: (j), line:4, parent:u1
       |vpiName:j
       |vpiFullName:work@mb.u1.j
     |vpiInstance:
     \_module: work@mb (work@mb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv</a>, line:10
     |vpiParameter:
     \_parameter: (p1), line:12
       |vpiName:p1
       |INT:3
     |vpiParameter:
     \_parameter: (p2), line:12
       |vpiName:p2
       |INT:0
   |vpiNet:
   \_logic_net: (i), line:11, parent:work@mb
   |vpiNet:
   \_logic_net: (o), line:11, parent:work@mb
Object: \work_mb of type 3000
Object: \work_mb of type 32
Object: \u1 of type 32
Object: \i of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \p1 of type 41
Object: \p2 of type 41
Object: \i of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \j of type 36
Object: \i of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_ma of type 32
Object:  of type 1
Object:  of type 13
Object: \i of type 608
Object:  of type 4
Object:  of type 3
Object: \o of type 608
Object: \i of type 608
Object: \p1 of type 41
Object:  of type 40
Object: \p1 of type 41
Object:  of type 7
Object: \i of type 36
Object: \o of type 36
Object: \j of type 36
Object: \work_mb of type 32
Object: \i of type 36
Object: \o of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ma&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26c5320] str=&#39;\work_ma&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c55f0] str=&#39;\i&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c59c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c5f60] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c62f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c6150] str=&#39;\o&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c64b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c67b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c6970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:2</a>.0-2.0&gt; [0x26c7130] str=&#39;\p1&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:2</a>.0-2.0&gt; [0x26da6d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26d84b0] str=&#39;\p2&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26d85d0] bits=&#39;00000000000000000000000000000000&#39;(32) signed range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:4</a>.0-4.0&gt; [0x26d87d0] str=&#39;\j&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&gt; [0x26d98f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&gt; [0x26d9c40] str=&#39;\i&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&gt; [0x26d9ac0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&gt; [0x26d9e20]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:6</a>.0-6.0&gt; [0x26d9f60]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:6</a>.0-6.0&gt; [0x26da120] str=&#39;\o&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:6</a>.0-6.0&gt; [0x26da3b0] str=&#39;\i&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26c5320] str=&#39;\work_ma&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c55f0] str=&#39;\i&#39; input basic_prep port=1 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c59c0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c5f60] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c62f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c6150] str=&#39;\o&#39; output reg basic_prep port=2 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c64b0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c67b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&gt; [0x26c6970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:2</a>.0-2.0&gt; [0x26c7130] str=&#39;\p1&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:2</a>.0-2.0&gt; [0x26da6d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26d84b0] str=&#39;\p2&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26d85d0] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:4</a>.0-4.0&gt; [0x26d87d0] str=&#39;\j&#39; basic_prep range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&gt; [0x26d98f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&gt; [0x26d9c40 -&gt; 0x26c55f0] str=&#39;\i&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&gt; [0x26d9ac0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&gt; [0x26d9e20] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:6</a>.0-6.0&gt; [0x26d9f60] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:6</a>.0-6.0&gt; [0x26da120 -&gt; 0x26c6150] str=&#39;\o&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:6</a>.0-6.0&gt; [0x26da3b0 -&gt; 0x26c55f0] str=&#39;\i&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mb&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26c4f00] str=&#39;\work_mb&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c5170] str=&#39;\u1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26c6610] str=&#39;\work_ma&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c6b30] str=&#39;\i&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c6c50] str=&#39;\i&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c6e30] str=&#39;\o&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c6f50] str=&#39;\o&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d8e50] str=&#39;\i&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d8c90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9050] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9170] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d8af0] str=&#39;\o&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9290]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9590] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9730] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26c4f00] str=&#39;\work_mb&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c5170] str=&#39;\u1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26c6610] str=&#39;\work_ma&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c6b30] str=&#39;\i&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c6c50 -&gt; 0x26d8e50] str=&#39;\i&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c6e30] str=&#39;\o&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:12</a>.0-12.0&gt; [0x26c6f50 -&gt; 0x26d8af0] str=&#39;\o&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d8e50] str=&#39;\i&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d8c90] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9050] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9170] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d8af0] str=&#39;\o&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9290] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9590] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:11</a>.0-11.0&gt; [0x26d9730] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_ma

2.2. Analyzing design hierarchy..
Top module:  \work_ma
Removing unused module `\work_mb&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_ma.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_ma.\o&#39; from process `\work_ma.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_ma.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_ma..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_ma ===

   Number of wires:                  4
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_ma..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_ma&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;p1&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;p2&#34;: &#34;00000000000000000000000000000000&#34;
      },
      &#34;ports&#34;: {
        &#34;i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;$0\\o[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&#34;
          }
        },
        &#34;i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;j&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:4</a>.0-4.0&#34;
          }
        },
        &#34;o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_ma&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_ma(i, o);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:5</a>.0-5.0&#34; *)
  wire [3:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&#34; *)
  input [3:0] i;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:4</a>.0-4.0&#34; *)
  wire j;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p124.sv:3</a>.0-3.0&#34; *)
  output [3:0] o;
  assign _0_ = i;
  assign o = i;
endmodule

End of script. Logfile hash: 6dfbc0c74b, CPU: user 0.01s system 0.00s, MEM: 14.90 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 49% 1x proc_dff (0 sec), ...

</pre>
</body>