| units: 0.5 tech: gf180mcuD format: MIT
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_2749_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=1168 pfet_03v3
x CLK a_16065_9774# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16169 y=9774 nfet_03v3
x a_1209_7469# VDD 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=2161 y=7029 pfet_03v3
x a_19152_6440# VDD 7b_counter_0.MDFF_6.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=20148 y=6440 pfet_03v3
x a_15865_3363# VSS 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=17033 y=3363 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.A a_23985_7877# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=24073 y=9110 pfet_03v3
x CLK DFF_magic_0.tg_magic_3.OUT DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=25300 y=-2084 nfet_03v3
x Q3 a_23207_5885# 7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=23311 y=7751 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=21221 y=-5825 nfet_03v3
x D2_4 p2_gen_magic_0.xnor_magic_3.OUT a_1559_n1526# VDD s=11648,328 d=19712,624 l=112 w=224 x=2295 y=-1525 pfet_03v3
x P2 a_30365_4922# a_30365_3514# VDD s=11648,328 d=19712,624 l=112 w=224 x=30669 y=4438 pfet_03v3
x a_14556_n8142# p3_gen_magic_0.3_inp_AND_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15724 y=-8581 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=16518 y=-2550 pfet_03v3
x Q3 p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=717 y=-1072 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_6725_684# a_6725_2092# VDD s=11648,328 d=19712,624 l=112 w=224 x=7029 y=1652 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.B p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3394 y=-8547 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_2749_684# a_2749_2092# VDD s=11648,328 d=19712,624 l=112 w=224 x=3053 y=1652 pfet_03v3
x D2_3 VSS a_16065_2253# VSS s=11648,328 d=11648,328 l=112 w=224 x=16385 y=2253 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_17405_10149# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=10149 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_5515_3947# 7b_counter_0.MDFF_0.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=5619 y=3947 nfet_03v3
x p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_1541_n4081# p2_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=2061 y=-4080 pfet_03v3
x a_23258_1769# 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23474 y=1813 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VSS a_21381_3524# VSS s=11648,328 d=19712,624 l=112 w=224 x=21685 y=3524 nfet_03v3
x a_19841_9774# VDD 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20793 y=10214 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=18850 y=-5365 pfet_03v3
x Q2 a_5054_n6471# p3_gen_magic_0.xnor_magic_4.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=5142 y=-6470 nfet_03v3
x D2_6 VDD p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=9728 y=-8547 pfet_03v3
x D2_1 p2_gen_magic_0.xnor_magic_1.OUT a_1541_n3597# VDD s=11648,328 d=19712,624 l=112 w=224 x=2277 y=-3596 pfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.A a_13353_n2115# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13441 y=-881 pfet_03v3
x a_29512_8496# VDD 7b_counter_0.MDFF_5.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=30724 y=9419 pfet_03v3
x p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT p3_gen_magic_0.AND2_magic_1.A a_12174_n8579# VDD s=11648,328 d=19712,624 l=112 w=224 x=12910 y=-8578 pfet_03v3
x a_15865_4557# VSS 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=17033 y=4557 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_11191_10149# a_11279_8697# VDD s=19712,624 d=11648,328 l=112 w=224 x=11279 y=10149 pfet_03v3
x a_5185_2253# VDD 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=6137 y=1813 pfet_03v3
x a_19841_9774# 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21009 y=10214 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=19037 y=10193 pfet_03v3
x D2_2 VSS a_12931_7470# VSS s=11648,328 d=11648,328 l=112 w=224 x=13251 y=7470 nfet_03v3
x a_1209_2253# VDD 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=2161 y=1813 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_19152_5956# a_18891_6886# VDD s=11648,328 d=11648,328 l=112 w=224 x=19688 y=5956 pfet_03v3
x LD VSS 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=4381 y=1440 nfet_03v3
x a_17405_8741# VDD 7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=18141 y=9181 pfet_03v3
x p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_5054_n1042# p2_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=5574 y=-1041 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_26126_3480# a_26038_4932# VDD s=11648,328 d=11648,328 l=112 w=224 x=26342 y=4932 pfet_03v3
x D2_7 VDD a_1209_8579# VDD s=11648,328 d=11648,328 l=112 w=224 x=1729 y=9019 pfet_03v3
x mux_magic_0.IN2 divide_by_2_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=31702 y=-6596 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.D VSS a_24059_4877# VSS s=11648,328 d=19712,624 l=112 w=224 x=25288 y=3947 nfet_03v3
x a_17405_2092# VDD 7b_counter_0.MDFF_1.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=18141 y=1652 pfet_03v3
x CLK VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=20840 y=-6587 nfet_03v3
x 7b_counter_0.NAND_magic_0.A DFF_magic_0.D VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26122 y=9120 pfet_03v3
x Q1 VDD p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8017 y=-5570 pfet_03v3
x D2_1 VDD mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=32244 y=-844 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_23560_3728# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25227 y=4393 pfet_03v3
x CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=30167 y=7556 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.P3 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=22113 y=-5815 nfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=21221 y=-1331 nfet_03v3
x CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=20113 y=-872 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13927 y=640 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK VSS a_19307_6886# VSS s=11648,328 d=11648,328 l=112 w=224 x=19195 y=6886 nfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=14143 y=4176 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_7303_8697# a_7215_10149# VDD s=19712,624 d=11648,328 l=112 w=224 x=7735 y=9181 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_4496_10093# VDD s=11648,328 d=11648,328 l=112 w=224 x=4816 y=9609 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK VSS a_4651_9163# VSS s=11648,328 d=11648,328 l=112 w=224 x=4539 y=9163 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.B VDD a_23985_7877# VDD s=11648,328 d=11648,328 l=112 w=224 x=24289 y=8680 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=28774 y=4176 nfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=16899 y=-5822 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19253 y=4176 nfet_03v3
x a_16186_n8142# VSS p3_gen_magic_0.3_inp_AND_magic_0.C VSS s=19712,624 d=19712,624 l=112 w=224 x=17354 y=-8141 nfet_03v3
x D2_5 a_1409_3363# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1513 y=3363 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=32352 y=2169 nfet_03v3
x a_11279_1124# 7b_counter_0.MDFF_4.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=11279 y=2092 nfet_03v3
x D2_5 p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14027 y=-8547 pfet_03v3
x D2_5 a_12174_n3597# p2_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=12694 y=-3596 pfet_03v3
x Q3 VSS p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=717 y=-6027 nfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=28990 y=1440 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14359 y=4616 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD a_15865_1059# VDD s=19712,624 d=11648,328 l=112 w=224 x=15953 y=619 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10383 y=4616 pfet_03v3
x Q6 VDD p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=4410 y=-8547 pfet_03v3
x p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT p2_gen_magic_0.xnor_magic_0.OUT a_9059_n1973# VSS s=11648,328 d=11648,328 l=112 w=224 x=8947 y=-1972 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=19469 y=4616 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=16518 y=-7044 pfet_03v3
x D2_5 VDD a_1209_3363# VDD s=11648,328 d=11648,328 l=112 w=224 x=1729 y=3803 pfet_03v3
x Q2 VDD p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=3996 y=-1072 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=15493 y=4616 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25230 y=640 pfet_03v3
x Q1 VDD a_22991_5885# VDD s=19712,624 d=11648,328 l=112 w=224 x=22879 y=7751 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30810 y=-7045 pfet_03v3
x DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT DFF_magic_0.tg_magic_2.OUT DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=28082 y=-2543 pfet_03v3
x a_12387_9730# 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12603 y=10214 pfet_03v3
x CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=15815 y=-871 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_2749_684# a_2749_2092# VDD s=11648,328 d=11648,328 l=112 w=224 x=3269 y=684 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4496_4877# a_4235_3947# VDD s=11648,328 d=11648,328 l=112 w=224 x=5032 y=4877 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=20840 y=-2093 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_6725_2092# a_6725_684# VDD s=11648,328 d=19712,624 l=112 w=224 x=7461 y=684 pfet_03v3
x a_5185_1059# 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6353 y=619 pfet_03v3
x 7b_counter_0.MDFF_0.QB a_1409_4557# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1513 y=4557 nfet_03v3
x D2_7 VDD a_5185_7469# VDD s=11648,328 d=11648,328 l=112 w=224 x=5705 y=7029 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_1209_6275# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1513 y=5835 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P2 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=22113 y=-1321 nfet_03v3
x LD VSS 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=405 y=9392 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.VOUT 7b_counter_0.3_inp_AND_magic_0.VOUT 7b_counter_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=25065 y=8680 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_16065_3363# a_15865_3363# VSS s=11648,328 d=19712,624 l=112 w=224 x=16601 y=3363 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=27436 y=5878 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=14359 y=6657 nfet_03v3
x divide_by_2_0.tg_magic_3.CLK VDD divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=26005 y=-5366 pfet_03v3
x D2_2 p2_gen_magic_0.xnor_magic_0.OUT a_8643_n1526# VDD s=11648,328 d=19712,624 l=112 w=224 x=9379 y=-1525 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_12931_8580# a_12387_8536# VSS s=11648,328 d=19712,624 l=112 w=224 x=13467 y=8580 nfet_03v3
x p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_1559_n1042# p2_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=2079 y=-1041 pfet_03v3
x Q7 a_1541_n3150# p2_gen_magic_0.xnor_magic_1.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=1629 y=-3149 nfet_03v3
x CLK VSS p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=15599 y=-1328 nfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_counter_0.MDFF_4.QB a_8825_1669# VSS s=11648,328 d=11648,328 l=112 w=224 x=9145 y=1669 nfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=26301 y=7100 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VSS a_2749_8740# VSS s=11648,328 d=19712,624 l=112 w=224 x=3053 y=8740 nfet_03v3
x p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_5054_n5540# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5142 y=-5539 pfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=15493 y=6657 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=31542 y=5878 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_15865_2253# a_16065_2253# VSS s=19712,624 d=11648,328 l=112 w=224 x=15953 y=2253 nfet_03v3
x a_15865_3363# VDD 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=16817 y=3803 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_8411_3319# VDD s=11648,328 d=11648,328 l=112 w=224 x=9275 y=3803 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_11191_684# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=1168 pfet_03v3
x Q4 VSS a_1409_1059# VSS s=11648,328 d=11648,328 l=112 w=224 x=1729 y=1059 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_12387_4513# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13467 y=4997 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_11191_4932# a_11279_3480# VDD s=19712,624 d=11648,328 l=112 w=224 x=11279 y=4932 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_11191_5901# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=6869 pfet_03v3
x OR_magic_2.A a_30365_4922# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=30453 y=4922 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_counter_0.NAND_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=28493 y=7557 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_21381_4932# a_21381_3524# VDD s=11648,328 d=19712,624 l=112 w=224 x=21685 y=4448 pfet_03v3
x D2_7 p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=6673 y=-8090 nfet_03v3
x CLK DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=26192 y=-2086 nfet_03v3
x a_11292_n2115# VSS p2_gen_magic_0.3_inp_AND_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=12028 y=-1754 nfet_03v3
x Q6 a_21504_5904# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=21592 y=5904 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_16065_4557# a_15865_4557# VSS s=11648,328 d=19712,624 l=112 w=224 x=16601 y=4557 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_26038_684# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26774 y=1652 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_12931_9774# a_12387_9730# VSS s=11648,328 d=19712,624 l=112 w=224 x=13467 y=9774 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.C a_13353_n2115# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13873 y=-1311 pfet_03v3
x D2_5 VDD a_5185_2253# VDD s=11648,328 d=11648,328 l=112 w=224 x=5705 y=1813 pfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.B a_13553_n2115# a_13769_n2115# VSS s=11648,328 d=11648,328 l=112 w=224 x=13657 y=-1754 nfet_03v3
x Q1 VSS p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7801 y=-1529 nfet_03v3
x a_26126_1124# 7b_counter_0.MDFF_7.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=26126 y=2092 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29206 y=4616 pfet_03v3
x a_22150_1124# Q4 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=22150 y=2092 nfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.D VSS a_9212_739# VSS s=11648,328 d=19712,624 l=112 w=224 x=10441 y=1669 nfet_03v3
x a_13353_n6613# VDD p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=14089 y=-5809 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17842 y=-6587 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.NAND_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=28061 y=7098 nfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33079 y=947 pfet_03v3
x a_24059_4877# a_23560_3728# a_24536_3947# VSS s=11648,328 d=11648,328 l=112 w=224 x=24856 y=3947 nfet_03v3
x divide_by_2_0.tg_magic_1.IN divide_by_2_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28445 y=-6596 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=16950 y=-2550 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18691 y=-7052 pfet_03v3
x p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_1541_n4081# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=1629 y=-4080 pfet_03v3
x p2_gen_magic_0.xnor_magic_3.OUT a_11708_n2115# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12373 y=-1754 nfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.D a_4235_3947# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=4323 y=3947 nfet_03v3
x divide_by_2_0.tg_magic_3.IN VDD mux_magic_0.IN2 VDD s=19712,624 d=11648,328 l=112 w=224 x=31219 y=-5359 pfet_03v3
x D2_1 VDD mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=31812 y=-844 pfet_03v3
x a_11279_6341# 7b_counter_0.MDFF_5.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=11279 y=7309 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=19732 y=-2550 pfet_03v3
x a_16186_n8142# VDD p3_gen_magic_0.3_inp_AND_magic_0.C VDD s=11648,328 d=11648,328 l=112 w=224 x=17138 y=-8581 pfet_03v3
x p3_gen_magic_0.AND2_magic_1.A a_14556_n8142# a_14756_n8142# VSS s=19712,624 d=11648,328 l=112 w=224 x=14644 y=-8141 nfet_03v3
x divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=27329 y=-5366 pfet_03v3
x a_27567_8496# VSS LD VSS s=11648,328 d=19712,624 l=112 w=224 x=28779 y=8496 nfet_03v3
x a_27567_8496# VDD LD VDD s=11648,328 d=19712,624 l=112 w=224 x=28779 y=8943 pfet_03v3
x p3_gen_magic_0.xnor_magic_4.OUT a_11708_n6613# a_11492_n6613# VSS s=11648,328 d=11648,328 l=112 w=224 x=11812 y=-6612 nfet_03v3
x a_19841_8580# VDD 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=20793 y=9020 pfet_03v3
x D2_3 a_16065_2253# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16169 y=2253 nfet_03v3
x D2_1 VDD a_15865_7470# VDD s=11648,328 d=11648,328 l=112 w=224 x=16385 y=7030 pfet_03v3
x Q1 a_8643_n1526# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8731 y=-1525 pfet_03v3
x a_31440_8496# VDD 7b_counter_0.MDFF_4.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=32220 y=9419 pfet_03v3
x a_23258_1769# VDD 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=23258 y=1813 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_21381_3524# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=21469 y=3524 nfet_03v3
x Q3 a_23207_5885# 7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=23311 y=6299 pfet_03v3
x D2_6 p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10160 y=-3592 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_17405_8741# a_17405_10149# VDD s=11648,328 d=19712,624 l=112 w=224 x=18141 y=10149 pfet_03v3
x p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT p3_gen_magic_0.xnor_magic_5.OUT a_5452_n7648# VSS s=11648,328 d=11648,328 l=112 w=224 x=5340 y=-7647 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD a_5185_1059# VDD s=19712,624 d=11648,328 l=112 w=224 x=5273 y=619 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_22062_684# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=22798 y=1168 pfet_03v3
x D2_1 VSS a_20041_8580# VSS s=11648,328 d=11648,328 l=112 w=224 x=20361 y=8580 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13927 y=4616 pfet_03v3
x a_29512_8496# 7b_counter_0.MDFF_5.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30508 y=9419 pfet_03v3
x Q4 a_1209_1059# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1945 y=619 pfet_03v3
x divide_by_2_1.tg_magic_3.IN mux_magic_0.IN1 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=37782 y=2633 pfet_03v3
x p3_gen_magic_0.xnor_magic_3.OUT a_11708_n6613# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11812 y=-6252 nfet_03v3
x divide_by_2_1.tg_magic_3.OUT VDD divide_by_2_1.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=33871 y=2626 pfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=621 y=4616 pfet_03v3
x D2_1 p3_gen_magic_0.xnor_magic_1.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18163 y=-8547 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_22062_684# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=22582 y=684 pfet_03v3
x CLK DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28679 y=-865 pfet_03v3
x a_15865_6276# VDD 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=16817 y=5836 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_2.IN divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=29486 y=-6586 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_17405_684# a_17405_2092# VDD s=11648,328 d=19712,624 l=112 w=224 x=17709 y=1168 pfet_03v3
x D2_2 a_12931_7470# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13035 y=7470 nfet_03v3
x p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_8523_n8579# p3_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9043 y=-8578 pfet_03v3
x D2_3 p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=6691 y=-1529 nfet_03v3
x D2_1 mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=32028 y=-1644 nfet_03v3
x DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT DFF_magic_0.tg_magic_3.OUT DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=26141 y=-864 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_17405_5901# a_17405_7309# VDD s=11648,328 d=19712,624 l=112 w=224 x=17709 y=6869 pfet_03v3
x Q4 p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11332 y=-8547 pfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4597 y=5856 pfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4813 y=640 pfet_03v3
x 7b_counter_0.MDFF_4.QB a_12387_575# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13035 y=619 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD a_19841_4557# VDD s=11648,328 d=11648,328 l=112 w=224 x=20361 y=4997 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_27234_4513# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28314 y=4997 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.B p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3178 y=-8090 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_26038_4932# a_26126_3480# VDD s=19712,624 d=11648,328 l=112 w=224 x=26126 y=4932 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.D a_4496_4877# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4600 y=4877 pfet_03v3
x CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16467 y=-5365 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=20113 y=-5823 nfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=17842 y=-2093 nfet_03v3
x OR_magic_2.A VDD DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=30514 y=-2551 pfet_03v3
x D2_1 mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32028 y=-844 pfet_03v3
x Q6 VSS p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=4194 y=-3592 nfet_03v3
x Q5 7b_counter_0.3_inp_AND_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=24313 y=6843 nfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.Q VSS a_20041_9774# VSS s=11648,328 d=11648,328 l=112 w=224 x=20361 y=9774 nfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.D DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=25925 y=-1323 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=13927 y=6657 nfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.A a_13353_n6613# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13441 y=-5809 pfet_03v3
x Q5 7b_counter_0.3_inp_AND_magic_0.A a_23793_5904# VDD s=11648,328 d=19712,624 l=112 w=224 x=24529 y=5904 pfet_03v3
x DFF_magic_0.tg_magic_2.OUT VDD OR_magic_2.A VDD s=11648,328 d=11648,328 l=112 w=224 x=30463 y=-857 pfet_03v3
x divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=34303 y=2169 nfet_03v3
x D2_2 p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10280 y=-1529 nfet_03v3
x a_8713_1625# VSS a_8825_1669# VSS s=11648,328 d=11648,328 l=112 w=224 x=8713 y=1669 nfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=19037 y=4176 nfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=14143 y=1440 nfet_03v3
x DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT DFF_magic_0.tg_magic_3.OUT DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=24868 y=-2543 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK VSS divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=32136 y=2169 nfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=15061 y=4176 nfet_03v3
x a_15865_2253# 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17033 y=1813 pfet_03v3
x D2_6 VDD a_8411_3319# VDD s=11648,328 d=11648,328 l=112 w=224 x=8843 y=3803 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=28774 y=1440 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=16950 y=-7044 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_7303_8697# a_7215_10149# VDD s=11648,328 d=11648,328 l=112 w=224 x=7519 y=10149 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_2749_10148# a_2749_8740# VDD s=11648,328 d=19712,624 l=112 w=224 x=3053 y=9664 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=10167 y=4616 pfet_03v3
x divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34087 y=2626 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.VOUT 7b_counter_0.NAND_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=24739 y=10548 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_11279_8697# a_11191_10149# VDD s=19712,624 d=11648,328 l=112 w=224 x=11711 y=9181 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=19732 y=-7044 pfet_03v3
x a_8411_8536# VDD 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=8411 y=9020 pfet_03v3
x D2_4 p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2980 y=-1072 pfet_03v3
x D2_1 VDD mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=32244 y=-1204 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15277 y=4616 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_11279_1124# a_11191_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=11711 y=1652 pfet_03v3
x OR_magic_1.VOUT VDD divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=32863 y=947 pfet_03v3
x p2_gen_magic_0.xnor_magic_0.OUT a_11492_n2115# a_11292_n2115# VSS s=11648,328 d=19712,624 l=112 w=224 x=12028 y=-2114 nfet_03v3
x Q2 p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4644 y=-1072 pfet_03v3
x p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT p3_gen_magic_0.xnor_magic_5.OUT a_5036_n8579# VDD s=11648,328 d=19712,624 l=112 w=224 x=5772 y=-8578 pfet_03v3
x D2_5 VSS p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=13595 y=-8090 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=18691 y=-2101 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.B a_13553_n2115# a_13769_n2115# VSS s=11648,328 d=11648,328 l=112 w=224 x=13657 y=-2114 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.B a_24185_7877# a_24401_7877# VSS s=11648,328 d=11648,328 l=112 w=224 x=24289 y=7877 nfet_03v3
x DFF_magic_0.D VSS a_29512_8496# VSS s=19712,624 d=11648,328 l=112 w=224 x=29400 y=8496 nfet_03v3
x DFF_magic_0.D VDD a_29512_8496# VDD s=19712,624 d=11648,328 l=112 w=224 x=29400 y=8943 pfet_03v3
x a_1209_9773# 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2377 y=10213 pfet_03v3
x mux_magic_0.IN2 VDD a_32616_n2458# VDD s=11648,328 d=11648,328 l=112 w=224 x=33136 y=-2017 pfet_03v3
x 7b_counter_0.MDFF_6.QB VDD 7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=20580 y=5956 pfet_03v3
x D2_4 p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3196 y=-1529 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_2749_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=3964 pfet_03v3
x Q1 VDD a_22991_5885# VDD s=19712,624 d=11648,328 l=112 w=224 x=22879 y=6299 pfet_03v3
x p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT p2_gen_magic_0.xnor_magic_4.OUT a_5470_n1973# VSS s=11648,328 d=11648,328 l=112 w=224 x=5358 y=-1972 nfet_03v3
x LD a_1209_7469# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1513 y=7029 pfet_03v3
x p2_gen_magic_0.AND2_magic_1.A a_14756_n3644# a_14556_n3644# VSS s=11648,328 d=19712,624 l=112 w=224 x=15292 y=-3643 nfet_03v3
x divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28172 y=-5366 pfet_03v3
x p2_gen_magic_0.xnor_magic_3.OUT a_11708_n2115# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12373 y=-2114 nfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_9212_739# a_9412_739# VDD s=19712,624 d=11648,328 l=112 w=224 x=9732 y=1223 pfet_03v3
x Q2 a_22991_5885# a_23207_5885# VDD s=11648,328 d=11648,328 l=112 w=224 x=23095 y=6783 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=30650 y=5878 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19897 y=-872 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31326 y=5878 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15277 y=6657 nfet_03v3
x D2_6 a_8411_3319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9059 y=3803 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD a_15865_7470# VDD s=19712,624 d=11648,328 l=112 w=224 x=15953 y=7030 pfet_03v3
x Q6 VDD p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=3978 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_19152_5956# VDD s=11648,328 d=11648,328 l=112 w=224 x=19472 y=6440 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.NAND_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=28277 y=7557 pfet_03v3
x p2_gen_magic_0.xnor_magic_5.OUT a_16186_n3644# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16490 y=-4083 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_21381_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=21469 y=4448 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_counter_0.MDFF_6.QB a_20171_6886# VSS s=11648,328 d=11648,328 l=112 w=224 x=20491 y=6886 nfet_03v3
x mux_magic_0.IN2 VDD divide_by_2_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=31270 y=-7053 pfet_03v3
x Q4 a_12174_n7648# p3_gen_magic_0.AND2_magic_1.A VSS s=19712,624 d=11648,328 l=112 w=224 x=12262 y=-7647 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD a_26038_684# VDD s=11648,328 d=19712,624 l=112 w=224 x=26774 y=684 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_26126_1124# a_26038_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=26558 y=1652 pfet_03v3
x a_23560_3728# VSS a_23672_3947# VSS s=11648,328 d=11648,328 l=112 w=224 x=23560 y=3947 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_12387_3319# VDD s=11648,328 d=11648,328 l=112 w=224 x=13251 y=3803 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_22150_1124# a_22062_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=22582 y=1652 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=18634 y=-5822 nfet_03v3
x LD a_1209_2253# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1513 y=1813 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD P2 VDD s=19712,624 d=11648,328 l=112 w=224 x=21681 y=-864 pfet_03v3
x D2_4 a_27234_3319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27882 y=3803 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_2749_10148# VDD s=11648,328 d=11648,328 l=112 w=224 x=3053 y=10148 pfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4597 y=6216 pfet_03v3
x a_12387_5792# 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12387 y=6276 nfet_03v3
x D2_4 VSS p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=2980 y=-6027 nfet_03v3
x divide_by_2_0.tg_magic_3.IN VDD mux_magic_0.IN2 VDD s=11648,328 d=11648,328 l=112 w=224 x=31651 y=-5359 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_9689_1669# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=10225 y=1669 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_12931_2253# a_12387_1769# VSS s=11648,328 d=19712,624 l=112 w=224 x=13467 y=2253 nfet_03v3
x Q3 p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1149 y=-1072 pfet_03v3
x a_23560_3728# VDD 7b_counter_0.MDFF_7.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=23903 y=4393 pfet_03v3
x DFF_magic_0.tg_magic_1.IN VDD DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=27257 y=-2551 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_17405_10149# VDD s=11648,328 d=11648,328 l=112 w=224 x=17709 y=10149 pfet_03v3
x a_8713_1625# 7b_counter_0.MDFF_4.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9272 y=1223 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_24259_4877# a_24059_4877# VDD s=11648,328 d=11648,328 l=112 w=224 x=24363 y=4877 pfet_03v3
x Q5 a_23793_5904# 7b_counter_0.3_inp_AND_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=24313 y=6388 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT p3_gen_magic_0.xnor_magic_1.OUT a_1541_n8579# VDD s=11648,328 d=19712,624 l=112 w=224 x=2277 y=-8578 pfet_03v3
x DFF_magic_0.D VSS a_27567_8496# VSS s=11648,328 d=19712,624 l=112 w=224 x=27887 y=8496 nfet_03v3
x DFF_magic_0.D VDD a_27567_8496# VDD s=11648,328 d=19712,624 l=112 w=224 x=27887 y=8943 pfet_03v3
x 7b_counter_0.MDFF_1.QB VDD 7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=20580 y=739 pfet_03v3
x D2_1 a_19841_8580# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20577 y=9020 pfet_03v3
x DFF_magic_0.tg_magic_2.OUT OR_magic_2.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=30463 y=-1314 nfet_03v3
x 7b_counter_0.MDFF_5.LD a_15865_7470# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16169 y=7030 pfet_03v3
x mux_magic_0.AND2_magic_0.A a_32816_n1264# a_32616_n1264# VSS s=11648,328 d=19712,624 l=112 w=224 x=33352 y=-1263 nfet_03v3
x Q2 VSS p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=4212 y=-1529 nfet_03v3
x a_2749_7308# VDD 7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=3485 y=6384 pfet_03v3
x 7b_counter_0.MDFF_4.QB VSS a_12931_1059# VSS s=11648,328 d=11648,328 l=112 w=224 x=13251 y=1059 nfet_03v3
x D2_3 a_15865_2253# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16601 y=1813 pfet_03v3
x D2_1 a_20041_8580# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20145 y=8580 nfet_03v3
x D2_3 a_5054_n6024# p3_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=5574 y=-6023 pfet_03v3
x CLK DFF_magic_0.tg_magic_0.IN DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=25084 y=-2084 nfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_9212_739# a_9412_739# VDD s=19712,624 d=11648,328 l=112 w=224 x=9300 y=739 pfet_03v3
x divide_by_2_1.tg_magic_3.IN VDD mux_magic_0.IN1 VDD s=11648,328 d=11648,328 l=112 w=224 x=37566 y=2633 pfet_03v3
x D2_2 a_9059_n6471# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9163 y=-6470 nfet_03v3
x Q3 a_27778_1059# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=27882 y=1059 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=15061 y=640 pfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=405 y=4616 pfet_03v3
x p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS a_8523_n7648# VSS s=11648,328 d=19712,624 l=112 w=224 x=9259 y=-7647 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=36509 y=1404 nfet_03v3
x a_6725_7308# VSS Q7 VSS s=19712,624 d=19712,624 l=112 w=224 x=7461 y=7308 nfet_03v3
x Q2 a_5054_n1526# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5142 y=-1525 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_27234_3319# VDD s=11648,328 d=11648,328 l=112 w=224 x=28098 y=3803 pfet_03v3
x a_18891_1669# a_19307_1669# a_19152_1223# VSS s=11648,328 d=11648,328 l=112 w=224 x=19411 y=1669 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_19841_4557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20145 y=4997 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=16734 y=-6585 nfet_03v3
x D2_7 VDD p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6241 y=-8547 pfet_03v3
x D2_7 a_5036_n8095# p3_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=5556 y=-8094 pfet_03v3
x D2_1 a_32816_n2458# a_32616_n2458# VSS s=11648,328 d=19712,624 l=112 w=224 x=33352 y=-2457 nfet_03v3
x a_23560_3728# 7b_counter_0.MDFF_7.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=24119 y=4393 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.B a_24185_7877# a_24401_7877# VSS s=11648,328 d=11648,328 l=112 w=224 x=24289 y=8237 nfet_03v3
x D2_6 VSS p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=9944 y=-8090 nfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17115 y=-5365 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.VOUT a_24003_10051# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=24523 y=10051 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD a_12387_5792# VDD s=11648,328 d=11648,328 l=112 w=224 x=13251 y=5836 pfet_03v3
x p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_12174_n8579# p3_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=12694 y=-8578 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.Q a_20041_9774# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20145 y=9774 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_17405_7309# a_17405_5901# VDD s=11648,328 d=19712,624 l=112 w=224 x=18141 y=5901 pfet_03v3
x p2_gen_magic_0.xnor_magic_5.OUT a_16386_n3644# a_16186_n3644# VSS s=11648,328 d=19712,624 l=112 w=224 x=16922 y=-3643 nfet_03v3
x a_8411_3319# 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=8411 y=3363 nfet_03v3
x Q5 p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7681 y=-4049 pfet_03v3
x Q6 a_5036_n3597# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5124 y=-3596 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_12387_8536# a_12931_8580# VSS s=19712,624 d=11648,328 l=112 w=224 x=12819 y=8580 nfet_03v3
x DFF_magic_0.tg_magic_2.OUT OR_magic_2.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30247 y=-857 pfet_03v3
x Q3 a_1559_n6471# p3_gen_magic_0.xnor_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=1647 y=-6470 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_15865_9774# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16169 y=10214 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD a_7215_10149# VDD s=11648,328 d=19712,624 l=112 w=224 x=7951 y=10149 pfet_03v3
x D2_6 VDD p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10160 y=-8547 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_11191_4932# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=3964 pfet_03v3
x mux_magic_0.IN2 VSS divide_by_2_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=31486 y=-6596 nfet_03v3
x CLK DFF_magic_0.tg_magic_2.OUT DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=29355 y=-1324 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_27778_2253# a_27234_1769# VSS s=11648,328 d=19712,624 l=112 w=224 x=28314 y=2253 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=36293 y=947 pfet_03v3
x a_8411_3319# 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8627 y=3803 pfet_03v3
x 7b_counter_0.MDFF_4.QB VDD a_12387_575# VDD s=11648,328 d=11648,328 l=112 w=224 x=12819 y=619 pfet_03v3
x Q5 VDD a_12387_4513# VDD s=11648,328 d=11648,328 l=112 w=224 x=12819 y=4997 pfet_03v3
x Q3 VSS a_27778_1059# VSS s=11648,328 d=11648,328 l=112 w=224 x=28098 y=1059 nfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=15061 y=1440 nfet_03v3
x a_6725_2092# VDD Q5 VDD s=19712,624 d=19712,624 l=112 w=224 x=7461 y=1168 pfet_03v3
x a_12387_8536# VDD 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=12387 y=9020 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=21005 y=-5366 pfet_03v3
x OR_magic_2.VOUT VSS divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=27164 y=-6588 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VSS a_11279_8697# VSS s=11648,328 d=19712,624 l=112 w=224 x=11927 y=8741 nfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_19152_739# a_18891_1669# VDD s=11648,328 d=11648,328 l=112 w=224 x=19688 y=739 pfet_03v3
x a_8411_4513# 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=8411 y=4557 nfet_03v3
x D2_4 a_1559_n6024# p3_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=2079 y=-6023 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_12387_9730# a_12931_9774# VSS s=19712,624 d=11648,328 l=112 w=224 x=12819 y=9774 nfet_03v3
x Q5 a_8523_n7648# p3_gen_magic_0.xnor_magic_6.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=8611 y=-7647 nfet_03v3
x p3_gen_magic_0.AND2_magic_1.A a_14556_n8142# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14860 y=-8581 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=16734 y=-2091 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.NAND_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=32815 y=7564 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31484 y=2626 pfet_03v3
x p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS a_5054_n1973# VSS s=11648,328 d=19712,624 l=112 w=224 x=5790 y=-1972 nfet_03v3
x Q6 VSS 7b_counter_0.3_inp_AND_magic_0.B VSS s=19712,624 d=11648,328 l=112 w=224 x=21808 y=6843 nfet_03v3
x P2 VDD p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=21732 y=-2558 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14359 y=640 pfet_03v3
x D2_2 p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10496 y=-5570 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.P3 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=22329 y=-5358 pfet_03v3
x Q6 p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4194 y=-8547 pfet_03v3
x Q7 p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=915 y=-3592 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD a_23258_575# VDD s=11648,328 d=11648,328 l=112 w=224 x=24122 y=619 pfet_03v3
x Q5 p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7897 y=-8090 nfet_03v3
x 7b_counter_0.MDFF_4.QB 7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8840 y=1223 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK VDD divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=30594 y=-7045 pfet_03v3
x DFF_magic_0.tg_magic_3.OUT DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26984 y=-864 pfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=11648,328 l=112 w=224 x=17791 y=-5824 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=30434 y=5878 pfet_03v3
x Q3 VDD p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=933 y=-5570 pfet_03v3
x a_12387_9730# VDD 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=12387 y=10214 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_19841_9774# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20145 y=10214 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.A p3_gen_magic_0.3_inp_AND_magic_0.A p3_gen_magic_0.3_inp_AND_magic_0.A VDD d=19712,624 l=112 w=224 x=12372 y=-5809 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=15061 y=10193 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29552 y=7557 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_5185_6275# a_5385_6275# VSS s=19712,624 d=11648,328 l=112 w=224 x=5273 y=6275 nfet_03v3
x p3_gen_magic_0.P3 VSS a_23352_n6798# VSS s=11648,328 d=19712,624 l=112 w=224 x=23656 y=-6797 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_17405_684# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=684 pfet_03v3
x 7b_counter_0.MDFF_1.QB VDD a_15865_1059# VDD s=11648,328 d=11648,328 l=112 w=224 x=16385 y=619 pfet_03v3
x p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_8643_n5540# p3_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9163 y=-5539 pfet_03v3
x D2_1 p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2962 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.D a_18891_1669# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=18979 y=1669 nfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_19152_6440# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19256 y=6440 pfet_03v3
x mux_magic_0.IN1 a_32616_n1264# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33352 y=-823 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=27385 y=7557 pfet_03v3
x p2_gen_magic_0.xnor_magic_4.OUT VDD a_11292_n2115# VDD s=11648,328 d=11648,328 l=112 w=224 x=11596 y=-881 pfet_03v3
x CLK p3_gen_magic_0.3_inp_AND_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=18007 y=-5824 nfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_20171_6886# 7b_counter_0.MDFF_6.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=20275 y=6886 nfet_03v3
x Q6 p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4626 y=-4049 pfet_03v3
x a_9212_5956# a_9689_6886# a_8713_6842# VSS s=11648,328 d=11648,328 l=112 w=224 x=9793 y=6886 nfet_03v3
x OR_magic_2.VOUT VDD divide_by_2_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=25353 y=-5366 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_17405_4932# a_17405_3524# VDD s=11648,328 d=19712,624 l=112 w=224 x=17709 y=3964 pfet_03v3
x 7b_counter_0.MDFF_7.QB 7b_counter_0.MDFF_7.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=23344 y=3947 nfet_03v3
x a_29512_8496# VSS 7b_counter_0.MDFF_5.LD VSS s=19712,624 d=11648,328 l=112 w=224 x=30292 y=8496 nfet_03v3
x a_1209_6275# VSS 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=2377 y=6275 nfet_03v3
x CLK a_12387_3319# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13035 y=3803 pfet_03v3
x a_29512_8496# VDD 7b_counter_0.MDFF_5.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=30292 y=8943 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_20041_3363# a_19841_3363# VSS s=11648,328 d=19712,624 l=112 w=224 x=20577 y=3363 nfet_03v3
x divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT divide_by_2_1.tg_magic_1.IN divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=36674 y=2625 pfet_03v3
x D2_4 VDD a_27234_3319# VDD s=11648,328 d=11648,328 l=112 w=224 x=27666 y=3803 pfet_03v3
x a_34156_n2297# VDD OUT1 VDD s=19712,624 d=19712,624 l=112 w=224 x=34892 y=-1856 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=18907 y=-7052 pfet_03v3
x p3_gen_magic_0.P3 a_23352_n5390# a_23352_n6798# VDD s=11648,328 d=19712,624 l=112 w=224 x=23656 y=-5873 pfet_03v3
x a_9212_739# a_8713_1625# a_9689_1669# VSS s=11648,328 d=11648,328 l=112 w=224 x=10009 y=1669 nfet_03v3
x a_1209_4557# 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2377 y=4997 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_17405_3524# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17493 y=3524 nfet_03v3
x 7b_counter_0.MDFF_5.LD a_12387_6986# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13467 y=7030 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.OUT a_16386_n8142# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16490 y=-8141 nfet_03v3
x CLK DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=24165 y=-1321 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VSS a_17405_8741# VSS s=11648,328 d=19712,624 l=112 w=224 x=17709 y=8741 nfet_03v3
x LD a_5185_7469# a_5385_7469# VSS s=19712,624 d=11648,328 l=112 w=224 x=5273 y=7469 nfet_03v3
x a_2749_2092# VSS 7b_counter_0.MDFF_0.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=3485 y=2092 nfet_03v3
x DFF_magic_0.D VDD a_29512_8496# VDD s=11648,328 d=19712,624 l=112 w=224 x=29832 y=9419 pfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4597 y=1000 pfet_03v3
x a_8713_1625# VDD 7b_counter_0.MDFF_4.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=9056 y=1223 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_24059_4877# a_24259_4877# VDD s=19712,624 d=11648,328 l=112 w=224 x=24147 y=4877 pfet_03v3
x 7b_counter_0.MDFF_3.QB VSS 7b_counter_0.MDFF_3.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=6267 y=9163 nfet_03v3
x Q4 VDD a_12174_n8095# VDD s=11648,328 d=11648,328 l=112 w=224 x=12478 y=-8094 pfet_03v3
x p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_1559_n5540# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=1647 y=-5539 pfet_03v3
x divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT divide_by_2_0.tg_magic_0.IN divide_by_2_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=26272 y=-7045 pfet_03v3
x p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS a_1559_n1973# VSS s=11648,328 d=19712,624 l=112 w=224 x=2295 y=-1972 nfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_1.IN divide_by_2_1.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=36242 y=2166 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=11648,328 l=112 w=224 x=17791 y=-1330 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VDD a_11191_10149# VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=10149 pfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15815 y=-5822 nfet_03v3
x a_1209_7469# VSS 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=2377 y=7469 nfet_03v3
x p2_gen_magic_0.xnor_magic_6.OUT VDD a_14556_n3644# VDD s=11648,328 d=11648,328 l=112 w=224 x=15076 y=-4083 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_20041_4557# a_19841_4557# VSS s=11648,328 d=19712,624 l=112 w=224 x=20577 y=4557 nfet_03v3
x 7b_counter_0.MDFF_4.QB a_12931_1059# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13035 y=1059 nfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=621 y=5856 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.3_inp_AND_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=18007 y=-1330 nfet_03v3
x DFF_magic_0.tg_magic_3.OUT VDD DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=27200 y=-864 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_27234_575# a_27778_1059# VSS s=19712,624 d=11648,328 l=112 w=224 x=27666 y=1059 nfet_03v3
x p3_gen_magic_0.xnor_magic_3.OUT a_11292_n6613# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11812 y=-5809 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_21381_10149# a_21381_8741# VDD s=11648,328 d=19712,624 l=112 w=224 x=21685 y=9181 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_2.IN divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=35401 y=1406 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_23258_575# a_23802_1059# VSS s=19712,624 d=11648,328 l=112 w=224 x=23690 y=1059 nfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25033 y=-864 pfet_03v3
x p3_gen_magic_0.xnor_magic_4.OUT a_11492_n6613# a_11708_n6613# VSS s=11648,328 d=11648,328 l=112 w=224 x=11596 y=-6612 nfet_03v3
x D2_4 VDD p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=2764 y=-5570 pfet_03v3
x Q3 a_23207_5885# 7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=23311 y=5885 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_11191_10149# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=9665 pfet_03v3
x Q6 VDD a_21504_5904# VDD s=11648,328 d=11648,328 l=112 w=224 x=21808 y=6388 pfet_03v3
x a_5185_1059# VSS 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=6353 y=1059 nfet_03v3
x Q2 VDD p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=4428 y=-5570 pfet_03v3
x p3_gen_magic_0.xnor_magic_4.OUT a_11492_n6613# a_11708_n6613# VSS s=11648,328 d=11648,328 l=112 w=224 x=11596 y=-6252 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=20624 y=-2550 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_2749_3524# a_2749_4932# VDD s=11648,328 d=19712,624 l=112 w=224 x=3485 y=4932 pfet_03v3
x 7b_counter_0.MDFF_5.QB a_12387_5792# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13035 y=5836 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=18475 y=-2558 pfet_03v3
x D2_3 p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6475 y=-1072 pfet_03v3
x a_12387_3319# 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12387 y=3363 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_27234_575# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28314 y=619 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27596 y=-7045 pfet_03v3
x 7b_counter_0.MDFF_0.QB VDD 7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=5924 y=4393 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT p3_gen_magic_0.xnor_magic_1.OUT a_1957_n7648# VSS s=11648,328 d=11648,328 l=112 w=224 x=1845 y=-7647 nfet_03v3
x 7b_counter_0.NAND_magic_0.A VDD 7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=32650 y=5870 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=30543 y=-5826 nfet_03v3
x p2_gen_magic_0.xnor_magic_0.OUT a_11292_n2115# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11380 y=-1311 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK VSS divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=26221 y=-5823 nfet_03v3
x a_19841_3363# 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21009 y=3803 pfet_03v3
x OR_magic_2.A DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30298 y=-2551 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_2749_2092# a_2749_684# VDD s=11648,328 d=19712,624 l=112 w=224 x=3485 y=684 pfet_03v3
x D2_4 VSS a_23802_2253# VSS s=11648,328 d=11648,328 l=112 w=224 x=24122 y=2253 nfet_03v3
x a_1209_1059# 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2377 y=619 pfet_03v3
x D2_7 a_5452_n3150# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5556 y=-3149 nfet_03v3
x p3_gen_magic_0.P3 p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=22380 y=-7052 pfet_03v3
x mux_magic_0.AND2_magic_0.A a_32616_n1264# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32920 y=-823 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=26953 y=7557 pfet_03v3
x a_7303_3480# Q6 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=7303 y=3524 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=18907 y=-2101 nfet_03v3
x D2_2 p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10064 y=-1072 pfet_03v3
x a_12387_4513# 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12387 y=4557 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_17405_5901# VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=6385 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_19152_739# a_18891_1669# VDD s=11648,328 d=19712,624 l=112 w=224 x=19688 y=1223 pfet_03v3
x a_12387_3319# 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12603 y=3803 pfet_03v3
x a_31440_8496# VSS 7b_counter_0.MDFF_4.LD VSS s=11648,328 d=19712,624 l=112 w=224 x=32652 y=8496 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_1409_6275# a_1209_6275# VSS s=11648,328 d=19712,624 l=112 w=224 x=1945 y=6275 nfet_03v3
x p3_gen_magic_0.xnor_magic_5.OUT VDD a_16186_n8142# VDD s=19712,624 d=11648,328 l=112 w=224 x=16274 y=-8581 pfet_03v3
x Q4 VDD p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11548 y=-4049 pfet_03v3
x a_31440_8496# VDD 7b_counter_0.MDFF_4.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=32652 y=8943 pfet_03v3
x OR_magic_1.VOUT VDD divide_by_2_1.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=31268 y=2626 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_11191_5901# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11711 y=5901 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20329 y=-5366 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=29435 y=-5367 pfet_03v3
x a_4496_4393# a_5515_3947# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6051 y=3947 nfet_03v3
x a_15865_7470# VSS 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=17033 y=7470 nfet_03v3
x Q3 VDD p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=501 y=-1072 pfet_03v3
x DFF_magic_0.tg_magic_3.OUT VSS DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=26984 y=-1321 nfet_03v3
x 7b_counter_0.MDFF_0.QB a_1209_4557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1945 y=4997 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_12387_1769# a_12931_2253# VSS s=19712,624 d=11648,328 l=112 w=224 x=12819 y=2253 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=33460 y=2167 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_17405_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=4448 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_counter_0.MDFF_3.QB a_5515_9163# VSS s=11648,328 d=11648,328 l=112 w=224 x=5835 y=9163 nfet_03v3
x p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS a_8643_n1973# VSS s=11648,328 d=19712,624 l=112 w=224 x=9379 y=-1972 nfet_03v3
x DFF_magic_0.tg_magic_3.OUT VDD DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=26768 y=-864 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_17405_10149# a_17405_8741# VDD s=11648,328 d=19712,624 l=112 w=224 x=17709 y=9665 pfet_03v3
x D2_7 p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6889 y=-8547 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=30218 y=5878 pfet_03v3
x divide_by_2_0.tg_magic_3.IN VSS mux_magic_0.IN2 VSS s=19712,624 d=11648,328 l=112 w=224 x=31435 y=-5816 nfet_03v3
x D2_1 a_1541_n3597# p2_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=2061 y=-3596 pfet_03v3
x CLK VSS DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=28247 y=-1322 nfet_03v3
x Q5 VDD a_8523_n8095# VDD s=11648,328 d=11648,328 l=112 w=224 x=8827 y=-8094 pfet_03v3
x p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_5036_n4081# p2_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=5556 y=-4080 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=29336 y=7557 pfet_03v3
x D2_3 VSS p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=6475 y=-6027 nfet_03v3
x LD a_1409_7469# a_1209_7469# VSS s=11648,328 d=19712,624 l=112 w=224 x=1945 y=7469 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_2749_5900# VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=6384 pfet_03v3
x p2_gen_magic_0.xnor_magic_1.OUT VDD a_16186_n3644# VDD s=11648,328 d=11648,328 l=112 w=224 x=16706 y=-4083 pfet_03v3
x Q1 a_12387_9730# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13035 y=10214 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_8955_8580# a_8411_8536# VSS s=11648,328 d=19712,624 l=112 w=224 x=9491 y=8580 nfet_03v3
x CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=20624 y=-7044 pfet_03v3
x mux_magic_0.IN1 VDD a_32616_n1264# VDD s=11648,328 d=11648,328 l=112 w=224 x=33136 y=-823 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27169 y=7557 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=26056 y=-6586 nfet_03v3
x a_1209_8579# VDD 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=2161 y=9019 pfet_03v3
x Q1 VDD a_22991_5885# VDD s=19712,624 d=11648,328 l=112 w=224 x=22879 y=5885 pfet_03v3
x a_27234_3319# 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=27234 y=3363 nfet_03v3
x a_19152_6440# VSS a_20171_6886# VSS s=11648,328 d=11648,328 l=112 w=224 x=20059 y=6886 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK VSS a_9689_6886# VSS s=11648,328 d=11648,328 l=112 w=224 x=9577 y=6886 nfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=621 y=6216 pfet_03v3
x OR_magic_1.VOUT VDD divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=33295 y=947 pfet_03v3
x a_27234_575# VDD 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=27234 y=619 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=35782 y=2625 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_8411_4513# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9491 y=4997 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_6725_7308# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=6813 y=7308 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.Q a_23258_575# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23906 y=619 pfet_03v3
x divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=36458 y=2625 pfet_03v3
x mux_magic_0.IN1 divide_by_2_1.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=37617 y=1396 nfet_03v3
x mux_magic_0.IN1 divide_by_2_1.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=37401 y=939 pfet_03v3
x D2_2 VDD p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=9848 y=-5570 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD a_1209_1059# VDD s=19712,624 d=11648,328 l=112 w=224 x=1297 y=619 pfet_03v3
x D2_2 VSS p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10064 y=-6027 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_5385_1059# a_5185_1059# VSS s=11648,328 d=19712,624 l=112 w=224 x=5921 y=1059 nfet_03v3
x DFF_magic_0.D a_29512_8496# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=29616 y=9419 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17626 y=-2550 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_4496_10093# a_4235_9163# VDD s=11648,328 d=19712,624 l=112 w=224 x=5464 y=10093 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_8955_9774# a_8411_9730# VSS s=11648,328 d=19712,624 l=112 w=224 x=9491 y=9774 nfet_03v3
x Q7 VDD p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=915 y=-8547 pfet_03v3
x a_12387_5792# 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12603 y=5836 pfet_03v3
x CLK VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=16683 y=-5822 nfet_03v3
x a_8411_9730# 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8627 y=10214 pfet_03v3
x a_27234_4513# 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=27234 y=4557 nfet_03v3
x LD a_5185_2253# a_5385_2253# VSS s=19712,624 d=11648,328 l=112 w=224 x=5273 y=2253 nfet_03v3
x a_1209_3363# VDD 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=2161 y=3803 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=31971 y=1406 nfet_03v3
x a_13353_n2115# VSS p2_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=14089 y=-1754 nfet_03v3
x Q1 a_8643_n1973# p2_gen_magic_0.xnor_magic_0.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=8731 y=-1972 nfet_03v3
x Q5 VDD p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=7465 y=-8547 pfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=837 y=10192 pfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=405 y=5856 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD a_12387_575# VDD s=11648,328 d=11648,328 l=112 w=224 x=13251 y=619 pfet_03v3
x a_1209_2253# VSS 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=2377 y=2253 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_21381_10149# VDD s=19712,624 d=11648,328 l=112 w=224 x=21469 y=9181 pfet_03v3
x a_11292_n6613# VDD p3_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=12028 y=-5379 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14359 y=1000 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_6725_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=6813 y=1168 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VSS a_6725_7308# VSS s=11648,328 d=19712,624 l=112 w=224 x=7029 y=7308 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19897 y=-5366 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.B VDD a_13353_n6613# VDD s=11648,328 d=11648,328 l=112 w=224 x=13657 y=-5379 pfet_03v3
x p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT p2_gen_magic_0.AND2_magic_1.A a_12590_n3150# VSS s=11648,328 d=11648,328 l=112 w=224 x=12478 y=-3149 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VSS a_2749_7308# VSS s=11648,328 d=19712,624 l=112 w=224 x=3053 y=7308 nfet_03v3
x p3_gen_magic_0.xnor_magic_6.OUT VSS a_14756_n8142# VSS s=11648,328 d=11648,328 l=112 w=224 x=15076 y=-8141 nfet_03v3
x p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_5036_n8579# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5124 y=-8578 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=15493 y=1000 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=9951 y=4616 pfet_03v3
x a_7303_3480# Q6 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=7303 y=4448 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14359 y=4976 pfet_03v3
x D2_2 a_8643_n1526# p2_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9163 y=-1525 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.B a_13769_n6613# a_13553_n6613# VSS s=11648,328 d=11648,328 l=112 w=224 x=13873 y=-6612 nfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=14433 y=-829 pfet_03v3
x OR_magic_1.VOUT VDD divide_by_2_1.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=30836 y=2626 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10383 y=4976 pfet_03v3
x D2_4 p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3412 y=-5570 pfet_03v3
x a_27234_1769# 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27450 y=1813 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_16065_7470# a_15865_7470# VSS s=11648,328 d=19712,624 l=112 w=224 x=16601 y=7470 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_2749_4932# a_2749_3524# VDD s=11648,328 d=11648,328 l=112 w=224 x=3269 y=4932 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=19469 y=4976 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS p3_gen_magic_0.P3 VSS s=19712,624 d=11648,328 l=112 w=224 x=21897 y=-5815 nfet_03v3
x CLK VSS 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=30383 y=7099 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=15493 y=4976 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=31707 y=7556 pfet_03v3
x 7b_counter_0.MDFF_6.QB VSS a_16065_6276# VSS s=11648,328 d=11648,328 l=112 w=224 x=16385 y=6276 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19123 y=-2558 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_0.IN divide_by_2_1.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=32187 y=1406 nfet_03v3
x a_4496_4393# 7b_counter_0.MDFF_0.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5708 y=4393 pfet_03v3
x p3_gen_magic_0.P3 p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21948 y=-7052 pfet_03v3
x 7b_counter_0.NAND_magic_0.A 7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32434 y=5870 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.C a_13769_n6613# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13873 y=-6252 nfet_03v3
x 7b_counter_0.MDFF_3.QB a_1409_9773# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1513 y=9773 nfet_03v3
x DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT DFF_magic_0.tg_magic_1.IN DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=29571 y=-865 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD 7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=28904 y=7557 pfet_03v3
x Q3 a_23207_5885# 7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=23311 y=7267 pfet_03v3
x LD a_1209_8579# a_1409_8579# VSS s=19712,624 d=11648,328 l=112 w=224 x=1297 y=8579 nfet_03v3
x CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=27896 y=5878 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=17626 y=-7044 pfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.A a_13353_n2115# a_13553_n2115# VSS s=19712,624 d=11648,328 l=112 w=224 x=13441 y=-1754 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=14359 y=9393 nfet_03v3
x divide_by_2_0.tg_magic_1.IN divide_by_2_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28229 y=-7053 pfet_03v3
x mux_magic_0.AND2_magic_0.A VDD a_32616_n1264# VDD s=19712,624 d=11648,328 l=112 w=224 x=32704 y=-823 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_6725_684# a_6725_2092# VDD s=11648,328 d=19712,624 l=112 w=224 x=7029 y=1168 pfet_03v3
x 7b_counter_0.NAND_magic_0.A VSS DFF_magic_0.D VSS s=19712,624 d=11648,328 l=112 w=224 x=26122 y=8663 nfet_03v3
x Q3 a_1559_n1526# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=1647 y=-1525 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10383 y=9393 nfet_03v3
x p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD a_12174_n4081# VDD s=11648,328 d=11648,328 l=112 w=224 x=12478 y=-4080 pfet_03v3
x a_11279_3480# 7b_counter_0.MDFF_4.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=11279 y=3524 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_21381_10149# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=21469 y=10149 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.C a_13769_n6613# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=14434 y=-6612 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B a_2749_684# a_2749_2092# VDD s=11648,328 d=19712,624 l=112 w=224 x=3053 y=1168 pfet_03v3
x OR_magic_2.A a_30365_3514# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=30453 y=3514 nfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=29190 y=-2543 pfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=19469 y=9393 nfet_03v3
x p3_gen_magic_0.xnor_magic_1.B VDD p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=2746 y=-8547 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.D DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=26357 y=-1323 nfet_03v3
x a_21381_3524# VDD Q3 VDD s=19712,624 d=19712,624 l=112 w=224 x=22117 y=3964 pfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=15493 y=9393 nfet_03v3
x D2_5 p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=13811 y=-3592 nfet_03v3
x DFF_magic_0.D VSS a_31440_8496# VSS s=11648,328 d=19712,624 l=112 w=224 x=31760 y=8496 nfet_03v3
x Q6 VSS a_1409_6275# VSS s=11648,328 d=11648,328 l=112 w=224 x=1729 y=6275 nfet_03v3
x a_2749_8740# VDD 7b_counter_0.MDFF_3.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=3485 y=9180 pfet_03v3
x DFF_magic_0.D VDD a_31440_8496# VDD s=11648,328 d=19712,624 l=112 w=224 x=31760 y=8943 pfet_03v3
x a_31440_8496# 7b_counter_0.MDFF_4.LD VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=32436 y=8496 nfet_03v3
x a_31440_8496# 7b_counter_0.MDFF_4.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32436 y=8943 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_9212_5956# a_9412_5956# VDD s=19712,624 d=11648,328 l=112 w=224 x=9300 y=5956 pfet_03v3
x D2_7 p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6457 y=-4049 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.C a_13769_n6613# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=14434 y=-6252 nfet_03v3
x divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=27113 y=-5366 pfet_03v3
x Q7 a_1541_n3597# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=1629 y=-3596 pfet_03v3
x OR_magic_2.VOUT VSS divide_by_2_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=25137 y=-5823 nfet_03v3
x 7b_counter_0.MDFF_0.QB VDD a_1209_4557# VDD s=11648,328 d=11648,328 l=112 w=224 x=1729 y=4997 pfet_03v3
x a_21381_8741# VSS Q1 VSS s=19712,624 d=19712,624 l=112 w=224 x=22117 y=8741 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS P2 VSS s=19712,624 d=11648,328 l=112 w=224 x=21897 y=-1321 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29206 y=1000 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_5185_1059# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5489 y=619 pfet_03v3
x D2_2 VDD a_12387_6986# VDD s=11648,328 d=11648,328 l=112 w=224 x=12819 y=7030 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_2749_2092# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2837 y=2092 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25230 y=1000 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=33244 y=2167 nfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_5515_9163# 7b_counter_0.MDFF_3.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=5619 y=9163 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD a_22062_684# VDD s=11648,328 d=19712,624 l=112 w=224 x=22798 y=684 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_5185_6275# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5489 y=5835 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=28990 y=4616 pfet_03v3
x a_17405_2092# VDD 7b_counter_0.MDFF_1.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=18141 y=1168 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29206 y=4976 pfet_03v3
x p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS a_12174_n7648# VSS s=11648,328 d=19712,624 l=112 w=224 x=12910 y=-7647 nfet_03v3
x CLK VSS a_1409_7469# VSS s=11648,328 d=11648,328 l=112 w=224 x=1729 y=7469 nfet_03v3
x a_17405_7309# VDD 7b_counter_0.MDFF_6.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=18141 y=6869 pfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=20164 y=-6585 nfet_03v3
x D2_2 VSS a_8955_8580# VSS s=11648,328 d=11648,328 l=112 w=224 x=9275 y=8580 nfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=29270 y=-6586 nfet_03v3
x D2_6 p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10376 y=-4049 pfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.A a_13553_n2115# a_13353_n2115# VSS s=11648,328 d=19712,624 l=112 w=224 x=14089 y=-2114 nfet_03v3
x Q7 VSS p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=699 y=-3592 nfet_03v3
x a_12387_1769# VDD 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=12387 y=1813 pfet_03v3
x LD a_1409_2253# a_1209_2253# VSS s=11648,328 d=19712,624 l=112 w=224 x=1945 y=2253 nfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=405 y=6216 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13927 y=1000 pfet_03v3
x a_15865_4557# VDD 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=16817 y=4997 pfet_03v3
x OR_magic_1.VOUT VDD divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=35566 y=2625 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD a_8411_4513# VDD s=11648,328 d=11648,328 l=112 w=224 x=9275 y=4997 pfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=621 y=1000 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28112 y=5878 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.OUT VSS a_16386_n8142# VSS s=11648,328 d=11648,328 l=112 w=224 x=16706 y=-8141 nfet_03v3
x CLK VDD a_15865_8580# VDD s=11648,328 d=11648,328 l=112 w=224 x=16385 y=9020 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_4496_10093# a_4235_9163# VDD s=11648,328 d=19712,624 l=112 w=224 x=5032 y=9609 pfet_03v3
x p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT p2_gen_magic_0.xnor_magic_6.OUT a_8939_n3150# VSS s=11648,328 d=11648,328 l=112 w=224 x=8827 y=-3149 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13927 y=4976 pfet_03v3
x 7b_counter_0.MDFF_1.QB VDD 7b_counter_0.MDFF_1.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=20580 y=1223 pfet_03v3
x divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=35185 y=947 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.Q VSS a_5385_1059# VSS s=11648,328 d=11648,328 l=112 w=224 x=5705 y=1059 nfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=621 y=9832 pfet_03v3
x P2 VSS p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=21948 y=-2101 nfet_03v3
x a_26126_3480# 7b_counter_0.MDFF_7.tspc2_magic_0.D VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=26126 y=3524 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.Q VSS a_8955_9774# VSS s=11648,328 d=11648,328 l=112 w=224 x=9275 y=9774 nfet_03v3
x a_23985_7877# VDD 7b_counter_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=24721 y=9110 pfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=621 y=4976 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_2749_4932# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=4932 pfet_03v3
x Q1 VDD a_22991_5885# VDD s=19712,624 d=11648,328 l=112 w=224 x=22879 y=7267 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_15865_6276# a_16065_6276# VSS s=19712,624 d=11648,328 l=112 w=224 x=15953 y=6276 nfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_2.OUT DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=28514 y=-2084 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_7215_10149# a_7303_8697# VDD s=19712,624 d=11648,328 l=112 w=224 x=7303 y=10149 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.VOUT VDD 7b_counter_0.NAND_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=24523 y=10548 pfet_03v3
x D2_3 VDD p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6259 y=-5570 pfet_03v3
x Q2 a_22991_5885# a_23207_5885# VDD s=11648,328 d=11648,328 l=112 w=224 x=23095 y=7751 pfet_03v3
x a_11279_6341# 7b_counter_0.MDFF_5.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11279 y=6385 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.D a_24259_4877# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24795 y=4393 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=20164 y=-2091 nfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16031 y=-871 pfet_03v3
x Q5 p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8113 y=-8547 pfet_03v3
x D2_3 a_5470_n6471# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5574 y=-6470 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=13927 y=9393 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=18691 y=-6595 nfet_03v3
x LD VSS 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=4813 y=6656 nfet_03v3
x a_23258_575# 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=23258 y=1059 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.A a_13353_n2115# a_13553_n2115# VSS s=19712,624 d=11648,328 l=112 w=224 x=13441 y=-2114 nfet_03v3
x a_1209_9773# VDD 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=2161 y=10213 pfet_03v3
x p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD a_8523_n4081# VDD s=11648,328 d=11648,328 l=112 w=224 x=8827 y=-4080 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT p3_gen_magic_0.3_inp_AND_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17575 y=-5365 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=24798 y=1000 pfet_03v3
x CLK VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=15599 y=-5822 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_17405_4932# a_17405_3524# VDD s=11648,328 d=11648,328 l=112 w=224 x=17925 y=4932 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15277 y=1000 pfet_03v3
x a_11279_3480# 7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11279 y=4448 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=19469 y=10193 pfet_03v3
x Q2 a_5054_n1973# p2_gen_magic_0.xnor_magic_4.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=5142 y=-1972 nfet_03v3
x OR_magic_2.A VDD a_30365_4922# VDD s=19712,624 d=11648,328 l=112 w=224 x=30453 y=4438 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=10167 y=4976 pfet_03v3
x a_15865_9774# VDD 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=16817 y=10214 pfet_03v3
x a_15865_3363# 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17033 y=3803 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD a_19841_9774# VDD s=19712,624 d=11648,328 l=112 w=224 x=19929 y=10214 pfet_03v3
x a_27234_1769# VDD 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=27234 y=1813 pfet_03v3
x a_4496_4393# VSS a_5515_3947# VSS s=11648,328 d=11648,328 l=112 w=224 x=5403 y=3947 nfet_03v3
x p3_gen_magic_0.xnor_magic_4.OUT VDD a_11292_n6613# VDD s=11648,328 d=11648,328 l=112 w=224 x=11596 y=-5809 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30815 y=7556 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15277 y=4976 pfet_03v3
x 7b_counter_0.MDFF_6.QB a_16065_6276# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16169 y=6276 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_26038_684# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26774 y=1168 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_19307_6886# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19843 y=6886 nfet_03v3
x D2_5 VDD p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13379 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_4496_4877# VDD s=11648,328 d=11648,328 l=112 w=224 x=4816 y=4393 pfet_03v3
x 7b_counter_0.NAND_magic_0.A VDD 7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=32218 y=5870 pfet_03v3
x CLK DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25976 y=-2543 pfet_03v3
x a_21381_8741# VDD Q1 VDD s=19712,624 d=19712,624 l=112 w=224 x=22117 y=9665 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_23258_1769# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=24338 y=1813 pfet_03v3
x divide_by_2_0.tg_magic_1.IN divide_by_2_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28661 y=-7053 pfet_03v3
x DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT DFF_magic_0.tg_magic_2.OUT DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=29355 y=-865 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_19152_5956# VDD s=11648,328 d=11648,328 l=112 w=224 x=19472 y=5956 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VSS a_11279_1124# VSS s=11648,328 d=19712,624 l=112 w=224 x=11927 y=2092 nfet_03v3
x 7b_counter_0.MDFF_5.LD a_8411_8536# a_8955_8580# VSS s=19712,624 d=11648,328 l=112 w=224 x=8843 y=8580 nfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=10167 y=9393 nfet_03v3
x LD a_1209_8579# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1513 y=9019 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_24536_3947# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=25072 y=3947 nfet_03v3
x LD a_1209_3363# a_1409_3363# VSS s=19712,624 d=11648,328 l=112 w=224 x=1297 y=3363 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_8825_6886# 7b_counter_0.MDFF_5.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=8929 y=6886 nfet_03v3
x a_15865_1059# VSS 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=17033 y=1059 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_7215_4932# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7951 y=3964 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_21381_8741# a_21381_10149# VDD s=11648,328 d=19712,624 l=112 w=224 x=22117 y=10149 pfet_03v3
x a_16186_n3644# VSS p2_gen_magic_0.3_inp_AND_magic_0.C VSS s=19712,624 d=19712,624 l=112 w=224 x=17354 y=-3643 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD a_23560_3728# VDD s=11648,328 d=11648,328 l=112 w=224 x=25011 y=4393 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15277 y=9393 nfet_03v3
x DFF_magic_0.D a_31440_8496# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=31544 y=8496 nfet_03v3
x DFF_magic_0.D a_31440_8496# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31544 y=8943 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD a_8411_4513# VDD s=11648,328 d=11648,328 l=112 w=224 x=8843 y=4997 pfet_03v3
x mux_magic_0.OR_magic_0.A VDD a_34156_n889# VDD s=19712,624 d=11648,328 l=112 w=224 x=34244 y=-1856 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD a_19841_8580# VDD s=19712,624 d=11648,328 l=112 w=224 x=19929 y=9020 pfet_03v3
x D2_4 a_1975_n6471# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2079 y=-6470 nfet_03v3
x DFF_magic_0.tg_magic_1.IN DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27041 y=-2551 pfet_03v3
x Q3 VSS p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=717 y=-1529 nfet_03v3
x p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT a_1541_n8579# p3_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=2061 y=-8578 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_4496_9609# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4600 y=9609 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.D a_4235_9163# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=4323 y=9163 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD a_15865_8580# VDD s=19712,624 d=11648,328 l=112 w=224 x=15953 y=9020 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.A a_23985_7877# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=24073 y=8680 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VSS a_7303_8697# VSS s=11648,328 d=19712,624 l=112 w=224 x=7951 y=8741 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_8411_9730# a_8955_9774# VSS s=19712,624 d=11648,328 l=112 w=224 x=8843 y=9774 nfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15599 y=-871 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=25014 y=1000 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_9412_739# a_9212_739# VDD s=11648,328 d=11648,328 l=112 w=224 x=9516 y=739 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=33028 y=2167 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=14143 y=4616 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15277 y=640 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK VDD divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=26437 y=-5366 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=28774 y=4616 pfet_03v3
x a_26126_3480# 7b_counter_0.MDFF_7.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=26126 y=4448 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_1209_4557# a_1409_4557# VSS s=19712,624 d=11648,328 l=112 w=224 x=1297 y=4557 nfet_03v3
x LD a_5185_7469# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5489 y=7029 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD a_1209_6275# VDD s=19712,624 d=11648,328 l=112 w=224 x=1297 y=5835 pfet_03v3
x a_15865_6276# 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17033 y=5836 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19253 y=4616 pfet_03v3
x Q1 p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7801 y=-5570 pfet_03v3
x LD a_1209_3363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1513 y=3803 pfet_03v3
x CLK VSS a_16065_3363# VSS s=11648,328 d=11648,328 l=112 w=224 x=16385 y=3363 nfet_03v3
x p3_gen_magic_0.xnor_magic_6.OUT a_14556_n8142# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15292 y=-8581 pfet_03v3
x D2_2 a_8955_8580# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9059 y=8580 nfet_03v3
x D2_6 a_8939_n7648# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9043 y=-7647 nfet_03v3
x p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT a_5054_n5540# p3_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=5574 y=-5539 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD a_11191_4932# VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=4932 pfet_03v3
x CLK VSS 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=26085 y=7100 nfet_03v3
x CLK DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23949 y=-864 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VSS a_22150_1124# VSS s=11648,328 d=19712,624 l=112 w=224 x=22798 y=2092 nfet_03v3
x CLK VSS a_1409_2253# VSS s=11648,328 d=11648,328 l=112 w=224 x=1729 y=2253 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.D a_9412_5956# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9948 y=6440 pfet_03v3
x P2 VDD p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=22164 y=-2558 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=25249 y=-1321 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD 7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=29393 y=5870 pfet_03v3
x Q6 VDD a_5036_n8095# VDD s=11648,328 d=11648,328 l=112 w=224 x=5340 y=-8094 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.Q a_8411_4513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9059 y=4997 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26517 y=7557 pfet_03v3
x D2_5 VDD p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13811 y=-8547 pfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=405 y=1000 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=27220 y=5878 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VSS a_17405_2092# VSS s=11648,328 d=19712,624 l=112 w=224 x=17709 y=2092 nfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=14143 y=6657 nfet_03v3
x divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT divide_by_2_0.tg_magic_1.IN divide_by_2_0.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=30327 y=-5367 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_15865_8580# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16169 y=9020 pfet_03v3
x CLK VSS a_12931_8580# VSS s=11648,328 d=11648,328 l=112 w=224 x=13251 y=8580 nfet_03v3
x divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=29702 y=-7045 pfet_03v3
x a_19152_1223# 7b_counter_0.MDFF_1.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20364 y=1223 pfet_03v3
x Q2 VSS a_16065_4557# VSS s=11648,328 d=11648,328 l=112 w=224 x=16385 y=4557 nfet_03v3
x D2_7 p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=6673 y=-3592 nfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=405 y=9832 pfet_03v3
x a_14556_n3644# p2_gen_magic_0.3_inp_AND_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=15724 y=-4083 pfet_03v3
x LD a_5185_2253# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5489 y=1813 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.Q a_8955_9774# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9059 y=9774 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.C a_23985_7877# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24505 y=9110 pfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=405 y=4976 pfet_03v3
x a_23352_n6798# VSS OR_magic_2.VOUT VSS s=19712,624 d=19712,624 l=112 w=224 x=24088 y=-6797 nfet_03v3
x D2_1 p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3394 y=-4049 pfet_03v3
x CLK a_15865_3363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16601 y=3803 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_11279_1124# a_11191_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=11711 y=1168 pfet_03v3
x Q4 a_1409_1059# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1513 y=1059 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=18850 y=-1328 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.VOUT p2_gen_magic_0.3_inp_AND_magic_0.VOUT p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=14433 y=-1311 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD a_12387_4513# VDD s=11648,328 d=11648,328 l=112 w=224 x=13251 y=4997 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_11279_6341# a_11191_5901# VDD s=19712,624 d=11648,328 l=112 w=224 x=11711 y=6869 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VSS a_11279_6341# VSS s=11648,328 d=19712,624 l=112 w=224 x=11927 y=7309 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_17405_10149# VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=9181 pfet_03v3
x D2_3 VDD p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=6691 y=-5570 pfet_03v3
x 7b_counter_0.MDFF_7.QB a_27234_4513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27882 y=4997 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_17405_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=1652 pfet_03v3
x DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT DFF_magic_0.tg_magic_3.OUT DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=25300 y=-2543 pfet_03v3
x D2_6 VDD p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=9728 y=-4049 pfet_03v3
x D2_4 a_23258_1769# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23906 y=1813 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_24059_4877# a_24259_4877# VDD s=19712,624 d=11648,328 l=112 w=224 x=24579 y=4393 pfet_03v3
x Q1 VSS a_12931_9774# VSS s=11648,328 d=11648,328 l=112 w=224 x=13251 y=9774 nfet_03v3
x 7b_counter_0.MDFF_3.QB VDD a_1209_9773# VDD s=11648,328 d=11648,328 l=112 w=224 x=1729 y=10213 pfet_03v3
x p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD a_1559_n1042# VDD s=11648,328 d=11648,328 l=112 w=224 x=1863 y=-1041 pfet_03v3
x a_23352_n6798# VDD OR_magic_2.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=24088 y=-5873 pfet_03v3
x Q7 p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=699 y=-8547 pfet_03v3
x p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS a_5036_n7648# VSS s=11648,328 d=19712,624 l=112 w=224 x=5772 y=-7647 nfet_03v3
x p2_gen_magic_0.AND2_magic_1.A a_14556_n3644# a_14756_n3644# VSS s=19712,624 d=11648,328 l=112 w=224 x=14644 y=-3643 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_2749_4932# a_2749_3524# VDD s=11648,328 d=19712,624 l=112 w=224 x=3053 y=3964 pfet_03v3
x divide_by_2_1.tg_magic_1.IN divide_by_2_1.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=34144 y=939 pfet_03v3
x Q2 a_22991_5885# a_23207_5885# VDD s=11648,328 d=11648,328 l=112 w=224 x=23095 y=6299 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_23258_575# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=24338 y=619 pfet_03v3
x a_24059_4877# a_24536_3947# a_23560_3728# VSS s=11648,328 d=11648,328 l=112 w=224 x=24640 y=3947 nfet_03v3
x p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT a_1559_n5540# p3_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=2079 y=-5539 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=27329 y=-5825 nfet_03v3
x D2_1 p3_gen_magic_0.xnor_magic_1.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18595 y=-8547 pfet_03v3
x D2_2 VDD p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10280 y=-5570 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD p3_gen_magic_0.P3 VDD s=11648,328 d=11648,328 l=112 w=224 x=22113 y=-5358 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_16065_1059# a_15865_1059# VSS s=11648,328 d=19712,624 l=112 w=224 x=16601 y=1059 nfet_03v3
x LD VSS 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=4813 y=1440 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_17405_4932# VDD s=11648,328 d=11648,328 l=112 w=224 x=17709 y=4932 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_12931_6276# a_12387_5792# VSS s=11648,328 d=19712,624 l=112 w=224 x=13467 y=6276 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_2749_10148# VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=9180 pfet_03v3
x Q1 VDD p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=8017 y=-1072 pfet_03v3
x a_27567_8496# LD VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=28563 y=8496 nfet_03v3
x Q4 p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11764 y=-8547 pfet_03v3
x a_27567_8496# LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28563 y=8943 pfet_03v3
x Q5 VSS p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7681 y=-8090 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_8713_6842# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10380 y=6440 pfet_03v3
x p2_gen_magic_0.xnor_magic_3.OUT a_11708_n2115# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=11812 y=-1754 nfet_03v3
x a_6725_7308# VDD Q7 VDD s=19712,624 d=19712,624 l=112 w=224 x=7461 y=6384 pfet_03v3
x OR_magic_2.A DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=30514 y=-2094 nfet_03v3
x CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16899 y=-5365 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=29651 y=-5824 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_26126_1124# a_26038_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=26558 y=1168 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD a_27234_4513# VDD s=11648,328 d=11648,328 l=112 w=224 x=28098 y=4997 pfet_03v3
x a_18891_6886# a_19152_6440# a_19307_6886# VSS s=11648,328 d=11648,328 l=112 w=224 x=19627 y=6886 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_22150_1124# a_22062_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=22582 y=1168 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_4496_4877# VDD s=19712,624 d=11648,328 l=112 w=224 x=4384 y=4877 pfet_03v3
x OR_magic_2.A a_23352_n6798# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=23440 y=-6797 nfet_03v3
x divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT divide_by_2_1.tg_magic_0.IN divide_by_2_1.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=32187 y=947 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_7215_10149# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7951 y=9665 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.C a_13353_n6613# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13873 y=-5809 pfet_03v3
x D2_5 p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14027 y=-4049 pfet_03v3
x D2_1 p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3178 y=-3592 nfet_03v3
x CLK VDD DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=28463 y=-865 pfet_03v3
x a_17405_3524# VDD 7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=18141 y=3964 pfet_03v3
x 7b_counter_0.MDFF_6.QB a_15865_6276# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16601 y=5836 pfet_03v3
x DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT DFF_magic_0.tg_magic_1.IN DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=29139 y=-865 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_19841_3363# a_20041_3363# VSS s=19712,624 d=11648,328 l=112 w=224 x=19929 y=3363 nfet_03v3
x Q6 VDD p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=4410 y=-4049 pfet_03v3
x Q4 VSS 7b_counter_0.3_inp_AND_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=24097 y=6843 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=10167 y=10193 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.D a_19152_5956# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19256 y=5956 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_15865_3363# a_16065_3363# VSS s=19712,624 d=11648,328 l=112 w=224 x=15953 y=3363 nfet_03v3
x D2_4 VDD p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=3196 y=-5570 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VSS a_17405_7309# VSS s=11648,328 d=19712,624 l=112 w=224 x=17709 y=7309 nfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4381 y=5856 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.OUT a_16186_n8142# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16922 y=-8581 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK VDD DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=29406 y=-2543 pfet_03v3
x divide_by_2_1.tg_magic_3.OUT VSS divide_by_2_1.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=34087 y=2169 nfet_03v3
x p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT a_1541_n8579# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=1629 y=-8578 pfet_03v3
x 7b_counter_0.MDFF_4.QB 7b_counter_0.MDFF_4.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=8497 y=1669 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=20789 y=-5366 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=21056 y=-2550 pfet_03v3
x a_17405_8741# VSS 7b_counter_0.MDFF_6.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=18141 y=8741 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD 7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=28961 y=5870 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=32568 y=2626 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_7303_3480# a_7215_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=7735 y=3964 pfet_03v3
x OR_magic_2.A VDD a_23352_n5390# VDD s=19712,624 d=11648,328 l=112 w=224 x=23440 y=-5873 pfet_03v3
x DFF_magic_0.D VSS a_31440_8496# VSS s=19712,624 d=11648,328 l=112 w=224 x=31328 y=8496 nfet_03v3
x mux_magic_0.AND2_magic_0.A a_32616_n1264# a_32816_n1264# VSS s=19712,624 d=11648,328 l=112 w=224 x=32704 y=-1263 nfet_03v3
x DFF_magic_0.D VDD a_31440_8496# VDD s=19712,624 d=11648,328 l=112 w=224 x=31328 y=8943 pfet_03v3
x a_8411_4513# 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8627 y=4997 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS a_1541_n7648# VSS s=11648,328 d=19712,624 l=112 w=224 x=2277 y=-7647 nfet_03v3
x a_7303_8697# Q2 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=7303 y=9181 pfet_03v3
x Q5 a_23793_5904# 7b_counter_0.3_inp_AND_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=24313 y=5904 pfet_03v3
x Q4 a_12174_n8095# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=12262 y=-8094 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A a_19841_4557# a_20041_4557# VSS s=19712,624 d=11648,328 l=112 w=224 x=19929 y=4557 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_7303_8697# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7735 y=8741 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_15865_4557# a_16065_4557# VSS s=19712,624 d=11648,328 l=112 w=224 x=15953 y=4557 nfet_03v3
x D2_1 VSS mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=31812 y=-1644 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_11191_10149# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11711 y=10149 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=27436 y=6337 nfet_03v3
x a_32616_n2458# VDD mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=33568 y=-2017 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2749_7308# a_2749_5900# VDD s=11648,328 d=19712,624 l=112 w=224 x=3485 y=5900 pfet_03v3
x Q1 p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=8017 y=-6027 nfet_03v3
x p3_gen_magic_0.xnor_magic_1.B VSS p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=2962 y=-8090 nfet_03v3
x a_23258_575# VDD 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=23258 y=619 pfet_03v3
x D2_5 VSS p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=13595 y=-3592 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=19037 y=4616 pfet_03v3
x a_27234_575# 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27450 y=619 pfet_03v3
x CLK a_16065_3363# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16169 y=3363 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=15061 y=4616 pfet_03v3
x LD VDD a_1209_7469# VDD s=19712,624 d=11648,328 l=112 w=224 x=1297 y=7029 pfet_03v3
x D2_1 a_32616_n2458# a_32816_n2458# VSS s=19712,624 d=11648,328 l=112 w=224 x=32704 y=-2457 nfet_03v3
x Q4 a_23793_5904# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=23881 y=6388 pfet_03v3
x p3_gen_magic_0.xnor_magic_0.OUT a_11292_n6613# a_11492_n6613# VSS s=19712,624 d=11648,328 l=112 w=224 x=11380 y=-6612 nfet_03v3
x p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD a_8643_n1042# VDD s=11648,328 d=11648,328 l=112 w=224 x=8947 y=-1041 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_12387_8536# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13467 y=9020 pfet_03v3
x Q7 7b_counter_0.3_inp_AND_magic_0.B a_21504_5904# VDD s=11648,328 d=19712,624 l=112 w=224 x=22240 y=6388 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.A a_23985_7877# a_24185_7877# VSS s=19712,624 d=11648,328 l=112 w=224 x=24073 y=7877 nfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=12372 y=-5327 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=29177 y=5870 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_11191_684# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11711 y=684 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=27004 y=5878 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=30594 y=-6588 nfet_03v3
x D2_5 a_12590_n7648# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=12694 y=-7647 nfet_03v3
x Q2 p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4212 y=-5570 pfet_03v3
x CLK a_12931_8580# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13035 y=8580 nfet_03v3
x p3_gen_magic_0.xnor_magic_0.OUT a_11292_n6613# a_11492_n6613# VSS s=19712,624 d=11648,328 l=112 w=224 x=11380 y=-6252 nfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4381 y=640 pfet_03v3
x D2_6 p3_gen_magic_0.xnor_magic_6.OUT a_8523_n8095# VDD s=11648,328 d=19712,624 l=112 w=224 x=9259 y=-8094 pfet_03v3
x divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=31971 y=947 pfet_03v3
x LD VSS 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=837 y=6656 nfet_03v3
x Q2 a_16065_4557# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16169 y=4557 nfet_03v3
x LD VSS 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=837 y=4176 nfet_03v3
x CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=19681 y=-872 pfet_03v3
x a_19152_1223# VDD 7b_counter_0.MDFF_1.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=20148 y=1223 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=31110 y=5878 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_2749_8740# a_2749_10148# VDD s=11648,328 d=19712,624 l=112 w=224 x=3485 y=10148 pfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=15061 y=6657 nfet_03v3
x OR_magic_2.VOUT VDD divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=27380 y=-7045 pfet_03v3
x a_16186_n3644# VDD p2_gen_magic_0.3_inp_AND_magic_0.C VDD s=11648,328 d=11648,328 l=112 w=224 x=17138 y=-4083 pfet_03v3
x a_12387_6986# 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12387 y=7470 nfet_03v3
x CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=21056 y=-7044 pfet_03v3
x p2_gen_magic_0.xnor_magic_4.OUT a_11708_n2115# a_11492_n2115# VSS s=11648,328 d=11648,328 l=112 w=224 x=11812 y=-2114 nfet_03v3
x LD VDD a_1209_2253# VDD s=19712,624 d=11648,328 l=112 w=224 x=1297 y=1813 pfet_03v3
x DFF_magic_0.tg_magic_1.IN DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=27257 y=-2094 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_26038_4932# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26774 y=3964 pfet_03v3
x Q5 a_12387_4513# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13035 y=4997 pfet_03v3
x mux_magic_0.OR_magic_0.B VSS a_34156_n2297# VSS s=11648,328 d=19712,624 l=112 w=224 x=34460 y=-2296 nfet_03v3
x a_2749_3524# VSS 7b_counter_0.MDFF_0.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=3485 y=3524 nfet_03v3
x 7b_counter_0.MDFF_7.QB VDD a_27234_4513# VDD s=11648,328 d=11648,328 l=112 w=224 x=27666 y=4997 pfet_03v3
x OR_magic_2.A VDD DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=30082 y=-2551 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 7b_counter_0.NAND_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=28061 y=7557 pfet_03v3
x D2_1 a_32616_n2458# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32920 y=-2017 pfet_03v3
x p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT p2_gen_magic_0.xnor_magic_5.OUT a_5452_n3150# VSS s=11648,328 d=11648,328 l=112 w=224 x=5340 y=-3149 nfet_03v3
x D2_4 VSS p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=2980 y=-1529 nfet_03v3
x a_15865_7470# VDD 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=16817 y=7030 pfet_03v3
x 7b_counter_0.MDFF_7.QB 7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=23687 y=4393 pfet_03v3
x a_5185_6275# VSS 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=6353 y=6275 nfet_03v3
x Q4 VDD a_23793_5904# VDD s=11648,328 d=11648,328 l=112 w=224 x=24097 y=6388 pfet_03v3
x Q1 a_12931_9774# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13035 y=9774 nfet_03v3
x a_14556_n8142# VSS p3_gen_magic_0.3_inp_AND_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=15724 y=-8141 nfet_03v3
x a_32616_n1264# VSS mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=33784 y=-1263 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=18907 y=-6595 nfet_03v3
x divide_by_2_1.tg_magic_3.IN mux_magic_0.IN1 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=37566 y=2176 nfet_03v3
x Q7 7b_counter_0.3_inp_AND_magic_0.B VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=22024 y=6843 nfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4381 y=6216 pfet_03v3
x Q4 p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11332 y=-4049 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18058 y=-2550 pfet_03v3
x D2_6 VSS a_12931_2253# VSS s=11648,328 d=11648,328 l=112 w=224 x=13251 y=2253 nfet_03v3
x a_6725_2092# VSS Q5 VSS s=19712,624 d=19712,624 l=112 w=224 x=7461 y=2092 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=20113 y=-5366 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK VSS a_24536_3947# VSS s=11648,328 d=11648,328 l=112 w=224 x=24424 y=3947 nfet_03v3
x mux_magic_0.OR_magic_0.B a_34156_n889# a_34156_n2297# VDD s=11648,328 d=19712,624 l=112 w=224 x=34460 y=-1372 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_2.IN DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=28298 y=-2084 nfet_03v3
x a_19841_3363# VDD 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=20793 y=3803 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.Q a_8411_9730# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9059 y=10214 pfet_03v3
x CLK a_27778_2253# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=27882 y=2253 nfet_03v3
x D2_3 VDD a_15865_2253# VDD s=11648,328 d=11648,328 l=112 w=224 x=16385 y=1813 pfet_03v3
x a_17405_8741# VDD 7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=18141 y=9665 pfet_03v3
x DFF_magic_0.D a_27567_8496# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=27671 y=8496 nfet_03v3
x DFF_magic_0.D a_27567_8496# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27671 y=8943 pfet_03v3
x a_27567_8496# VSS LD VSS s=19712,624 d=11648,328 l=112 w=224 x=28347 y=8496 nfet_03v3
x D2_3 a_5054_n1526# p2_gen_magic_0.xnor_magic_4.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=5574 y=-1525 pfet_03v3
x a_27567_8496# VDD LD VDD s=19712,624 d=11648,328 l=112 w=224 x=28347 y=8943 pfet_03v3
x D2_1 VDD a_19841_8580# VDD s=11648,328 d=11648,328 l=112 w=224 x=20361 y=9020 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD a_8713_6842# VDD s=11648,328 d=11648,328 l=112 w=224 x=10164 y=6440 pfet_03v3
x a_5185_7469# VSS 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=6353 y=7469 nfet_03v3
x D2_2 a_9059_n1973# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9163 y=-1972 nfet_03v3
x D2_7 VDD p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=6673 y=-8547 pfet_03v3
x a_32616_n2458# VSS mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=33784 y=-2457 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.D a_24259_4877# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25227 y=4877 pfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=19948 y=-6585 nfet_03v3
x Q5 a_8523_n8095# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8611 y=-8094 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK VSS a_19307_1669# VSS s=11648,328 d=11648,328 l=112 w=224 x=19195 y=1669 nfet_03v3
x p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD a_5036_n4081# VDD s=11648,328 d=11648,328 l=112 w=224 x=5340 y=-4080 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B a_7303_8697# a_7215_10149# VDD s=19712,624 d=11648,328 l=112 w=224 x=7735 y=9665 pfet_03v3
x divide_by_2_1.tg_magic_3.IN mux_magic_0.IN1 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=37350 y=2633 pfet_03v3
x D2_7 a_5036_n3597# p2_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=5556 y=-3596 pfet_03v3
x divide_by_2_1.tg_magic_1.IN VDD divide_by_2_1.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=33928 y=939 pfet_03v3
x a_13353_n6613# VDD p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=14089 y=-5379 pfet_03v3
x OR_magic_2.A VDD a_23352_n5390# VDD s=11648,328 d=11648,328 l=112 w=224 x=23656 y=-5389 pfet_03v3
x CLK DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28247 y=-865 pfet_03v3
x D2_6 VSS p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=9944 y=-3592 nfet_03v3
x D2_1 p3_gen_magic_0.xnor_magic_1.B VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=18379 y=-8090 nfet_03v3
x mux_magic_0.IN1 VDD divide_by_2_1.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=37617 y=939 pfet_03v3
x a_19841_8580# VSS 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=21009 y=8580 nfet_03v3
x divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34519 y=2626 pfet_03v3
x Q4 p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11548 y=-8090 nfet_03v3
x Q3 a_1559_n1973# p2_gen_magic_0.xnor_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=1647 y=-1972 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.A a_23985_7877# a_24185_7877# VSS s=19712,624 d=11648,328 l=112 w=224 x=24073 y=8237 nfet_03v3
x CLK VSS a_27778_2253# VSS s=11648,328 d=11648,328 l=112 w=224 x=28098 y=2253 nfet_03v3
x a_19841_4557# 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21009 y=4997 pfet_03v3
x CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17410 y=-2550 pfet_03v3
x a_11279_8697# 7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11279 y=9181 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=31491 y=7097 nfet_03v3
x DFF_magic_0.tg_magic_2.OUT VDD OR_magic_2.A VDD s=19712,624 d=11648,328 l=112 w=224 x=30031 y=-857 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_21381_4932# a_21381_3524# VDD s=11648,328 d=11648,328 l=112 w=224 x=21901 y=4932 pfet_03v3
x a_8411_9730# VDD 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8411 y=10214 pfet_03v3
x a_11279_1124# 7b_counter_0.MDFF_4.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11279 y=1652 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=33295 y=1404 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_12387_575# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13467 y=619 pfet_03v3
x a_19841_9774# VSS 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=21009 y=9774 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=19948 y=-2091 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_12931_3363# a_12387_3319# VSS s=11648,328 d=19712,624 l=112 w=224 x=13467 y=3363 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_11279_3480# a_11191_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=11711 y=3964 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2749_5900# a_2749_7308# VDD s=11648,328 d=11648,328 l=112 w=224 x=3269 y=5900 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=18058 y=-7044 pfet_03v3
x a_8411_3319# VDD 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=8411 y=3803 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_counter_0.NAND_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=32599 y=7564 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=21005 y=-5825 nfet_03v3
x a_12387_4513# 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12603 y=4997 pfet_03v3
x D2_4 a_1559_n1526# p2_gen_magic_0.xnor_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=2079 y=-1525 pfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=621 y=10192 pfet_03v3
x a_14556_n8142# VDD p3_gen_magic_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=15508 y=-8581 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=30650 y=6337 nfet_03v3
x p3_gen_magic_0.xnor_magic_1.B VDD p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=3178 y=-8547 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_11279_8697# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11711 y=8741 nfet_03v3
x a_2749_3524# VDD 7b_counter_0.MDFF_0.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=3485 y=4448 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.Q a_19841_9774# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20577 y=10214 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A a_5385_6275# a_5185_6275# VSS s=11648,328 d=19712,624 l=112 w=224 x=5921 y=6275 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=15493 y=10193 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.A a_13353_n6613# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13441 y=-5379 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18634 y=-5365 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=19681 y=-5366 pfet_03v3
x Q5 p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=7897 y=-3592 nfet_03v3
x Q4 a_12174_n3150# p2_gen_magic_0.AND2_magic_1.A VSS s=19712,624 d=11648,328 l=112 w=224 x=12262 y=-3149 nfet_03v3
x Q3 a_23207_5885# 7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=23311 y=8235 pfet_03v3
x Q7 a_21504_5904# 7b_counter_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=22024 y=6388 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD a_15865_9774# VDD s=19712,624 d=11648,328 l=112 w=224 x=15953 y=10214 pfet_03v3
x 7b_counter_0.MDFF_6.QB VSS 7b_counter_0.MDFF_6.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=20923 y=6886 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_12931_4557# a_12387_4513# VSS s=11648,328 d=19712,624 l=112 w=224 x=13467 y=4557 nfet_03v3
x Q6 VDD a_21504_5904# VDD s=11648,328 d=11648,328 l=112 w=224 x=21808 y=5904 pfet_03v3
x OR_magic_2.VOUT VDD divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=26948 y=-7045 pfet_03v3
x Q1 VDD p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=7585 y=-5570 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_21381_3524# a_21381_4932# VDD s=11648,328 d=19712,624 l=112 w=224 x=22117 y=4932 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_15865_2253# VDD s=19712,624 d=11648,328 l=112 w=224 x=15953 y=1813 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_12387_5792# a_12931_6276# VSS s=19712,624 d=11648,328 l=112 w=224 x=12819 y=6276 nfet_03v3
x p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD a_5054_n1042# VDD s=11648,328 d=11648,328 l=112 w=224 x=5358 y=-1041 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14359 y=5857 pfet_03v3
x D2_3 p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6907 y=-5570 pfet_03v3
x a_30365_3514# VDD OR_magic_1.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=31101 y=3954 pfet_03v3
x p3_gen_magic_0.P3 VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=21732 y=-7052 pfet_03v3
x LD a_5385_7469# a_5185_7469# VSS s=11648,328 d=19712,624 l=112 w=224 x=5921 y=7469 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_6725_5900# VDD s=19712,624 d=11648,328 l=112 w=224 x=6813 y=6384 pfet_03v3
x Q3 VDD a_1559_n6024# VDD s=11648,328 d=11648,328 l=112 w=224 x=1863 y=-6023 pfet_03v3
x LD VSS 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=837 y=1440 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_26126_3480# a_26038_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=26558 y=3964 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=21005 y=-1331 nfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK VDD a_19152_6440# VDD s=19712,624 d=11648,328 l=112 w=224 x=19040 y=6440 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=15493 y=5857 pfet_03v3
x p2_gen_magic_0.xnor_magic_0.OUT a_11292_n2115# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11380 y=-881 pfet_03v3
x D2_5 p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13595 y=-8547 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17410 y=-7044 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT p2_gen_magic_0.3_inp_AND_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=18007 y=-871 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=9951 y=4976 pfet_03v3
x 7b_counter_0.NAND_magic_0.A a_24003_10051# 7b_counter_0.NAND_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=24091 y=10051 nfet_03v3
x divide_by_2_0.tg_magic_1.IN VDD divide_by_2_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=28013 y=-7053 pfet_03v3
x divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT divide_by_2_0.tg_magic_2.IN divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=29486 y=-7045 pfet_03v3
x p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_12174_n4081# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=12262 y=-4080 pfet_03v3
x p2_gen_magic_0.xnor_magic_1.OUT a_16386_n3644# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16490 y=-3643 nfet_03v3
x a_26126_1124# 7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=26126 y=1652 pfet_03v3
x a_22150_1124# Q4 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=22150 y=1652 pfet_03v3
x Q7 VDD a_1541_n8095# VDD s=11648,328 d=11648,328 l=112 w=224 x=1845 y=-8094 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=28774 y=640 pfet_03v3
x D2_3 VSS a_20041_3363# VSS s=11648,328 d=11648,328 l=112 w=224 x=20361 y=3363 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_17405_5901# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=5901 pfet_03v3
x p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS a_8523_n3150# VSS s=11648,328 d=19712,624 l=112 w=224 x=9259 y=-3149 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_27778_3363# a_27234_3319# VSS s=11648,328 d=19712,624 l=112 w=224 x=28314 y=3363 nfet_03v3
x Q4 VDD a_12174_n3597# VDD s=11648,328 d=11648,328 l=112 w=224 x=12478 y=-3596 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_3.OUT DFF_magic_0.D VSS s=11648,328 d=11648,328 l=112 w=224 x=26141 y=-1323 nfet_03v3
x a_27234_3319# 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27450 y=3803 pfet_03v3
x a_12387_575# VDD 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=12387 y=619 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A a_8411_9730# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9491 y=10214 pfet_03v3
x a_1209_4557# VDD 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=2161 y=4997 pfet_03v3
x D2_6 a_12931_2253# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13035 y=2253 nfet_03v3
x a_23560_3728# a_23672_3947# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=24208 y=3947 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD a_12387_6986# VDD s=11648,328 d=11648,328 l=112 w=224 x=13251 y=7030 pfet_03v3
x D2_7 VDD p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6241 y=-4049 pfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=4381 y=1000 pfet_03v3
x D2_3 a_19841_3363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20577 y=3803 pfet_03v3
x DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT DFF_magic_0.tg_magic_0.IN DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=25084 y=-2543 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P2 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=22329 y=-864 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_27234_1769# a_27778_2253# VSS s=19712,624 d=11648,328 l=112 w=224 x=27666 y=2253 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_15865_2253# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16169 y=1813 pfet_03v3
x a_4496_9609# a_5515_9163# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=6051 y=9163 nfet_03v3
x DFF_magic_0.D VSS a_27567_8496# VSS s=19712,624 d=11648,328 l=112 w=224 x=27455 y=8496 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_23258_1769# a_23802_2253# VSS s=19712,624 d=11648,328 l=112 w=224 x=23690 y=2253 nfet_03v3
x DFF_magic_0.D VDD a_27567_8496# VDD s=19712,624 d=11648,328 l=112 w=224 x=27455 y=8943 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=9951 y=9393 nfet_03v3
x 7b_counter_0.MDFF_5.LD a_19841_8580# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20145 y=9020 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=35185 y=1406 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_6725_5900# a_6725_7308# VDD s=11648,328 d=19712,624 l=112 w=224 x=7029 y=6384 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2749_5900# a_2749_7308# VDD s=11648,328 d=19712,624 l=112 w=224 x=3053 y=6384 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.Q VSS a_20041_4557# VSS s=11648,328 d=11648,328 l=112 w=224 x=20361 y=4557 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_27778_4557# a_27234_4513# VSS s=11648,328 d=19712,624 l=112 w=224 x=28314 y=4557 nfet_03v3
x a_5185_2253# VSS 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=6353 y=2253 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_2749_5900# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=5900 pfet_03v3
x Q2 a_22991_5885# a_23207_5885# VDD s=11648,328 d=11648,328 l=112 w=224 x=23095 y=5885 pfet_03v3
x Q1 VDD a_22991_5885# VDD s=19712,624 d=11648,328 l=112 w=224 x=22879 y=8235 pfet_03v3
x divide_by_2_1.tg_magic_3.IN VDD mux_magic_0.IN1 VDD s=19712,624 d=11648,328 l=112 w=224 x=37134 y=2633 pfet_03v3
x D2_6 VDD p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10160 y=-4049 pfet_03v3
x p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT p2_gen_magic_0.xnor_magic_6.OUT a_8523_n4081# VDD s=11648,328 d=19712,624 l=112 w=224 x=9259 y=-4080 pfet_03v3
x p2_gen_magic_0.xnor_magic_4.OUT a_11492_n2115# a_11708_n2115# VSS s=11648,328 d=11648,328 l=112 w=224 x=11596 y=-1754 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=28990 y=1000 pfet_03v3
x OR_magic_2.A VSS DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=30298 y=-2094 nfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_4496_10093# VDD s=11648,328 d=11648,328 l=112 w=224 x=4816 y=10093 pfet_03v3
x divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28388 y=-5823 nfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=405 y=640 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_11279_8697# a_11191_10149# VDD s=19712,624 d=11648,328 l=112 w=224 x=11711 y=9665 pfet_03v3
x CLK VDD a_12387_8536# VDD s=11648,328 d=11648,328 l=112 w=224 x=12819 y=9020 pfet_03v3
x D2_7 VSS p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=6457 y=-8090 nfet_03v3
x p2_gen_magic_0.AND2_magic_1.A a_14556_n3644# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=14860 y=-4083 pfet_03v3
x Q5 a_8523_n3150# p2_gen_magic_0.xnor_magic_6.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=8611 y=-3149 nfet_03v3
x P2 a_30365_4922# a_30365_3514# VDD s=11648,328 d=19712,624 l=112 w=224 x=30669 y=3954 pfet_03v3
x a_11292_n2115# VDD p2_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=12028 y=-1311 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=28990 y=4976 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_9212_739# a_9412_739# VDD s=11648,328 d=11648,328 l=112 w=224 x=9732 y=739 pfet_03v3
x p3_gen_magic_0.P3 VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=21948 y=-6595 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.B VDD a_13353_n2115# VDD s=11648,328 d=11648,328 l=112 w=224 x=13657 y=-1311 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=15493 y=640 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=31275 y=7097 nfet_03v3
x mux_magic_0.OR_magic_0.B a_34156_n2297# a_34156_n889# VDD s=11648,328 d=19712,624 l=112 w=224 x=34892 y=-888 pfet_03v3
x D2_2 p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10496 y=-1072 pfet_03v3
x Q6 p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4194 y=-4049 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=31268 y=2169 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16899 y=-871 pfet_03v3
x OR_magic_1.VOUT VSS divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=33079 y=1404 nfet_03v3
x a_27567_8496# VDD LD VDD s=11648,328 d=19712,624 l=112 w=224 x=28779 y=9419 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13927 y=5857 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29867 y=-5367 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17626 y=-6587 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14359 y=6217 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16734 y=-2550 pfet_03v3
x a_12387_3319# VDD 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=12387 y=3803 pfet_03v3
x Q1 VDD a_8643_n6024# VDD s=11648,328 d=11648,328 l=112 w=224 x=8947 y=-6023 pfet_03v3
x divide_by_2_0.tg_magic_1.IN VSS divide_by_2_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=28229 y=-6596 nfet_03v3
x Q3 VDD p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=933 y=-1072 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=9951 y=10193 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=18475 y=-7052 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_11279_6341# a_11191_5901# VDD s=11648,328 d=11648,328 l=112 w=224 x=11495 y=5901 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=30434 y=6337 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A a_2749_3524# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2837 y=3524 nfet_03v3
x a_4496_9609# VDD 7b_counter_0.MDFF_3.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=5492 y=9609 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=15493 y=6217 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=27385 y=7100 nfet_03v3
x divide_by_2_1.tg_magic_1.IN divide_by_2_1.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=34360 y=1396 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.NAND_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=32599 y=7107 nfet_03v3
x D2_6 p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9944 y=-8547 pfet_03v3
x a_1209_8579# VSS 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=2377 y=8579 nfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.Q VSS a_5385_6275# VSS s=11648,328 d=11648,328 l=112 w=224 x=5705 y=6275 nfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_19152_739# VDD s=11648,328 d=11648,328 l=112 w=224 x=19472 y=1223 pfet_03v3
x Q6 a_5036_n7648# p3_gen_magic_0.xnor_magic_5.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=5124 y=-7647 nfet_03v3
x p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_8523_n4081# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8611 y=-4080 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_counter_0.MDFF_1.QB a_20171_1669# VSS s=11648,328 d=11648,328 l=112 w=224 x=20491 y=1669 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B a_11279_8697# a_11191_10149# VDD s=11648,328 d=11648,328 l=112 w=224 x=11495 y=10149 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A a_12387_9730# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13467 y=10214 pfet_03v3
x mux_magic_0.IN2 divide_by_2_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31918 y=-7053 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31052 y=2626 pfet_03v3
x a_19152_6440# a_20171_6886# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20707 y=6886 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19253 y=10193 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=26488 y=-6586 nfet_03v3
x Q5 VDD a_8523_n3597# VDD s=11648,328 d=11648,328 l=112 w=224 x=8827 y=-3596 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_6725_2092# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=6813 y=2092 nfet_03v3
x CLK a_15865_9774# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16601 y=10214 pfet_03v3
x a_29512_8496# VSS 7b_counter_0.MDFF_5.LD VSS s=11648,328 d=19712,624 l=112 w=224 x=30724 y=8496 nfet_03v3
x a_29512_8496# VDD 7b_counter_0.MDFF_5.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=30724 y=8943 pfet_03v3
x D2_3 VSS p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=6475 y=-1529 nfet_03v3
x p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT p2_gen_magic_0.xnor_magic_4.OUT a_5054_n1042# VDD s=11648,328 d=19712,624 l=112 w=224 x=5790 y=-1041 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD a_7215_4932# VDD s=11648,328 d=19712,624 l=112 w=224 x=7951 y=4932 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_26038_684# a_26126_1124# VDD s=19712,624 d=11648,328 l=112 w=224 x=26126 y=684 pfet_03v3
x a_12387_575# 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12387 y=1059 nfet_03v3
x p3_gen_magic_0.xnor_magic_0.OUT a_11292_n6613# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11380 y=-5809 pfet_03v3
x Q4 VDD p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11116 y=-8547 pfet_03v3
x Q1 p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8233 y=-5570 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_19152_739# VDD s=19712,624 d=11648,328 l=112 w=224 x=19040 y=739 pfet_03v3
x D2_7 VSS a_5385_7469# VSS s=11648,328 d=11648,328 l=112 w=224 x=5705 y=7469 nfet_03v3
x CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=15815 y=-5365 pfet_03v3
x CLK VDD DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=25760 y=-2543 pfet_03v3
x CLK VSS p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17626 y=-2093 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=29120 y=7557 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15277 y=5857 pfet_03v3
x LD a_5385_2253# a_5185_2253# VSS s=11648,328 d=19712,624 l=112 w=224 x=5921 y=2253 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17115 y=-871 pfet_03v3
x divide_by_2_1.tg_magic_1.IN VDD divide_by_2_1.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=34360 y=939 pfet_03v3
x a_8713_6842# a_8825_6886# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9361 y=6886 nfet_03v3
x a_2749_7308# VDD 7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=3485 y=6868 pfet_03v3
x Q3 p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=933 y=-6027 nfet_03v3
x a_12387_5792# VDD 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=12387 y=5836 pfet_03v3
x D2_2 VSS p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=10064 y=-1529 nfet_03v3
x divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT divide_by_2_1.tg_magic_1.IN divide_by_2_1.tg_magic_3.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=36242 y=2625 pfet_03v3
x D2_3 a_20041_3363# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20145 y=3363 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_12387_1769# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13467 y=1813 pfet_03v3
x mux_magic_0.IN1 VSS divide_by_2_1.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=37401 y=1396 nfet_03v3
x a_27234_3319# VDD 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=27234 y=3803 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=16734 y=-7044 pfet_03v3
x Q5 VDD p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=7897 y=-8547 pfet_03v3
x p2_gen_magic_0.xnor_magic_4.OUT a_11492_n2115# a_11708_n2115# VSS s=11648,328 d=11648,328 l=112 w=224 x=11596 y=-2114 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VSS a_6725_2092# VSS s=11648,328 d=19712,624 l=112 w=224 x=7029 y=2092 nfet_03v3
x D2_2 a_12387_6986# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13035 y=7030 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VSS a_2749_2092# VSS s=11648,328 d=19712,624 l=112 w=224 x=3053 y=2092 nfet_03v3
x D2_1 mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32028 y=-1204 pfet_03v3
x D2_4 VDD p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=2764 y=-1072 pfet_03v3
x DFF_magic_0.D VDD a_29512_8496# VDD s=19712,624 d=11648,328 l=112 w=224 x=29400 y=9419 pfet_03v3
x Q2 VDD p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=4428 y=-1072 pfet_03v3
x p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT a_5036_n8579# p3_gen_magic_0.xnor_magic_5.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=5556 y=-8578 pfet_03v3
x a_15865_8580# VSS 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=17033 y=8580 nfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26221 y=-5366 pfet_03v3
x p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT p2_gen_magic_0.xnor_magic_3.OUT a_1559_n1042# VDD s=11648,328 d=19712,624 l=112 w=224 x=2295 y=-1041 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.Q a_20041_4557# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20145 y=4557 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13927 y=10193 pfet_03v3
x p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT p2_gen_magic_0.xnor_magic_1.OUT a_1957_n3150# VSS s=11648,328 d=11648,328 l=112 w=224 x=1845 y=-3149 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B a_21381_4932# a_21381_3524# VDD s=11648,328 d=19712,624 l=112 w=224 x=21685 y=3964 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_12387_3319# a_12931_3363# VSS s=19712,624 d=11648,328 l=112 w=224 x=12819 y=3363 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13927 y=6217 pfet_03v3
x p2_gen_magic_0.xnor_magic_6.OUT VSS a_14756_n3644# VSS s=11648,328 d=11648,328 l=112 w=224 x=15076 y=-3643 nfet_03v3
x CLK DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=24381 y=-864 pfet_03v3
x a_27234_575# 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=27234 y=1059 nfet_03v3
x D2_1 VSS a_16065_7470# VSS s=11648,328 d=11648,328 l=112 w=224 x=16385 y=7470 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=14143 y=1000 pfet_03v3
x a_15865_4557# 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17033 y=4997 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK VSS DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=25033 y=-1321 nfet_03v3
x a_17405_2092# VSS 7b_counter_0.MDFF_1.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=18141 y=2092 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VSS a_21381_8741# VSS s=11648,328 d=19712,624 l=112 w=224 x=21685 y=8741 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=28774 y=1000 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_2749_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=4448 pfet_03v3
x LD a_1409_8579# a_1209_8579# VSS s=11648,328 d=19712,624 l=112 w=224 x=1945 y=8579 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.D a_9412_5956# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9948 y=5956 pfet_03v3
x D2_5 p3_gen_magic_0.AND2_magic_1.A a_12174_n8095# VDD s=11648,328 d=19712,624 l=112 w=224 x=12910 y=-8094 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A a_23802_1059# a_23258_575# VSS s=11648,328 d=19712,624 l=112 w=224 x=24338 y=1059 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=14143 y=4976 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VSS a_11279_3480# VSS s=11648,328 d=19712,624 l=112 w=224 x=11927 y=3524 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_1209_9773# a_1409_9773# VSS s=19712,624 d=11648,328 l=112 w=224 x=1297 y=9773 nfet_03v3
x a_15865_9774# VSS 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=17033 y=9774 nfet_03v3
x p2_gen_magic_0.xnor_magic_5.OUT VDD a_16186_n3644# VDD s=19712,624 d=11648,328 l=112 w=224 x=16274 y=-4083 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK VSS DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=29190 y=-2086 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.C a_13769_n2115# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13873 y=-1754 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=28774 y=4976 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VDD a_2749_4932# VDD s=11648,328 d=11648,328 l=112 w=224 x=3053 y=4932 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19253 y=4976 pfet_03v3
x Q2 a_22991_5885# a_23207_5885# VDD s=11648,328 d=11648,328 l=112 w=224 x=23095 y=7267 pfet_03v3
x Q7 p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1131 y=-8547 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A a_12387_4513# a_12931_4557# VSS s=19712,624 d=11648,328 l=112 w=224 x=12819 y=4557 nfet_03v3
x mux_magic_0.OR_magic_0.B a_34156_n889# a_34156_n2297# VDD s=11648,328 d=11648,328 l=112 w=224 x=34676 y=-888 pfet_03v3
x a_23258_575# 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=23474 y=619 pfet_03v3
x p3_gen_magic_0.xnor_magic_3.OUT a_11292_n6613# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11812 y=-5379 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_27234_1769# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28314 y=1813 pfet_03v3
x p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD a_1541_n4081# VDD s=11648,328 d=11648,328 l=112 w=224 x=1845 y=-4080 pfet_03v3
x DFF_magic_0.D VDD a_27567_8496# VDD s=11648,328 d=19712,624 l=112 w=224 x=27887 y=9419 pfet_03v3
x divide_by_2_0.tg_magic_3.IN mux_magic_0.IN2 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31435 y=-5359 pfet_03v3
x a_16186_n8142# p3_gen_magic_0.3_inp_AND_magic_0.C VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17354 y=-8581 pfet_03v3
x p3_gen_magic_0.xnor_magic_6.OUT a_14756_n8142# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=14860 y=-8141 nfet_03v3
x D2_7 p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6889 y=-4049 pfet_03v3
x divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=27545 y=-5366 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_18891_1669# a_19152_739# VDD s=11648,328 d=11648,328 l=112 w=224 x=19904 y=739 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_11191_5901# a_11279_6341# VDD s=19712,624 d=11648,328 l=112 w=224 x=11279 y=5901 pfet_03v3
x Q2 p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=4428 y=-6027 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_1209_9773# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1513 y=10213 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=29336 y=7100 nfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=14143 y=9393 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=30218 y=6337 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19123 y=-7052 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15277 y=6217 pfet_03v3
x Q7 VDD p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=483 y=-8547 pfet_03v3
x DFF_magic_0.tg_magic_2.OUT VSS OR_magic_2.A VSS s=19712,624 d=11648,328 l=112 w=224 x=30247 y=-1314 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=27169 y=7100 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.C a_13769_n2115# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=14434 y=-1754 nfet_03v3
x mux_magic_0.IN1 VSS a_32816_n1264# VSS s=11648,328 d=11648,328 l=112 w=224 x=33136 y=-1263 nfet_03v3
x divide_by_2_1.tg_magic_1.IN VSS divide_by_2_1.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=34144 y=1396 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19253 y=9393 nfet_03v3
x 7b_counter_0.NAND_magic_0.A 7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=32650 y=6327 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_17405_3524# a_17405_4932# VDD s=11648,328 d=19712,624 l=112 w=224 x=18141 y=4932 pfet_03v3
x divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=33460 y=2626 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_19152_1223# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19256 y=1223 pfet_03v3
x Q6 a_1409_6275# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1513 y=6275 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14359 y=9833 pfet_03v3
x a_31440_8496# VSS 7b_counter_0.MDFF_4.LD VSS s=19712,624 d=11648,328 l=112 w=224 x=32220 y=8496 nfet_03v3
x a_31440_8496# VDD 7b_counter_0.MDFF_4.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=32220 y=8943 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=27113 y=-5825 nfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_20171_1669# 7b_counter_0.MDFF_1.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=20275 y=1669 nfet_03v3
x a_9212_739# a_9689_1669# a_8713_1625# VSS s=11648,328 d=11648,328 l=112 w=224 x=9793 y=1669 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10383 y=9833 pfet_03v3
x Q2 VDD a_5054_n6024# VDD s=11648,328 d=11648,328 l=112 w=224 x=5358 y=-6023 pfet_03v3
x a_1209_3363# VSS 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=2377 y=3363 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=19469 y=9833 pfet_03v3
x D2_1 VSS mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=32244 y=-1644 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_1209_4557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1513 y=4997 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=15493 y=9833 pfet_03v3
x D2_2 VDD p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=9848 y=-1072 pfet_03v3
x a_29512_8496# 7b_counter_0.MDFF_5.LD VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=30508 y=8496 nfet_03v3
x a_29512_8496# 7b_counter_0.MDFF_5.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30508 y=8943 pfet_03v3
x a_12387_6986# 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12603 y=7030 pfet_03v3
x 7b_counter_0.MDFF_1.QB a_15865_1059# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16601 y=619 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=35566 y=2168 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_7215_4932# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7735 y=4932 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4496_4877# a_4235_3947# VDD s=11648,328 d=19712,624 l=112 w=224 x=5032 y=4393 pfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16683 y=-5365 pfet_03v3
x a_4496_9609# VSS a_5515_9163# VSS s=11648,328 d=11648,328 l=112 w=224 x=5403 y=9163 nfet_03v3
x 7b_counter_0.MDFF_5.LD a_8411_8536# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9491 y=9020 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.D a_9412_5956# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10380 y=5956 pfet_03v3
x OR_magic_2.A DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30730 y=-2551 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD a_5185_6275# VDD s=19712,624 d=11648,328 l=112 w=224 x=5273 y=5835 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=16518 y=-6585 nfet_03v3
x Q7 VDD p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=915 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B VSS a_17405_3524# VSS s=11648,328 d=19712,624 l=112 w=224 x=17709 y=3524 nfet_03v3
x mux_magic_0.IN2 VSS a_32816_n2458# VSS s=11648,328 d=11648,328 l=112 w=224 x=33136 y=-2457 nfet_03v3
x CLK a_1409_7469# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1513 y=7469 nfet_03v3
x a_17405_7309# VSS 7b_counter_0.MDFF_6.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=18141 y=7309 nfet_03v3
x p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT p2_gen_magic_0.xnor_magic_0.OUT a_8643_n1042# VDD s=11648,328 d=19712,624 l=112 w=224 x=9379 y=-1041 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_16065_8580# a_15865_8580# VSS s=11648,328 d=19712,624 l=112 w=224 x=16601 y=8580 nfet_03v3
x 7b_counter_0.NAND_magic_0.A 7b_counter_0.NAND_magic_0.VOUT a_24003_10051# VSS s=11648,328 d=11648,328 l=112 w=224 x=24307 y=10051 nfet_03v3
x p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD a_12174_n8579# VDD s=11648,328 d=11648,328 l=112 w=224 x=12478 y=-8578 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A VSS a_26126_1124# VSS s=11648,328 d=19712,624 l=112 w=224 x=26774 y=2092 nfet_03v3
x D2_5 VSS a_5385_2253# VSS s=11648,328 d=11648,328 l=112 w=224 x=5705 y=2253 nfet_03v3
x p2_gen_magic_0.xnor_magic_1.OUT VSS a_16386_n3644# VSS s=11648,328 d=11648,328 l=112 w=224 x=16706 y=-3643 nfet_03v3
x a_1209_4557# VSS 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=2377 y=4557 nfet_03v3
x Q5 VDD p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=7465 y=-4049 pfet_03v3
x a_1209_6275# 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2377 y=5835 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_counter_0.MDFF_5.QB a_8825_6886# VSS s=11648,328 d=11648,328 l=112 w=224 x=9145 y=6886 nfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.Q a_5385_1059# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5489 y=1059 nfet_03v3
x a_4235_3947# a_4496_4393# a_4651_3947# VSS s=11648,328 d=11648,328 l=112 w=224 x=4971 y=3947 nfet_03v3
x 7b_counter_0.MDFF_5.LD a_15865_7470# a_16065_7470# VSS s=19712,624 d=11648,328 l=112 w=224 x=15953 y=7470 nfet_03v3
x CLK VSS p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=19897 y=-1329 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_7215_10149# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7735 y=10149 pfet_03v3
x Q2 a_15865_4557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16601 y=4997 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A a_11191_5901# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=6385 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=35350 y=2625 pfet_03v3
x CLK DFF_magic_0.tg_magic_1.IN DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=29139 y=-1324 nfet_03v3
x a_2749_2092# VDD 7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=3485 y=1652 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_21381_10149# a_21381_8741# VDD s=11648,328 d=19712,624 l=112 w=224 x=21685 y=9665 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.B a_1957_n7648# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2061 y=-7647 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.Q a_23802_1059# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=23906 y=1059 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_16065_9774# a_15865_9774# VSS s=11648,328 d=19712,624 l=112 w=224 x=16601 y=9774 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK VDD divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=36509 y=947 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.P3 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21897 y=-5358 pfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.B a_13769_n2115# a_13553_n2115# VSS s=11648,328 d=11648,328 l=112 w=224 x=13873 y=-2114 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.C a_13353_n2115# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13873 y=-881 pfet_03v3
x D2_4 p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=3412 y=-1072 pfet_03v3
x a_23258_1769# 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=23258 y=2253 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_11191_4932# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=4448 pfet_03v3
x mux_magic_0.IN2 a_32616_n2458# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=33352 y=-2017 pfet_03v3
x Q3 VDD a_27234_575# VDD s=11648,328 d=11648,328 l=112 w=224 x=27666 y=619 pfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=4597 y=6656 nfet_03v3
x p3_gen_magic_0.AND2_magic_1.A VDD a_14556_n8142# VDD s=19712,624 d=11648,328 l=112 w=224 x=14644 y=-8581 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=16518 y=-2091 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.D VSS a_9212_5956# VSS s=11648,328 d=19712,624 l=112 w=224 x=10441 y=6886 nfet_03v3
x D2_3 a_5470_n1973# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5574 y=-1972 nfet_03v3
x mux_magic_0.IN1 divide_by_2_1.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=37833 y=939 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_21381_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=21469 y=3964 pfet_03v3
x Q6 p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=4410 y=-8090 nfet_03v3
x CLK VDD DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=24165 y=-864 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD a_26038_4932# VDD s=11648,328 d=19712,624 l=112 w=224 x=26774 y=4932 pfet_03v3
x CLK VSS DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=25976 y=-2086 nfet_03v3
x 7b_counter_0.MDFF_0.QB VDD 7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=5924 y=4877 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30378 y=-7045 pfet_03v3
x p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_8643_n1042# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8731 y=-1041 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD a_11191_684# VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=684 pfet_03v3
x D2_1 a_16065_7470# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16169 y=7470 nfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4651_3947# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5187 y=3947 nfet_03v3
x 7b_counter_0.NAND_magic_0.A DFF_magic_0.D VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26554 y=9120 pfet_03v3
x CLK p3_gen_magic_0.3_inp_AND_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17575 y=-5824 nfet_03v3
x Q3 p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=717 y=-5570 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.D VDD a_9412_739# VDD s=11648,328 d=11648,328 l=112 w=224 x=10164 y=739 pfet_03v3
x CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=30599 y=7556 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A a_21381_8741# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=21469 y=8741 nfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4597 y=640 pfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.C a_13769_n2115# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=14434 y=-2114 nfet_03v3
x D2_7 VSS a_1409_8579# VSS s=11648,328 d=11648,328 l=112 w=224 x=1729 y=8579 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=15061 y=1000 pfet_03v3
x a_29512_8496# VDD 7b_counter_0.MDFF_5.LD VDD s=19712,624 d=11648,328 l=112 w=224 x=30292 y=9419 pfet_03v3
x D2_1 VDD p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=2746 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13927 y=9833 pfet_03v3
x D2_6 a_8523_n8095# p3_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9043 y=-8094 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_17405_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=1168 pfet_03v3
x LD a_1409_3363# a_1209_3363# VSS s=11648,328 d=19712,624 l=112 w=224 x=1945 y=3363 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=18850 y=-5822 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD a_17405_684# VDD s=11648,328 d=11648,328 l=112 w=224 x=17709 y=684 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=19037 y=4976 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=25137 y=-5366 pfet_03v3
x a_13353_n2115# VDD p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=14089 y=-881 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_17405_5901# VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=6869 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_17405_5901# a_17405_7309# VDD s=11648,328 d=19712,624 l=112 w=224 x=17709 y=6385 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=15061 y=4976 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4496_4393# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4600 y=4393 pfet_03v3
x LD VDD a_1209_8579# VDD s=19712,624 d=11648,328 l=112 w=224 x=1297 y=9019 pfet_03v3
x DFF_magic_0.tg_magic_1.IN VSS DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=27041 y=-2094 nfet_03v3
x a_15865_2253# VSS 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=17033 y=2253 nfet_03v3
x p3_gen_magic_0.P3 a_23352_n6798# a_23352_n5390# VDD s=11648,328 d=19712,624 l=112 w=224 x=24088 y=-5389 pfet_03v3
x a_23985_7877# VDD 7b_counter_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=24721 y=8680 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_23258_1769# VDD s=11648,328 d=11648,328 l=112 w=224 x=24122 y=1813 pfet_03v3
x DFF_magic_0.tg_magic_1.IN DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27473 y=-2551 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_17405_10149# a_17405_8741# VDD s=11648,328 d=11648,328 l=112 w=224 x=17925 y=10149 pfet_03v3
x p3_gen_magic_0.xnor_magic_5.OUT a_16186_n8142# a_16386_n8142# VSS s=19712,624 d=11648,328 l=112 w=224 x=16274 y=-8141 nfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4496_4877# a_4235_3947# VDD s=11648,328 d=19712,624 l=112 w=224 x=5464 y=4877 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_11279_1124# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11711 y=2092 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B a_17405_4932# a_17405_3524# VDD s=11648,328 d=19712,624 l=112 w=224 x=17709 y=4448 pfet_03v3
x p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS a_12174_n3150# VSS s=11648,328 d=19712,624 l=112 w=224 x=12910 y=-3149 nfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK VDD a_4496_9609# VDD s=19712,624 d=11648,328 l=112 w=224 x=4384 y=9609 pfet_03v3
x divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=26056 y=-7045 pfet_03v3
x D2_1 VDD p3_gen_magic_0.xnor_magic_1.B VDD s=19712,624 d=11648,328 l=112 w=224 x=17947 y=-8547 pfet_03v3
x D2_4 a_1975_n1973# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2079 y=-1972 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A a_1409_4557# a_1209_4557# VSS s=11648,328 d=19712,624 l=112 w=224 x=1945 y=4557 nfet_03v3
x p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD a_8523_n8579# VDD s=11648,328 d=11648,328 l=112 w=224 x=8827 y=-8578 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.3_inp_AND_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=17575 y=-1330 nfet_03v3
x Q6 a_1209_6275# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1945 y=5835 pfet_03v3
x a_8713_6842# VSS a_8825_6886# VSS s=11648,328 d=11648,328 l=112 w=224 x=8713 y=6886 nfet_03v3
x LD VSS 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=837 y=9392 nfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=19037 y=9393 nfet_03v3
x 7b_counter_0.NAND_magic_0.A VSS 7b_counter_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=32434 y=6327 nfet_03v3
x p3_gen_magic_0.P3 a_23352_n5390# a_23352_n6798# VDD s=11648,328 d=19712,624 l=112 w=224 x=23656 y=-6357 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_8955_3363# a_8411_3319# VSS s=11648,328 d=19712,624 l=112 w=224 x=9491 y=3363 nfet_03v3
x 7b_counter_0.MDFF_5.LD VSS 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=15061 y=9393 nfet_03v3
x D2_3 p3_gen_magic_0.xnor_magic_4.OUT a_5054_n6024# VDD s=11648,328 d=19712,624 l=112 w=224 x=5790 y=-6023 pfet_03v3
x divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=33244 y=2626 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_2749_5900# VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=6868 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_2749_10148# a_2749_8740# VDD s=11648,328 d=19712,624 l=112 w=224 x=3053 y=9180 pfet_03v3
x a_19152_1223# VSS a_20171_1669# VSS s=11648,328 d=11648,328 l=112 w=224 x=20059 y=1669 nfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_2.OUT DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=28082 y=-2084 nfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK VSS a_9689_1669# VSS s=11648,328 d=11648,328 l=112 w=224 x=9577 y=1669 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=10167 y=9833 pfet_03v3
x D2_6 VDD a_12387_1769# VDD s=11648,328 d=11648,328 l=112 w=224 x=12819 y=1813 pfet_03v3
x 7b_counter_0.NAND_magic_0.A VDD 7b_counter_0.NAND_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=24091 y=10548 pfet_03v3
x a_2749_8740# VSS 7b_counter_0.MDFF_3.tspc2_magic_0.D VSS s=19712,624 d=19712,624 l=112 w=224 x=3485 y=8740 nfet_03v3
x LD VDD a_1209_3363# VDD s=19712,624 d=11648,328 l=112 w=224 x=1297 y=3803 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15277 y=9833 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_6725_7308# a_6725_5900# VDD s=11648,328 d=19712,624 l=112 w=224 x=7461 y=5900 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=16950 y=-6585 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_7303_3480# a_7215_4932# VDD s=11648,328 d=11648,328 l=112 w=224 x=7519 y=4932 pfet_03v3
x P2 a_30365_4922# a_30365_3514# VDD s=11648,328 d=11648,328 l=112 w=224 x=30885 y=4922 pfet_03v3
x D2_7 p3_gen_magic_0.xnor_magic_5.OUT a_5036_n8095# VDD s=11648,328 d=19712,624 l=112 w=224 x=5772 y=-8094 pfet_03v3
x Q2 VDD p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=3996 y=-5570 pfet_03v3
x CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=15383 y=-871 pfet_03v3
x Q3 VSS 7b_counter_0.3_inp_AND_magic_0.C VSS s=11648,328 d=19712,624 l=112 w=224 x=23311 y=8677 nfet_03v3
x a_15865_8580# VDD 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=16817 y=9020 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28328 y=6335 nfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=19732 y=-6585 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD a_8411_8536# VDD s=11648,328 d=11648,328 l=112 w=224 x=9275 y=9020 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.D VDD a_9412_5956# VDD s=11648,328 d=11648,328 l=112 w=224 x=10164 y=5956 pfet_03v3
x divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT divide_by_2_0.tg_magic_1.IN divide_by_2_0.tg_magic_3.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=30759 y=-5367 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33511 y=947 pfet_03v3
x LD VDD a_5185_7469# VDD s=19712,624 d=11648,328 l=112 w=224 x=5273 y=7029 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=24798 y=640 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_8955_4557# a_8411_4513# VSS s=11648,328 d=19712,624 l=112 w=224 x=9491 y=4557 nfet_03v3
x p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT p2_gen_magic_0.AND2_magic_1.A a_12174_n4081# VDD s=11648,328 d=19712,624 l=112 w=224 x=12910 y=-4080 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B a_21381_10149# a_21381_8741# VDD s=11648,328 d=11648,328 l=112 w=224 x=21901 y=10149 pfet_03v3
x Q6 VDD a_5036_n3597# VDD s=11648,328 d=11648,328 l=112 w=224 x=5340 y=-3596 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19066 y=-5365 pfet_03v3
x OR_magic_2.A a_23352_n5390# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=23440 y=-5389 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=28990 y=640 pfet_03v3
x p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT p3_gen_magic_0.xnor_magic_3.OUT a_1975_n6471# VSS s=11648,328 d=11648,328 l=112 w=224 x=1863 y=-6470 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A a_11191_4932# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11711 y=4932 pfet_03v3
x D2_3 VDD p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=6259 y=-1072 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_26126_1124# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=26558 y=2092 nfet_03v3
x D2_1 VSS p3_gen_magic_0.xnor_magic_1.B VSS s=19712,624 d=11648,328 l=112 w=224 x=18163 y=-8090 nfet_03v3
x CLK VDD a_15865_9774# VDD s=11648,328 d=11648,328 l=112 w=224 x=16385 y=10214 pfet_03v3
x CLK VDD DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=23733 y=-864 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_22150_1124# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=22582 y=2092 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_9212_5956# a_9412_5956# VDD s=19712,624 d=11648,328 l=112 w=224 x=9732 y=6440 pfet_03v3
x CLK a_1409_2253# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1513 y=2253 nfet_03v3
x a_1209_7469# 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2377 y=7029 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.NAND_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=28493 y=7098 nfet_03v3
x CLK DFF_magic_0.tg_magic_1.IN DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=29571 y=-1324 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_1209_1059# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1513 y=619 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.B VDD a_23985_7877# VDD s=11648,328 d=11648,328 l=112 w=224 x=24289 y=9110 pfet_03v3
x Q7 a_1541_n7648# p3_gen_magic_0.xnor_magic_1.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=1629 y=-7647 nfet_03v3
x CLK VDD a_15865_3363# VDD s=11648,328 d=11648,328 l=112 w=224 x=16385 y=3803 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_1.IN divide_by_2_0.tg_magic_3.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=30327 y=-5826 nfet_03v3
x Q4 VSS p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11332 y=-8090 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_1209_1059# a_1409_1059# VSS s=19712,624 d=11648,328 l=112 w=224 x=1297 y=1059 nfet_03v3
x a_4235_3947# a_4651_3947# a_4496_4393# VSS s=11648,328 d=11648,328 l=112 w=224 x=4755 y=3947 nfet_03v3
x Q5 p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8113 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_22062_684# a_22150_1124# VDD s=19712,624 d=11648,328 l=112 w=224 x=22150 y=684 pfet_03v3
x CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD s=11648,328 d=11648,328 l=112 w=224 x=26301 y=7557 pfet_03v3
x OR_magic_1.VOUT VDD divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=35134 y=2625 pfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15599 y=-5365 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=21221 y=-5366 pfet_03v3
x DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT DFF_magic_0.tg_magic_2.OUT DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=28514 y=-2543 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=27380 y=-6588 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_21381_10149# VDD s=19712,624 d=11648,328 l=112 w=224 x=21469 y=9665 pfet_03v3
x a_31440_8496# VDD 7b_counter_0.MDFF_4.LD VDD s=11648,328 d=19712,624 l=112 w=224 x=32652 y=9419 pfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=21056 y=-6587 nfet_03v3
x p3_gen_magic_0.P3 VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=22164 y=-7052 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=20164 y=-2550 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_6725_684# VDD s=11648,328 d=11648,328 l=112 w=224 x=7029 y=684 pfet_03v3
x D2_4 p3_gen_magic_0.xnor_magic_3.OUT a_1559_n6024# VDD s=11648,328 d=19712,624 l=112 w=224 x=2295 y=-6023 pfet_03v3
x divide_by_2_0.tg_magic_3.OUT VDD divide_by_2_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=27956 y=-5366 pfet_03v3
x LD VDD a_5185_2253# VDD s=19712,624 d=11648,328 l=112 w=224 x=5273 y=1813 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=16950 y=-2091 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.B VDD a_13353_n2115# VDD s=11648,328 d=11648,328 l=112 w=224 x=13657 y=-881 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_11279_6341# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11711 y=7309 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=19732 y=-2091 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_9689_6886# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=10225 y=6886 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_16065_2253# a_15865_2253# VSS s=11648,328 d=19712,624 l=112 w=224 x=16601 y=2253 nfet_03v3
x OR_magic_2.VOUT VDD divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=29219 y=-5367 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_12931_7470# a_12387_6986# VSS s=11648,328 d=19712,624 l=112 w=224 x=13467 y=7470 nfet_03v3
x a_1209_2253# 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2377 y=1813 pfet_03v3
x 7b_counter_0.MDFF_1.QB VSS a_16065_1059# VSS s=11648,328 d=11648,328 l=112 w=224 x=16385 y=1059 nfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=4597 y=1440 nfet_03v3
x p3_gen_magic_0.xnor_magic_1.B p3_gen_magic_0.xnor_magic_1.OUT a_1541_n8095# VDD s=11648,328 d=19712,624 l=112 w=224 x=2277 y=-8094 pfet_03v3
x P2 a_30365_3514# a_30365_4922# VDD s=11648,328 d=19712,624 l=112 w=224 x=31101 y=4922 pfet_03v3
x a_19841_4557# VDD 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20793 y=4997 pfet_03v3
x a_8713_6842# 7b_counter_0.MDFF_5.QB VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9272 y=6440 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_26038_4932# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26558 y=4932 pfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=621 y=640 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD a_19841_9774# VDD s=11648,328 d=11648,328 l=112 w=224 x=20361 y=10214 pfet_03v3
x Q4 a_23793_5904# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=23881 y=5904 pfet_03v3
x 7b_counter_0.NAND_magic_0.A VDD DFF_magic_0.D VDD s=11648,328 d=11648,328 l=112 w=224 x=26338 y=9120 pfet_03v3
x Q7 7b_counter_0.3_inp_AND_magic_0.B a_21504_5904# VDD s=11648,328 d=19712,624 l=112 w=224 x=22240 y=5904 pfet_03v3
x Q5 VSS p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7681 y=-3592 nfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=20329 y=-872 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_18891_6886# a_19152_5956# VDD s=11648,328 d=11648,328 l=112 w=224 x=19904 y=5956 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=14359 y=4176 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_2749_10148# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=10148 pfet_03v3
x Q1 VSS 7b_counter_0.3_inp_AND_magic_0.C VSS s=19712,624 d=11648,328 l=112 w=224 x=22879 y=8677 nfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=29406 y=-2086 nfet_03v3
x 7b_counter_0.MDFF_5.QB VSS a_12931_6276# VSS s=11648,328 d=11648,328 l=112 w=224 x=13251 y=6276 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10383 y=4176 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=21056 y=-2093 nfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=19469 y=4176 nfet_03v3
x 7b_counter_0.MDFF_6.QB VDD a_15865_6276# VDD s=11648,328 d=11648,328 l=112 w=224 x=16385 y=5836 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.VOUT p3_gen_magic_0.3_inp_AND_magic_0.VOUT p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD d=19712,624 l=112 w=224 x=14433 y=-5809 pfet_03v3
x D2_5 VSS a_1409_3363# VSS s=11648,328 d=11648,328 l=112 w=224 x=1729 y=3363 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK VSS divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=36293 y=1404 nfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=15493 y=4176 nfet_03v3
x p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT a_5054_n1042# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5142 y=-1041 pfet_03v3
x a_2749_8740# VDD 7b_counter_0.MDFF_3.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=3485 y=9664 pfet_03v3
x a_18891_6886# a_19307_6886# a_19152_6440# VSS s=11648,328 d=11648,328 l=112 w=224 x=19411 y=6886 nfet_03v3
x D2_2 VDD a_8411_8536# VDD s=11648,328 d=11648,328 l=112 w=224 x=8843 y=9020 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.C a_23985_7877# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24505 y=8680 pfet_03v3
x a_15865_7470# 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17033 y=7030 pfet_03v3
x a_21381_3524# VSS Q3 VSS s=19712,624 d=19712,624 l=112 w=224 x=22117 y=3524 nfet_03v3
x p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD a_1559_n5540# VDD s=11648,328 d=11648,328 l=112 w=224 x=1863 y=-5539 pfet_03v3
x D2_5 a_12174_n8095# p3_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=12694 y=-8094 pfet_03v3
x CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=25869 y=7557 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_4235_9163# a_4496_10093# VDD s=11648,328 d=11648,328 l=112 w=224 x=5248 y=10093 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.D VDD a_19152_5956# VDD s=19712,624 d=11648,328 l=112 w=224 x=19040 y=5956 pfet_03v3
x CLK DFF_magic_0.tg_magic_3.OUT DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=24868 y=-2084 nfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK a_4235_3947# a_4496_4877# VDD s=11648,328 d=11648,328 l=112 w=224 x=5248 y=4877 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=20789 y=-5825 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=20164 y=-7044 pfet_03v3
x Q4 VDD a_23793_5904# VDD s=11648,328 d=11648,328 l=112 w=224 x=24097 y=5904 pfet_03v3
x divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=29270 y=-7045 pfet_03v3
x Q1 p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7801 y=-1072 pfet_03v3
x a_8411_8536# 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=8411 y=8580 nfet_03v3
x p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT p3_gen_magic_0.xnor_magic_0.OUT a_9059_n6471# VSS s=11648,328 d=11648,328 l=112 w=224 x=8947 y=-6470 nfet_03v3
x DFF_magic_0.D VSS a_29512_8496# VSS s=11648,328 d=19712,624 l=112 w=224 x=29832 y=8496 nfet_03v3
x DFF_magic_0.D VDD a_29512_8496# VDD s=11648,328 d=19712,624 l=112 w=224 x=29832 y=8943 pfet_03v3
x p2_gen_magic_0.xnor_magic_6.OUT a_14556_n3644# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15292 y=-4083 pfet_03v3
x 7b_counter_0.MDFF_0.QB VSS a_1409_4557# VSS s=11648,328 d=11648,328 l=112 w=224 x=1729 y=4557 nfet_03v3
x D2_6 a_8939_n3150# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9043 y=-3149 nfet_03v3
x Q6 VDD a_1209_6275# VDD s=11648,328 d=11648,328 l=112 w=224 x=1729 y=5835 pfet_03v3
x Q4 a_12174_n3597# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=12262 y=-3596 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_19841_3363# VDD s=19712,624 d=11648,328 l=112 w=224 x=19929 y=3803 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A a_6725_684# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=6813 y=684 pfet_03v3
x CLK a_1209_7469# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1945 y=7029 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.Q VDD a_5185_1059# VDD s=11648,328 d=11648,328 l=112 w=224 x=5705 y=619 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK VDD divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=32352 y=2626 pfet_03v3
x D2_6 VSS a_8955_3363# VSS s=11648,328 d=11648,328 l=112 w=224 x=9275 y=3363 nfet_03v3
x p3_gen_magic_0.xnor_magic_4.OUT VDD a_11292_n6613# VDD s=11648,328 d=11648,328 l=112 w=224 x=11596 y=-5379 pfet_03v3
x P2 p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=22164 y=-2101 nfet_03v3
x a_13353_n2115# VDD p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=19712,624 l=112 w=224 x=14089 y=-1311 pfet_03v3
x divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=33028 y=2626 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_15865_3363# VDD s=19712,624 d=11648,328 l=112 w=224 x=15953 y=3803 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B a_26126_1124# a_26038_684# VDD s=11648,328 d=11648,328 l=112 w=224 x=26342 y=684 pfet_03v3
x a_8411_4513# VDD 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=8411 y=4997 pfet_03v3
x Q1 p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=8017 y=-1529 nfet_03v3
x D2_1 VSS p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=2962 y=-3592 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.A a_24185_7877# a_23985_7877# VSS s=11648,328 d=19712,624 l=112 w=224 x=24721 y=7877 nfet_03v3
x D2_5 VDD p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=13811 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_2749_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=1652 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31758 y=5878 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17791 y=-871 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD a_1209_9773# VDD s=19712,624 d=11648,328 l=112 w=224 x=1297 y=10213 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_6725_5900# a_6725_7308# VDD s=11648,328 d=11648,328 l=112 w=224 x=7245 y=5900 pfet_03v3
x D2_2 p3_gen_magic_0.xnor_magic_0.OUT a_8643_n6024# VDD s=11648,328 d=19712,624 l=112 w=224 x=9379 y=-6023 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=27220 y=6337 nfet_03v3
x D2_4 p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2980 y=-5570 pfet_03v3
x OR_magic_2.A VDD a_30365_4922# VDD s=11648,328 d=11648,328 l=112 w=224 x=30669 y=4922 pfet_03v3
x a_8411_9730# 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=8411 y=9774 nfet_03v3
x D2_2 a_8411_8536# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9059 y=9020 pfet_03v3
x p3_gen_magic_0.xnor_magic_0.OUT a_11492_n6613# a_11292_n6613# VSS s=11648,328 d=19712,624 l=112 w=224 x=12028 y=-6612 nfet_03v3
x Q2 p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4644 y=-5570 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=29206 y=4176 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20840 y=-2550 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18691 y=-2558 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.Q VSS a_8955_4557# VSS s=11648,328 d=11648,328 l=112 w=224 x=9275 y=4557 nfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.B a_13553_n6613# a_13769_n6613# VSS s=11648,328 d=11648,328 l=112 w=224 x=13657 y=-6612 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=31542 y=6335 nfet_03v3
x D2_3 VDD p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=6691 y=-1072 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_counter_0.MDFF_7.QB a_23672_3947# VSS s=11648,328 d=11648,328 l=112 w=224 x=23992 y=3947 nfet_03v3
x CLK a_1209_2253# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1945 y=1813 pfet_03v3
x p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT a_8523_n4081# p2_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9043 y=-4080 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_15865_1059# a_16065_1059# VSS s=19712,624 d=11648,328 l=112 w=224 x=15953 y=1059 nfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=20789 y=-1331 nfet_03v3
x 7b_counter_0.MDFF_5.QB 7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8840 y=6440 pfet_03v3
x p2_gen_magic_0.xnor_magic_0.OUT a_11292_n2115# a_11492_n2115# VSS s=19712,624 d=11648,328 l=112 w=224 x=11380 y=-1754 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD a_12387_8536# VDD s=11648,328 d=11648,328 l=112 w=224 x=13251 y=9020 pfet_03v3
x a_11292_n6613# VSS p3_gen_magic_0.3_inp_AND_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=12028 y=-6252 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.NAND_magic_0.VOUT VSS s=11648,328 d=11648,328 l=112 w=224 x=28277 y=7098 nfet_03v3
x p3_gen_magic_0.xnor_magic_3.OUT a_11708_n6613# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12373 y=-6612 nfet_03v3
x D2_6 p2_gen_magic_0.xnor_magic_6.OUT a_8523_n3597# VDD s=11648,328 d=19712,624 l=112 w=224 x=9259 y=-3596 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.D a_4496_10093# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4600 y=10093 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.D a_9412_739# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9948 y=739 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_15865_3363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16169 y=3803 pfet_03v3
x a_15865_9774# 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17033 y=10214 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.B a_13553_n6613# a_13769_n6613# VSS s=11648,328 d=11648,328 l=112 w=224 x=13657 y=-6252 nfet_03v3
x a_34156_n2297# VSS OUT1 VSS s=19712,624 d=19712,624 l=112 w=224 x=34892 y=-2296 nfet_03v3
x divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT divide_by_2_1.tg_magic_2.IN divide_by_2_1.tg_magic_3.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=35401 y=947 pfet_03v3
x a_11279_1124# 7b_counter_0.MDFF_4.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11279 y=1168 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK VSS a_4651_3947# VSS s=11648,328 d=11648,328 l=112 w=224 x=4539 y=3947 nfet_03v3
x divide_by_2_0.tg_magic_3.OUT VSS divide_by_2_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=28172 y=-5823 nfet_03v3
x 7b_counter_0.NAND_magic_0.A VDD DFF_magic_0.D VDD s=19712,624 d=11648,328 l=112 w=224 x=25906 y=9120 pfet_03v3
x Q7 p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=699 y=-4049 pfet_03v3
x a_11279_6341# 7b_counter_0.MDFF_5.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11279 y=6869 pfet_03v3
x p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS a_5036_n3150# VSS s=11648,328 d=19712,624 l=112 w=224 x=5772 y=-3149 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.D a_24259_4877# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24795 y=4877 pfet_03v3
x Q1 VSS p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=7801 y=-6027 nfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.D a_18891_6886# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=18979 y=6886 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=13927 y=4176 nfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.A a_13353_n2115# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=13441 y=-1311 pfet_03v3
x DFF_magic_0.D VDD a_31440_8496# VDD s=11648,328 d=19712,624 l=112 w=224 x=31760 y=9419 pfet_03v3
x a_31440_8496# 7b_counter_0.MDFF_4.LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32436 y=9419 pfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=621 y=6656 nfet_03v3
x Q6 VDD p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=3978 y=-8547 pfet_03v3
x CLK VDD DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=26192 y=-2543 pfet_03v3
x D2_2 VDD p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=10280 y=-1072 pfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=621 y=4176 nfet_03v3
x p3_gen_magic_0.xnor_magic_3.OUT a_11708_n6613# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12373 y=-6252 nfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=12372 y=-829 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_17405_2092# a_17405_684# VDD s=11648,328 d=19712,624 l=112 w=224 x=18141 y=684 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A VDD a_17405_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=3964 pfet_03v3
x a_15865_1059# 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17033 y=619 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD a_15865_6276# VDD s=19712,624 d=11648,328 l=112 w=224 x=15953 y=5836 pfet_03v3
x p3_gen_magic_0.xnor_magic_5.OUT a_16186_n8142# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16490 y=-8581 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=16899 y=-1328 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=29393 y=6327 nfet_03v3
x Q4 p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11764 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_20041_8580# a_19841_8580# VSS s=11648,328 d=19712,624 l=112 w=224 x=20577 y=8580 nfet_03v3
x OR_magic_2.VOUT VDD divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=29651 y=-5367 pfet_03v3
x a_14556_n3644# VSS p2_gen_magic_0.3_inp_AND_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=15724 y=-3643 nfet_03v3
x divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28604 y=-5366 pfet_03v3
x a_34156_n2297# VDD OUT1 VDD s=19712,624 d=19712,624 l=112 w=224 x=34892 y=-1372 pfet_03v3
x Q1 a_8643_n6024# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8731 y=-6023 pfet_03v3
x a_27234_4513# 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27450 y=4997 pfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=837 y=4616 pfet_03v3
x a_9212_5956# a_8713_6842# a_9689_6886# VSS s=11648,328 d=11648,328 l=112 w=224 x=10009 y=6886 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A a_17405_8741# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17493 y=8741 nfet_03v3
x D2_1 a_15865_7470# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16601 y=7030 pfet_03v3
x D2_6 p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10160 y=-8090 nfet_03v3
x DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT DFF_magic_0.D DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=26357 y=-864 pfet_03v3
x p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD a_8643_n5540# VDD s=11648,328 d=11648,328 l=112 w=224 x=8947 y=-5539 pfet_03v3
x 7b_counter_0.MDFF_1.QB a_16065_1059# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16169 y=1059 nfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.Q a_19841_4557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20577 y=4997 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_19307_1669# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19843 y=1669 nfet_03v3
x a_8713_6842# VDD 7b_counter_0.MDFF_5.QB VDD s=11648,328 d=11648,328 l=112 w=224 x=9056 y=6440 pfet_03v3
x divide_by_2_0.tg_magic_3.IN mux_magic_0.IN2 VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=31651 y=-5816 nfet_03v3
x CLK DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=28463 y=-1322 nfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.D VDD a_4496_4877# VDD s=11648,328 d=11648,328 l=112 w=224 x=4816 y=4877 pfet_03v3
x Q3 p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1149 y=-5570 pfet_03v3
x a_21381_3524# VDD Q3 VDD s=19712,624 d=19712,624 l=112 w=224 x=22117 y=4448 pfet_03v3
x divide_by_2_1.tg_magic_3.IN VSS mux_magic_0.IN1 VSS s=19712,624 d=11648,328 l=112 w=224 x=37350 y=2176 nfet_03v3
x p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT p2_gen_magic_0.xnor_magic_5.OUT a_5036_n4081# VDD s=11648,328 d=19712,624 l=112 w=224 x=5772 y=-4080 pfet_03v3
x Q7 a_21504_5904# 7b_counter_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=22024 y=5904 pfet_03v3
x D2_3 p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=6691 y=-6027 nfet_03v3
x D2_4 VDD p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=3196 y=-1072 pfet_03v3
x p2_gen_magic_0.xnor_magic_1.OUT a_16186_n3644# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16922 y=-4083 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD a_12387_9730# VDD s=11648,328 d=11648,328 l=112 w=224 x=13251 y=10214 pfet_03v3
x mux_magic_0.IN2 VDD divide_by_2_0.tg_magic_2.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=31702 y=-7053 pfet_03v3
x 7b_counter_0.MDFF_3.QB VDD 7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD s=19712,624 d=19712,624 l=112 w=224 x=5924 y=10093 pfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20840 y=-7044 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_0.IN divide_by_2_0.tg_magic_3.OUT VSS s=11648,328 d=11648,328 l=112 w=224 x=26272 y=-6586 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_20041_9774# a_19841_9774# VSS s=11648,328 d=19712,624 l=112 w=224 x=20577 y=9774 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK VDD divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=31920 y=2626 pfet_03v3
x Q5 a_8523_n3597# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8611 y=-3596 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD a_23258_575# VDD s=11648,328 d=11648,328 l=112 w=224 x=23690 y=619 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_8411_3319# a_8955_3363# VSS s=19712,624 d=11648,328 l=112 w=224 x=8843 y=3363 nfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4813 y=5856 pfet_03v3
x 7b_counter_0.MDFF_5.QB a_12931_6276# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13035 y=6276 nfet_03v3
x DFF_magic_0.tg_magic_2.OUT OR_magic_2.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=30679 y=-857 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.D a_19152_739# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19256 y=739 pfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=10167 y=4176 nfet_03v3
x CLK VSS DFF_magic_0.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=23949 y=-1321 nfet_03v3
x Q6 VSS p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=4194 y=-8090 nfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_8825_1669# 7b_counter_0.MDFF_4.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=8929 y=1669 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_15865_6276# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16169 y=5836 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=14359 y=1440 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A a_2749_8740# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2837 y=8740 nfet_03v3
x p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VSS a_1541_n3150# VSS s=11648,328 d=19712,624 l=112 w=224 x=2277 y=-3149 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15277 y=4176 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=14359 y=10193 pfet_03v3
x a_23985_7877# VSS 7b_counter_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=24721 y=8237 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.D VDD a_24259_4877# VDD s=11648,328 d=11648,328 l=112 w=224 x=25011 y=4877 pfet_03v3
x a_26126_1124# 7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=26126 y=1168 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A a_6725_5900# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=6813 y=5900 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD a_27234_575# VDD s=11648,328 d=11648,328 l=112 w=224 x=28098 y=619 pfet_03v3
x a_22150_1124# Q4 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=22150 y=1168 pfet_03v3
x divide_by_2_1.tg_magic_1.IN divide_by_2_1.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=34576 y=939 pfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=15493 y=1440 nfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A a_11191_10149# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=9181 pfet_03v3
x D2_2 p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=10280 y=-6027 nfet_03v3
x a_8411_8536# 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=8627 y=9020 pfet_03v3
x Q6 a_21504_5904# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=21592 y=6388 pfet_03v3
x CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17842 y=-2550 pfet_03v3
x Q4 p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=11548 y=-3592 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A a_11191_684# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=1652 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A VSS a_7303_3480# VSS s=11648,328 d=19712,624 l=112 w=224 x=7951 y=3524 nfet_03v3
x CLK VDD DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=28031 y=-865 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A a_8411_4513# a_8955_4557# VSS s=19712,624 d=11648,328 l=112 w=224 x=8843 y=4557 nfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD a_8411_9730# VDD s=11648,328 d=11648,328 l=112 w=224 x=8843 y=10214 pfet_03v3
x a_12387_8536# 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12387 y=8580 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VDD a_21381_4932# VDD s=11648,328 d=11648,328 l=112 w=224 x=21685 y=4932 pfet_03v3
x DFF_magic_0.D a_29512_8496# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=29616 y=8496 nfet_03v3
x divide_by_2_1.tg_magic_3.OUT VDD divide_by_2_1.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=34303 y=2626 pfet_03v3
x DFF_magic_0.D a_29512_8496# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=29616 y=8943 pfet_03v3
x Q5 p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=7681 y=-8547 pfet_03v3
x p2_gen_magic_0.xnor_magic_0.OUT a_11292_n2115# a_11492_n2115# VSS s=19712,624 d=11648,328 l=112 w=224 x=11380 y=-2114 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32136 y=2626 pfet_03v3
x CLK VDD a_1209_7469# VDD s=11648,328 d=11648,328 l=112 w=224 x=1729 y=7029 pfet_03v3
x D2_6 a_8955_3363# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9059 y=3363 nfet_03v3
x a_7303_3480# Q6 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=7303 y=3964 pfet_03v3
x 7b_counter_0.NAND_magic_0.A 7b_counter_0.NAND_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=24307 y=10548 pfet_03v3
x a_12387_4513# VDD 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=12387 y=4997 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.D a_9412_739# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9948 y=1223 pfet_03v3
x p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT p2_gen_magic_0.xnor_magic_1.OUT a_1541_n4081# VDD s=11648,328 d=19712,624 l=112 w=224 x=2277 y=-4080 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.B a_24401_7877# a_24185_7877# VSS s=11648,328 d=11648,328 l=112 w=224 x=24505 y=7877 nfet_03v3
x D2_4 p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=3196 y=-6027 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.tg_magic_0.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29609 y=5870 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.C a_13353_n6613# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13873 y=-5379 pfet_03v3
x D2_5 a_12590_n3150# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=12694 y=-3149 nfet_03v3
x Q2 p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=4212 y=-1072 pfet_03v3
x p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT p3_gen_magic_0.xnor_magic_4.OUT a_5470_n6471# VSS s=11648,328 d=11648,328 l=112 w=224 x=5358 y=-6470 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT p2_gen_magic_0.3_inp_AND_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=17575 y=-871 pfet_03v3
x a_7303_8697# Q2 VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=7303 y=8741 nfet_03v3
x p3_gen_magic_0.AND2_magic_1.A a_14756_n8142# a_14556_n8142# VSS s=11648,328 d=19712,624 l=112 w=224 x=15292 y=-8141 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_6725_5900# VDD s=11648,328 d=11648,328 l=112 w=224 x=7029 y=5900 pfet_03v3
x p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD a_5036_n8579# VDD s=11648,328 d=11648,328 l=112 w=224 x=5340 y=-8578 pfet_03v3
x a_12387_9730# 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12387 y=9774 nfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=27004 y=6337 nfet_03v3
x CLK VSS a_12931_3363# VSS s=11648,328 d=11648,328 l=112 w=224 x=13251 y=3363 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD a_2749_5900# VDD s=11648,328 d=11648,328 l=112 w=224 x=3053 y=5900 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_19152_5956# a_18891_6886# VDD s=11648,328 d=19712,624 l=112 w=224 x=19688 y=6440 pfet_03v3
x a_32616_n1264# mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33784 y=-823 pfet_03v3
x Q2 a_22991_5885# a_23207_5885# VDD s=11648,328 d=11648,328 l=112 w=224 x=23095 y=8235 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.NAND_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=32383 y=7564 pfet_03v3
x D2_4 a_27778_3363# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=27882 y=3363 nfet_03v3
x Q3 a_23207_5885# 7b_counter_0.3_inp_AND_magic_0.C VDD s=11648,328 d=19712,624 l=112 w=224 x=23311 y=6783 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.Q a_8955_4557# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9059 y=4557 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VSS 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=31326 y=6335 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_23672_3947# 7b_counter_0.MDFF_7.QB VSS s=11648,328 d=11648,328 l=112 w=224 x=23776 y=3947 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_12387_3319# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13467 y=3803 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=29206 y=1440 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A a_22062_684# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=22798 y=1652 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_12387_6986# a_12931_7470# VSS s=19712,624 d=11648,328 l=112 w=224 x=12819 y=7470 nfet_03v3
x DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT DFF_magic_0.D DFF_magic_0.tg_magic_3.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=25925 y=-864 pfet_03v3
x CLK VDD a_1209_2253# VDD s=11648,328 d=11648,328 l=112 w=224 x=1729 y=1813 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT P2 VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21897 y=-864 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=25230 y=1440 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B a_17405_10149# a_17405_8741# VDD s=11648,328 d=19712,624 l=112 w=224 x=17709 y=9181 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A VDD a_17405_10149# VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=9665 pfet_03v3
x CLK a_12387_8536# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13035 y=9020 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_17405_684# a_17405_2092# VDD s=11648,328 d=19712,624 l=112 w=224 x=17709 y=1652 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=20113 y=-1329 nfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=36725 y=947 pfet_03v3
x Q5 VSS a_12931_4557# VSS s=11648,328 d=11648,328 l=112 w=224 x=13251 y=4557 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17842 y=-7044 pfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.CLK a_24059_4877# a_24259_4877# VDD s=11648,328 d=11648,328 l=112 w=224 x=24579 y=4877 pfet_03v3
x Q5 7b_counter_0.3_inp_AND_magic_0.A a_23793_5904# VDD s=11648,328 d=19712,624 l=112 w=224 x=24529 y=6388 pfet_03v3
x divide_by_2_0.tg_magic_1.IN VDD divide_by_2_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=28445 y=-7053 pfet_03v3
x 7b_counter_0.MDFF_7.QB a_27778_4557# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=27882 y=4557 nfet_03v3
x p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT a_12174_n4081# p2_gen_magic_0.AND2_magic_1.A VDD s=11648,328 d=11648,328 l=112 w=224 x=12694 y=-4080 pfet_03v3
x Q3 VDD a_1559_n1526# VDD s=11648,328 d=11648,328 l=112 w=224 x=1863 y=-1525 pfet_03v3
x mux_magic_0.IN1 VDD divide_by_2_1.tg_magic_2.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=37185 y=939 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A VDD a_21381_10149# VDD s=11648,328 d=11648,328 l=112 w=224 x=21685 y=10149 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_1.IN divide_by_2_1.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=36674 y=2166 nfet_03v3
x Q3 a_27234_575# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27882 y=619 pfet_03v3
x DFF_magic_0.D a_31440_8496# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31544 y=9419 pfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4813 y=6216 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.B p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=2962 y=-8547 pfet_03v3
x LD VSS 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=405 y=6656 nfet_03v3
x LD VSS 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=405 y=4176 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=14143 y=5857 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_11191_684# a_11279_1124# VDD s=19712,624 d=11648,328 l=112 w=224 x=11279 y=684 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=13927 y=1440 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS 7b_counter_0.DFF_magic_0.tg_magic_0.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=29177 y=6327 nfet_03v3
x Q6 p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=4626 y=-8547 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_12931_1059# a_12387_575# VSS s=11648,328 d=19712,624 l=112 w=224 x=13467 y=1059 nfet_03v3
x a_15865_2253# VDD 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=16817 y=1813 pfet_03v3
x LD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=621 y=1440 nfet_03v3
x D2_4 VSS a_27778_3363# VSS s=11648,328 d=11648,328 l=112 w=224 x=28098 y=3363 nfet_03v3
x D2_7 VDD p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=6673 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VDD a_2749_10148# VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=9664 pfet_03v3
x Q7 VDD a_1541_n3597# VDD s=11648,328 d=11648,328 l=112 w=224 x=1845 y=-3596 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK a_8713_1625# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10380 y=1223 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VSS a_2749_3524# VSS s=11648,328 d=19712,624 l=112 w=224 x=3053 y=3524 nfet_03v3
x a_27234_4513# VDD 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=27234 y=4997 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=25353 y=-5823 nfet_03v3
x Q2 VSS p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=4212 y=-6027 nfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.D a_9412_739# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10380 y=739 pfet_03v3
x a_6725_7308# VDD Q7 VDD s=19712,624 d=19712,624 l=112 w=224 x=7461 y=6868 pfet_03v3
x DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT DFF_magic_0.tg_magic_2.IN DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=28298 y=-2543 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25465 y=-864 pfet_03v3
x Q1 VDD a_12387_9730# VDD s=11648,328 d=11648,328 l=112 w=224 x=12819 y=10214 pfet_03v3
x a_18891_1669# a_19152_1223# a_19307_1669# VSS s=11648,328 d=11648,328 l=112 w=224 x=19627 y=1669 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A a_7215_4932# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7951 y=4448 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD a_2749_684# VDD s=11648,328 d=11648,328 l=112 w=224 x=3053 y=684 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B a_17405_684# a_17405_2092# VDD s=11648,328 d=11648,328 l=112 w=224 x=17925 y=684 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A a_12387_5792# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=13467 y=5836 pfet_03v3
x Q2 a_5054_n6024# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5142 y=-6023 pfet_03v3
x a_15865_1059# VDD 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=16817 y=619 pfet_03v3
x 7b_counter_0.MDFF_7.QB VSS a_27778_4557# VSS s=11648,328 d=11648,328 l=112 w=224 x=28098 y=4557 nfet_03v3
x D2_3 VDD a_19841_3363# VDD s=11648,328 d=11648,328 l=112 w=224 x=20361 y=3803 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD P2 VDD s=11648,328 d=11648,328 l=112 w=224 x=22113 y=-864 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_27234_3319# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28314 y=3803 pfet_03v3
x p3_gen_magic_0.xnor_magic_6.OUT VDD a_14556_n8142# VDD s=11648,328 d=11648,328 l=112 w=224 x=15076 y=-8581 pfet_03v3
x p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VDD a_5054_n5540# VDD s=11648,328 d=11648,328 l=112 w=224 x=5358 y=-5539 pfet_03v3
x divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=32403 y=947 pfet_03v3
x a_17405_3524# VSS 7b_counter_0.MDFF_1.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=18141 y=3524 nfet_03v3
x Q1 VDD a_22991_5885# VDD s=19712,624 d=11648,328 l=112 w=224 x=22879 y=6783 pfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.C a_24401_7877# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=24505 y=8237 nfet_03v3
x p3_gen_magic_0.xnor_magic_5.OUT a_16386_n8142# a_16186_n8142# VSS s=11648,328 d=19712,624 l=112 w=224 x=16922 y=-8141 nfet_03v3
x Q6 a_5036_n8095# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5124 y=-8094 pfet_03v3
x p2_gen_magic_0.3_inp_AND_magic_0.A p2_gen_magic_0.3_inp_AND_magic_0.A p2_gen_magic_0.3_inp_AND_magic_0.A VDD d=19712,624 l=112 w=224 x=12372 y=-1311 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=24798 y=1440 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=15277 y=1440 nfet_03v3
x p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT a_8643_n1042# p2_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9163 y=-1041 pfet_03v3
x a_19841_8580# 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21009 y=9020 pfet_03v3
x a_7303_8697# Q2 VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=7303 y=9665 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=9951 y=9833 pfet_03v3
x p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT a_12174_n8579# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=12262 y=-8578 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_7303_3480# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=7735 y=3524 nfet_03v3
x D2_7 VSS p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=6457 y=-3592 nfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=31491 y=7556 pfet_03v3
x a_14556_n3644# VDD p2_gen_magic_0.3_inp_AND_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=15508 y=-4083 pfet_03v3
x D2_1 VDD p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=3178 y=-4049 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VSS p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=18634 y=-1328 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A a_21381_4932# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=21469 y=4932 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A a_27778_1059# a_27234_575# VSS s=11648,328 d=19712,624 l=112 w=224 x=28314 y=1059 nfet_03v3
x a_4496_4393# VDD 7b_counter_0.MDFF_0.QB VDD s=19712,624 d=11648,328 l=112 w=224 x=5492 y=4393 pfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=25065 y=9162 pfet_03v3
x D2_3 p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6475 y=-5570 pfet_03v3
x a_12387_8536# 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12603 y=9020 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=19948 y=-2550 pfet_03v3
x a_11279_3480# 7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11279 y=3964 pfet_03v3
x OR_magic_2.A VDD a_30365_4922# VDD s=19712,624 d=11648,328 l=112 w=224 x=30453 y=3954 pfet_03v3
x p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VSS a_5054_n6471# VSS s=11648,328 d=19712,624 l=112 w=224 x=5790 y=-6470 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=18850 y=-871 pfet_03v3
x Q1 VDD a_8643_n1526# VDD s=11648,328 d=11648,328 l=112 w=224 x=8947 y=-1525 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD p3_gen_magic_0.P3 VDD s=19712,624 d=11648,328 l=112 w=224 x=21681 y=-5358 pfet_03v3
x p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT a_1559_n1042# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=1647 y=-1041 pfet_03v3
x OR_magic_1.VOUT VSS divide_by_2_1.tg_magic_3.CLK VSS s=19712,624 d=11648,328 l=112 w=224 x=31052 y=2169 nfet_03v3
x a_1209_9773# VSS 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=2377 y=9773 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16683 y=-871 pfet_03v3
x Q1 VDD p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=7585 y=-1072 pfet_03v3
x a_11279_8697# 7b_counter_0.MDFF_5.tspc2_magic_0.CLK VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=11279 y=8741 nfet_03v3
x D2_7 a_5452_n7648# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5556 y=-7647 nfet_03v3
x Q7 p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=915 y=-8090 nfet_03v3
x a_27567_8496# LD VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28563 y=9419 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=17791 y=-5365 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.Q a_5385_6275# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5489 y=6275 nfet_03v3
x CLK a_12931_3363# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13035 y=3363 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=14143 y=6217 pfet_03v3
x a_32616_n1264# VDD mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=33568 y=-823 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD 7b_counter_0.NAND_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=32167 y=7564 pfet_03v3
x D2_1 VDD p3_gen_magic_0.xnor_magic_1.B VDD s=11648,328 d=11648,328 l=112 w=224 x=18379 y=-8547 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=18907 y=-2558 pfet_03v3
x D2_2 p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=10064 y=-5570 pfet_03v3
x D2_3 p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6907 y=-1072 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_27234_3319# a_27778_3363# VSS s=19712,624 d=11648,328 l=112 w=224 x=27666 y=3363 nfet_03v3
x p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT p3_gen_magic_0.xnor_magic_6.OUT a_8523_n8579# VDD s=11648,328 d=19712,624 l=112 w=224 x=9259 y=-8578 pfet_03v3
x 7b_counter_0.MDFF_4.QB 7b_counter_0.MDFF_4.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=8840 y=739 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT p3_gen_magic_0.3_inp_AND_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=18007 y=-5365 pfet_03v3
x Q4 VDD p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=11548 y=-8547 pfet_03v3
x a_23352_n6798# VDD OR_magic_2.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=24088 y=-6357 pfet_03v3
x p2_gen_magic_0.xnor_magic_3.OUT a_11292_n2115# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11812 y=-1311 pfet_03v3
x a_12387_1769# 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=12387 y=2253 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=25014 y=640 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK VDD divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=30162 y=-7045 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK a_19152_739# a_18891_1669# VDD s=11648,328 d=19712,624 l=112 w=224 x=20120 y=739 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS 7b_counter_0.NAND_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=32383 y=7107 nfet_03v3
x D2_5 p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13595 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B a_2749_4932# a_2749_3524# VDD s=11648,328 d=19712,624 l=112 w=224 x=3053 y=4448 pfet_03v3
x Q3 VDD p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=501 y=-5570 pfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=25014 y=1440 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.C a_24401_7877# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=25066 y=7877 nfet_03v3
x OR_magic_2.VOUT VSS divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=29435 y=-5824 nfet_03v3
x p2_gen_magic_0.xnor_magic_3.OUT a_11292_n2115# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=11812 y=-881 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27601 y=7557 pfet_03v3
x a_11292_n6613# VDD p3_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=12028 y=-5809 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK VDD DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=28974 y=-2543 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B a_6725_684# a_6725_2092# VDD s=11648,328 d=11648,328 l=112 w=224 x=7245 y=684 pfet_03v3
x D2_7 a_5385_7469# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5489 y=7469 nfet_03v3
x a_5185_1059# VDD 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=6137 y=619 pfet_03v3
x Q5 a_12931_4557# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=13035 y=4557 nfet_03v3
x a_17405_7309# VDD 7b_counter_0.MDFF_6.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=18141 y=6385 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.B VDD a_13353_n6613# VDD s=11648,328 d=11648,328 l=112 w=224 x=13657 y=-5809 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A VSS a_26126_3480# VSS s=11648,328 d=19712,624 l=112 w=224 x=26774 y=3524 nfet_03v3
x 7b_counter_0.MDFF_7.QB 7b_counter_0.MDFF_7.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=23687 y=4877 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=19066 y=-871 pfet_03v3
x CLK DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26408 y=-2543 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A a_27234_4513# a_27778_4557# VSS s=19712,624 d=11648,328 l=112 w=224 x=27666 y=4557 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B a_17405_5901# a_17405_7309# VDD s=11648,328 d=11648,328 l=112 w=224 x=17925 y=5901 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_1.IN VSS s=11648,328 d=11648,328 l=112 w=224 x=36458 y=2166 nfet_03v3
x DFF_magic_0.D VDD a_31440_8496# VDD s=19712,624 d=11648,328 l=112 w=224 x=31328 y=9419 pfet_03v3
x 7b_counter_0.MDFF_6.tspc2_magic_0.CLK a_19152_5956# a_18891_6886# VDD s=11648,328 d=19712,624 l=112 w=224 x=20120 y=5956 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.OUT VDD a_16186_n8142# VDD s=11648,328 d=11648,328 l=112 w=224 x=16706 y=-8581 pfet_03v3
x mux_magic_0.OR_magic_0.B a_34156_n889# a_34156_n2297# VDD s=11648,328 d=19712,624 l=112 w=224 x=34460 y=-1856 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.D VDD a_4496_10093# VDD s=19712,624 d=11648,328 l=112 w=224 x=4384 y=10093 pfet_03v3
x p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT VSS a_1559_n6471# VSS s=11648,328 d=19712,624 l=112 w=224 x=2295 y=-6470 nfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=19948 y=-7044 pfet_03v3
x Q3 p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=933 y=-1529 nfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=4813 y=1000 pfet_03v3
x LD VSS 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=405 y=1440 nfet_03v3
x a_26126_3480# 7b_counter_0.MDFF_7.tspc2_magic_0.D VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=26126 y=3964 pfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=837 y=5856 pfet_03v3
x a_17405_3524# VDD 7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=18141 y=4448 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=15061 y=5857 pfet_03v3
x DFF_magic_0.tg_magic_3.OUT DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=27416 y=-864 pfet_03v3
x 7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD a_8713_1625# VDD s=11648,328 d=11648,328 l=112 w=224 x=10164 y=1223 pfet_03v3
x a_5185_6275# 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6353 y=5835 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=35617 y=1406 nfet_03v3
x DFF_magic_0.tg_magic_3.CLK VDD DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=25249 y=-864 pfet_03v3
x 7b_counter_0.MDFF_6.QB VDD 7b_counter_0.MDFF_6.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=20580 y=6440 pfet_03v3
x a_2749_7308# VSS 7b_counter_0.MDFF_3.tspc2_magic_0.CLK VSS s=19712,624 d=19712,624 l=112 w=224 x=3485 y=7308 nfet_03v3
x p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT a_8523_n8579# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8611 y=-8578 pfet_03v3
x a_11292_n2115# VDD p2_gen_magic_0.3_inp_AND_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=12028 y=-881 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26653 y=-5366 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_7303_3480# a_7215_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=7735 y=4448 pfet_03v3
x OR_magic_2.A VDD a_23352_n5390# VDD s=19712,624 d=11648,328 l=112 w=224 x=23440 y=-6357 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_12387_1769# VDD s=11648,328 d=11648,328 l=112 w=224 x=13251 y=1813 pfet_03v3
x a_6725_2092# VDD Q5 VDD s=19712,624 d=19712,624 l=112 w=224 x=7461 y=1652 pfet_03v3
x divide_by_2_0.tg_magic_3.OUT VDD divide_by_2_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=28388 y=-5366 pfet_03v3
x CLK a_27234_1769# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27882 y=1813 pfet_03v3
x p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT p3_gen_magic_0.xnor_magic_4.OUT a_5054_n5540# VDD s=11648,328 d=19712,624 l=112 w=224 x=5790 y=-5539 pfet_03v3
x a_19841_3363# VSS 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=21009 y=3363 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_19841_3363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20145 y=3803 pfet_03v3
x a_27234_1769# 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=27234 y=2253 nfet_03v3
x P2 p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=22380 y=-2558 pfet_03v3
x 7b_counter_0.NAND_magic_0.A 7b_counter_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=32866 y=5870 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A a_1409_9773# a_1209_9773# VSS s=11648,328 d=19712,624 l=112 w=224 x=1945 y=9773 nfet_03v3
x divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=30543 y=-5367 pfet_03v3
x 7b_counter_0.MDFF_4.LD a_23802_2253# a_23258_1769# VSS s=11648,328 d=19712,624 l=112 w=224 x=24338 y=2253 nfet_03v3
x divide_by_2_0.tg_magic_3.CLK VSS divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=30378 y=-6588 nfet_03v3
x mux_magic_0.IN2 divide_by_2_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=31486 y=-7053 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=31707 y=7097 nfet_03v3
x a_11279_8697# 7b_counter_0.MDFF_5.tspc2_magic_0.CLK VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=11279 y=9665 pfet_03v3
x p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT p3_gen_magic_0.AND2_magic_1.A a_12590_n7648# VSS s=11648,328 d=11648,328 l=112 w=224 x=12478 y=-7647 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A a_2749_684# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=2837 y=684 pfet_03v3
x Q4 VDD a_1209_1059# VDD s=11648,328 d=11648,328 l=112 w=224 x=1729 y=619 pfet_03v3
x a_2749_2092# VDD 7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD s=19712,624 d=19712,624 l=112 w=224 x=3485 y=1168 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=19897 y=-5823 nfet_03v3
x D2_5 p2_gen_magic_0.AND2_magic_1.A a_12174_n3597# VDD s=11648,328 d=19712,624 l=112 w=224 x=12910 y=-3596 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B a_22150_1124# a_22062_684# VDD s=11648,328 d=11648,328 l=112 w=224 x=22366 y=684 pfet_03v3
x a_19841_4557# VSS 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=21009 y=4557 nfet_03v3
x D2_1 VDD mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=31812 y=-1204 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.Q a_5185_1059# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5921 y=619 pfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27164 y=-7045 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B a_2749_10148# a_2749_8740# VDD s=11648,328 d=11648,328 l=112 w=224 x=3269 y=10148 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=31275 y=7556 pfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29206 y=640 pfet_03v3
x CLK VDD a_12387_3319# VDD s=11648,328 d=11648,328 l=112 w=224 x=12819 y=3803 pfet_03v3
x divide_by_2_0.tg_magic_3.IN mux_magic_0.IN2 VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=31867 y=-5359 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=11648,328 d=19712,624 l=112 w=224 x=21221 y=-872 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A VDD a_11191_5901# VDD s=11648,328 d=19712,624 l=112 w=224 x=11927 y=5901 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_9212_5956# a_9412_5956# VDD s=11648,328 d=11648,328 l=112 w=224 x=9732 y=5956 pfet_03v3
x 7b_counter_0.MDFF_4.LD VDD a_27234_1769# VDD s=11648,328 d=11648,328 l=112 w=224 x=28098 y=1813 pfet_03v3
x a_4235_9163# a_4496_9609# a_4651_9163# VSS s=11648,328 d=11648,328 l=112 w=224 x=4971 y=9163 nfet_03v3
x a_21381_8741# VDD Q1 VDD s=19712,624 d=19712,624 l=112 w=224 x=22117 y=9181 pfet_03v3
x D2_6 p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=9944 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_0.QB VSS 7b_counter_0.MDFF_0.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=6267 y=3947 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.C a_24401_7877# VSS VSS s=19712,624 d=19712,624 l=112 w=224 x=25066 y=8237 nfet_03v3
x 7b_counter_0.MDFF_7.tspc2_magic_0.Q VSS a_23802_1059# VSS s=11648,328 d=11648,328 l=112 w=224 x=24122 y=1059 nfet_03v3
x 7b_counter_0.MDFF_3.QB VDD 7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD s=11648,328 d=19712,624 l=112 w=224 x=5924 y=9609 pfet_03v3
x mux_magic_0.OR_magic_0.A a_34156_n2297# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=34244 y=-2296 nfet_03v3
x CLK VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=15383 y=-5365 pfet_03v3
x D2_1 VDD a_32616_n2458# VDD s=19712,624 d=11648,328 l=112 w=224 x=32704 y=-2017 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_11279_3480# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=11711 y=3524 nfet_03v3
x 7b_counter_0.MDFF_3.QB a_1209_9773# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1945 y=10213 pfet_03v3
x Q6 a_5036_n3150# p2_gen_magic_0.xnor_magic_5.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=5124 y=-3149 nfet_03v3
x p2_gen_magic_0.xnor_magic_6.OUT a_14756_n3644# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=14860 y=-3643 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=18634 y=-871 pfet_03v3
x mux_magic_0.OR_magic_0.A VDD a_34156_n889# VDD s=11648,328 d=11648,328 l=112 w=224 x=34460 y=-888 pfet_03v3
x Q2 p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=4428 y=-1529 nfet_03v3
x 7b_counter_0.MDFF_1.QB VSS 7b_counter_0.MDFF_1.tspc2_magic_0.Q VSS s=11648,328 d=19712,624 l=112 w=224 x=20923 y=1669 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A a_26038_4932# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=26774 y=4448 pfet_03v3
x p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT p3_gen_magic_0.xnor_magic_3.OUT a_1559_n5540# VDD s=11648,328 d=19712,624 l=112 w=224 x=2295 y=-5539 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=16467 y=-871 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_3.OUT VSS s=11648,328 d=19712,624 l=112 w=224 x=27545 y=-5825 nfet_03v3
x DFF_magic_0.D a_27567_8496# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27671 y=9419 pfet_03v3
x a_27567_8496# VDD LD VDD s=19712,624 d=11648,328 l=112 w=224 x=28347 y=9419 pfet_03v3
x Q4 VDD p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=11116 y=-4049 pfet_03v3
x CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=15815 y=-1328 nfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A a_1209_6275# a_1409_6275# VSS s=19712,624 d=11648,328 l=112 w=224 x=1297 y=6275 nfet_03v3
x a_15865_6276# VSS 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=17033 y=6276 nfet_03v3
x Q1 p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=8233 y=-1072 pfet_03v3
x p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT VSS a_8643_n6471# VSS s=11648,328 d=19712,624 l=112 w=224 x=9379 y=-6470 nfet_03v3
x mux_magic_0.OR_magic_0.A VDD a_34156_n889# VDD s=19712,624 d=11648,328 l=112 w=224 x=34244 y=-1372 pfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=837 y=640 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A a_12387_575# a_12931_1059# VSS s=19712,624 d=11648,328 l=112 w=224 x=12819 y=1059 nfet_03v3
x a_1209_8579# 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2377 y=9019 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.B a_1541_n8095# p3_gen_magic_0.xnor_magic_1.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=2061 y=-8094 pfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=837 y=6216 pfet_03v3
x 7b_counter_0.DFF_magic_0.tg_magic_3.OUT VSS 7b_counter_0.DFF_magic_0.tg_magic_1.IN VSS s=19712,624 d=11648,328 l=112 w=224 x=29120 y=7100 nfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.Q a_5185_6275# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5921 y=5835 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=15061 y=6217 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD a_1209_4557# VDD s=19712,624 d=11648,328 l=112 w=224 x=1297 y=4997 pfet_03v3
x Q2 VDD a_5054_n1526# VDD s=11648,328 d=11648,328 l=112 w=224 x=5358 y=-1525 pfet_03v3
x a_12387_6986# VDD 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B VDD s=19712,624 d=11648,328 l=112 w=224 x=12387 y=7030 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK VDD DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=24817 y=-864 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD a_6725_5900# VDD s=19712,624 d=11648,328 l=112 w=224 x=6813 y=6868 pfet_03v3
x D2_7 p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=6457 y=-8547 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28544 y=5878 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD a_19152_1223# VDD s=19712,624 d=11648,328 l=112 w=224 x=19040 y=1223 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_4651_9163# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5187 y=9163 nfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=14143 y=9833 pfet_03v3
x p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT a_5036_n4081# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=5124 y=-4080 pfet_03v3
x a_30365_3514# VSS OR_magic_1.VOUT VSS s=19712,624 d=19712,624 l=112 w=224 x=31101 y=3514 nfet_03v3
x 7b_counter_0.3_inp_AND_magic_0.VOUT VSS a_24003_10051# VSS s=11648,328 d=19712,624 l=112 w=224 x=24739 y=10051 nfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10383 y=10193 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19253 y=9833 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_26126_3480# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=26558 y=3524 nfet_03v3
x LD a_1209_7469# a_1409_7469# VSS s=19712,624 d=11648,328 l=112 w=224 x=1297 y=7469 nfet_03v3
x Q5 VDD p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=7897 y=-4049 pfet_03v3
x DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29622 y=-2543 pfet_03v3
x CLK VSS a_16065_8580# VSS s=11648,328 d=11648,328 l=112 w=224 x=16385 y=8580 nfet_03v3
x 7b_counter_0.MDFF_5.QB VDD a_12387_5792# VDD s=11648,328 d=11648,328 l=112 w=224 x=12819 y=5836 pfet_03v3
x OR_magic_1.VOUT VSS divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=35350 y=2168 nfet_03v3
x DFF_magic_0.tg_magic_1.IN VDD DFF_magic_0.tg_magic_0.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=26825 y=-2551 pfet_03v3
x D2_5 a_5385_2253# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=5489 y=2253 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A VDD a_17405_5901# VDD s=11648,328 d=11648,328 l=112 w=224 x=17709 y=5901 pfet_03v3
x p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD a_1541_n8579# VDD s=11648,328 d=11648,328 l=112 w=224 x=1845 y=-8578 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21272 y=-2550 pfet_03v3
x a_1209_3363# 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=2377 y=3803 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.A a_13553_n6613# a_13353_n6613# VSS s=11648,328 d=19712,624 l=112 w=224 x=14089 y=-6612 nfet_03v3
x D2_6 p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=10376 y=-8547 pfet_03v3
x mux_magic_0.IN1 a_32816_n1264# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=32920 y=-1263 nfet_03v3
x Q2 VDD a_15865_4557# VDD s=11648,328 d=11648,328 l=112 w=224 x=16385 y=4997 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT VDD s=19712,624 d=11648,328 l=112 w=224 x=20789 y=-872 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A a_17405_2092# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17493 y=2092 nfet_03v3
x D2_4 a_23802_2253# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=23906 y=2253 nfet_03v3
x 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=9951 y=4176 nfet_03v3
x a_5185_6275# VDD 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=6137 y=5835 pfet_03v3
x a_12387_575# 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12603 y=619 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.CLK a_4496_10093# a_4235_9163# VDD s=11648,328 d=11648,328 l=112 w=224 x=5032 y=10093 pfet_03v3
x a_13353_n6613# VSS p3_gen_magic_0.3_inp_AND_magic_0.VOUT VSS s=11648,328 d=19712,624 l=112 w=224 x=14089 y=-6252 nfet_03v3
x a_5185_7469# 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6353 y=7029 pfet_03v3
x a_1209_6275# VDD 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=2161 y=5835 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B a_6725_5900# a_6725_7308# VDD s=11648,328 d=19712,624 l=112 w=224 x=7029 y=6868 pfet_03v3
x Q1 a_8643_n6471# p3_gen_magic_0.xnor_magic_0.OUT VSS s=19712,624 d=11648,328 l=112 w=224 x=8731 y=-6470 nfet_03v3
x a_32616_n2458# mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=33784 y=-2017 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A a_5185_1059# a_5385_1059# VSS s=19712,624 d=11648,328 l=112 w=224 x=5273 y=1059 nfet_03v3
x CLK VSS a_16065_9774# VSS s=11648,328 d=11648,328 l=112 w=224 x=16385 y=9774 nfet_03v3
x a_19152_6440# 7b_counter_0.MDFF_6.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20364 y=6440 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B a_2749_5900# a_2749_7308# VDD s=11648,328 d=19712,624 l=112 w=224 x=3053 y=6868 pfet_03v3
x p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT p3_gen_magic_0.xnor_magic_6.OUT a_8939_n7648# VSS s=11648,328 d=11648,328 l=112 w=224 x=8827 y=-7647 nfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A a_26038_684# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26558 y=684 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B a_11279_6341# a_11191_5901# VDD s=19712,624 d=11648,328 l=112 w=224 x=11711 y=6385 pfet_03v3
x 7b_counter_0.MDFF_1.tspc2_magic_0.D VDD a_19152_739# VDD s=11648,328 d=11648,328 l=112 w=224 x=19472 y=739 pfet_03v3
x D2_6 a_12387_1769# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=13035 y=1813 pfet_03v3
x p3_gen_magic_0.xnor_magic_0.OUT a_11292_n6613# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=11380 y=-5379 pfet_03v3
x p3_gen_magic_0.P3 p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=22164 y=-6595 nfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_2.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=29702 y=-6586 nfet_03v3
x P2 p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=21948 y=-2558 pfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=405 y=10192 pfet_03v3
x mux_magic_0.IN2 a_32816_n2458# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=32920 y=-2457 nfet_03v3
x CLK VDD a_27234_1769# VDD s=11648,328 d=11648,328 l=112 w=224 x=27666 y=1813 pfet_03v3
x a_1209_1059# VSS 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=2377 y=1059 nfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_counter_0.MDFF_0.QB a_5515_3947# VSS s=11648,328 d=11648,328 l=112 w=224 x=5835 y=3947 nfet_03v3
x D2_4 VDD a_23258_1769# VDD s=11648,328 d=11648,328 l=112 w=224 x=23690 y=1813 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=30599 y=7099 nfet_03v3
x 7b_counter_0.MDFF_4.LD VDD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=14143 y=640 pfet_03v3
x a_15865_8580# 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17033 y=9020 pfet_03v3
x D2_2 a_8643_n6024# p3_gen_magic_0.xnor_magic_0.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9163 y=-6023 pfet_03v3
x Q6 p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=4410 y=-3592 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_11279_3480# a_11191_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=11711 y=4448 pfet_03v3
x 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=15277 y=10193 pfet_03v3
x p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=18418 y=-5365 pfet_03v3
x Q7 p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=1131 y=-4049 pfet_03v3
x LD VSS 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=4381 y=6656 nfet_03v3
x p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT p3_gen_magic_0.xnor_magic_0.OUT a_8643_n5540# VDD s=11648,328 d=19712,624 l=112 w=224 x=9379 y=-5539 pfet_03v3
x 7b_counter_0.MDFF_3.QB VSS a_1409_9773# VSS s=11648,328 d=11648,328 l=112 w=224 x=1729 y=9773 nfet_03v3
x a_5185_2253# 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=6353 y=1813 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A a_17405_4932# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=17493 y=4932 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.A a_13353_n6613# a_13553_n6613# VSS s=19712,624 d=11648,328 l=112 w=224 x=13441 y=-6612 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A a_16065_6276# a_15865_6276# VSS s=11648,328 d=19712,624 l=112 w=224 x=16601 y=6276 nfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_3.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=25569 y=-5366 pfet_03v3
x 7b_counter_0.NAND_magic_0.A DFF_magic_0.D VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=26338 y=8663 nfet_03v3
x VDD VDD VDD VDD d=19712,624 l=112 w=224 x=14433 y=-5327 pfet_03v3
x D2_7 a_1209_8579# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1945 y=9019 pfet_03v3
x a_16186_n3644# p2_gen_magic_0.3_inp_AND_magic_0.C VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=17354 y=-4083 pfet_03v3
x divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_2.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=35617 y=947 pfet_03v3
x OR_magic_1.VOUT divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_0.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=32403 y=1406 nfet_03v3
x P2 VSS a_30365_3514# VSS s=11648,328 d=19712,624 l=112 w=224 x=30669 y=3514 nfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21272 y=-7044 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=30383 y=7556 pfet_03v3
x D2_6 a_8523_n3597# p2_gen_magic_0.xnor_magic_6.OUT VDD s=11648,328 d=11648,328 l=112 w=224 x=9043 y=-3596 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=11648,328 d=11648,328 l=112 w=224 x=21005 y=-872 pfet_03v3
x p3_gen_magic_0.3_inp_AND_magic_0.A a_13353_n6613# a_13553_n6613# VSS s=19712,624 d=11648,328 l=112 w=224 x=13441 y=-6252 nfet_03v3
x 7b_counter_0.MDFF_5.QB 7b_counter_0.MDFF_5.tspc2_magic_0.Q VDD VDD s=19712,624 d=19712,624 l=112 w=224 x=8840 y=5956 pfet_03v3
x 7b_counter_0.MDFF_0.tspc2_magic_0.CLK VDD a_4496_4393# VDD s=19712,624 d=11648,328 l=112 w=224 x=4384 y=4393 pfet_03v3
x D2_7 a_1409_8579# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=1513 y=8579 nfet_03v3
x Q3 a_1559_n6024# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=1647 y=-6023 pfet_03v3
x Q7 VDD p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=483 y=-4049 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A a_7215_10149# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=7951 y=9181 pfet_03v3
x 7b_counter_0.MDFF_5.tspc2_magic_0.CLK a_9412_5956# a_9212_5956# VDD s=11648,328 d=11648,328 l=112 w=224 x=9516 y=5956 pfet_03v3
x a_4235_9163# a_4651_9163# a_4496_9609# VSS s=11648,328 d=11648,328 l=112 w=224 x=4755 y=9163 nfet_03v3
x a_4496_9609# 7b_counter_0.MDFF_3.QB VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5708 y=9609 pfet_03v3
x 7b_counter_0.MDFF_4.LD VSS 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=11648,328 l=112 w=224 x=28990 y=4176 nfet_03v3
x D2_5 VDD p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=13379 y=-8547 pfet_03v3
x divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_0.IN VDD s=11648,328 d=19712,624 l=112 w=224 x=26488 y=-7045 pfet_03v3
x D2_5 p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=13811 y=-8090 nfet_03v3
x 7b_counter_0.MDFF_5.LD a_19841_8580# a_20041_8580# VSS s=19712,624 d=11648,328 l=112 w=224 x=19929 y=8580 nfet_03v3
x CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=16031 y=-5365 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A a_17405_7309# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=17493 y=7309 nfet_03v3
x p2_gen_magic_0.xnor_magic_5.OUT a_16186_n3644# a_16386_n3644# VSS s=19712,624 d=11648,328 l=112 w=224 x=16274 y=-3643 nfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT VDD p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN VDD s=19712,624 d=11648,328 l=112 w=224 x=18418 y=-871 pfet_03v3
x a_30365_3514# VDD OR_magic_1.VOUT VDD s=19712,624 d=19712,624 l=112 w=224 x=31101 y=4438 pfet_03v3
x 7b_counter_0.MDFF_5.LD a_15865_8580# a_16065_8580# VSS s=19712,624 d=11648,328 l=112 w=224 x=15953 y=8580 nfet_03v3
x mux_magic_0.OR_magic_0.A a_34156_n889# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=34244 y=-888 pfet_03v3
x p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VSS p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=16683 y=-1328 nfet_03v3
x a_19152_1223# a_20171_1669# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20707 y=1669 nfet_03v3
x Q7 a_1541_n8095# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=1629 y=-8094 pfet_03v3
x 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B a_26126_3480# a_26038_4932# VDD s=19712,624 d=11648,328 l=112 w=224 x=26558 y=4448 pfet_03v3
x 7b_counter_0.MDFF_5.QB 7b_counter_0.MDFF_5.tspc2_magic_0.Q VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=8497 y=6886 nfet_03v3
x DFF_magic_0.D VDD a_27567_8496# VDD s=19712,624 d=11648,328 l=112 w=224 x=27455 y=9419 pfet_03v3
x D2_5 a_1209_3363# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=1945 y=3803 pfet_03v3
x 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A VDD a_8411_9730# VDD s=11648,328 d=11648,328 l=112 w=224 x=9275 y=10214 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A VDD a_19841_4557# VDD s=19712,624 d=11648,328 l=112 w=224 x=19929 y=4997 pfet_03v3
x divide_by_2_1.tg_magic_3.CLK VDD divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT VDD s=19712,624 d=11648,328 l=112 w=224 x=36077 y=947 pfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A VDD a_15865_4557# VDD s=19712,624 d=11648,328 l=112 w=224 x=15953 y=4997 pfet_03v3
x D2_3 p2_gen_magic_0.xnor_magic_4.OUT a_5054_n1526# VDD s=11648,328 d=19712,624 l=112 w=224 x=5790 y=-1525 pfet_03v3
x p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT a_8643_n5540# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=8731 y=-5539 pfet_03v3
x 7b_counter_0.MDFF_3.tspc2_magic_0.Q VDD a_5185_6275# VDD s=11648,328 d=11648,328 l=112 w=224 x=5705 y=5835 pfet_03v3
x DFF_magic_0.tg_magic_3.OUT DFF_magic_0.tg_magic_1.IN VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=27200 y=-1321 nfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A a_19841_9774# a_20041_9774# VSS s=19712,624 d=11648,328 l=112 w=224 x=19929 y=9774 nfet_03v3
x D2_7 a_5185_7469# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5921 y=7029 pfet_03v3
x OR_magic_2.VOUT VDD divide_by_2_0.tg_magic_3.CLK VDD s=19712,624 d=11648,328 l=112 w=224 x=24921 y=-5366 pfet_03v3
x LD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=621 y=9392 nfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=837 y=1000 pfet_03v3
x 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A a_15865_9774# a_16065_9774# VSS s=19712,624 d=11648,328 l=112 w=224 x=15953 y=9774 nfet_03v3
x Q2 7b_counter_0.3_inp_AND_magic_0.C VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=23095 y=8677 nfet_03v3
x CLK VDD 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VDD s=11648,328 d=11648,328 l=112 w=224 x=28328 y=5878 pfet_03v3
x 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A a_2749_7308# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=2837 y=7308 nfet_03v3
x Q7 VSS p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=699 y=-8090 nfet_03v3
x D2_7 p2_gen_magic_0.xnor_magic_5.OUT a_5036_n3597# VDD s=11648,328 d=19712,624 l=112 w=224 x=5772 y=-3596 pfet_03v3
x p3_gen_magic_0.P3 a_23352_n5390# a_23352_n6798# VDD s=11648,328 d=11648,328 l=112 w=224 x=23872 y=-5389 pfet_03v3
x a_8713_1625# a_8825_1669# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=9361 y=1669 nfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A VDD a_6725_684# VDD s=19712,624 d=11648,328 l=112 w=224 x=6813 y=1652 pfet_03v3
x a_12387_1769# 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=12603 y=1813 pfet_03v3
x LD VDD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=837 y=9832 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=19037 y=9833 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B a_11279_1124# a_11191_684# VDD s=11648,328 d=11648,328 l=112 w=224 x=11495 y=684 pfet_03v3
x LD VDD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=837 y=4976 pfet_03v3
x 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A a_1409_1059# a_1209_1059# VSS s=11648,328 d=19712,624 l=112 w=224 x=1945 y=1059 nfet_03v3
x 7b_counter_0.MDFF_4.LD a_8411_3319# VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=9491 y=3803 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=15061 y=9833 pfet_03v3
x CLK a_16065_8580# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=16169 y=8580 nfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B a_11279_3480# a_11191_4932# VDD s=11648,328 d=11648,328 l=112 w=224 x=11495 y=4932 pfet_03v3
x 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B a_7215_4932# a_7303_3480# VDD s=19712,624 d=11648,328 l=112 w=224 x=7303 y=4932 pfet_03v3
x 7b_counter_0.MDFF_5.LD VDD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=14143 y=10193 pfet_03v3
x D2_1 a_1957_n3150# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=2061 y=-3149 nfet_03v3
x OR_magic_2.VOUT divide_by_2_0.tg_magic_1.IN divide_by_2_0.tg_magic_3.IN VSS s=11648,328 d=19712,624 l=112 w=224 x=30759 y=-5826 nfet_03v3
x p2_gen_magic_0.xnor_magic_4.OUT VDD a_11292_n2115# VDD s=11648,328 d=11648,328 l=112 w=224 x=11596 y=-1311 pfet_03v3
x divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT VSS VSS s=11648,328 d=19712,624 l=112 w=224 x=26437 y=-5823 nfet_03v3
x CLK a_15865_8580# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16601 y=9020 pfet_03v3
x CLK VSS 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=28112 y=6335 nfet_03v3
x LD a_1209_2253# a_1409_2253# VSS s=19712,624 d=11648,328 l=112 w=224 x=1297 y=2253 nfet_03v3
x p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT p2_gen_magic_0.xnor_magic_3.OUT a_1975_n1973# VSS s=11648,328 d=11648,328 l=112 w=224 x=1863 y=-1972 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A a_15865_4557# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16169 y=4997 pfet_03v3
x CLK 7b_counter_0.DFF_magic_0.tg_magic_3.CLK VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=26085 y=7557 pfet_03v3
x D2_5 a_5185_2253# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=5921 y=1813 pfet_03v3
x p2_gen_magic_0.AND2_magic_1.A VDD a_14556_n3644# VDD s=19712,624 d=11648,328 l=112 w=224 x=14644 y=-4083 pfet_03v3
x Q4 VSS p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT VSS s=19712,624 d=11648,328 l=112 w=224 x=11332 y=-3592 nfet_03v3
x 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A a_15865_1059# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=16169 y=619 pfet_03v3
x a_1209_1059# VDD 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=2161 y=619 pfet_03v3
x a_5185_7469# VDD 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=6137 y=7029 pfet_03v3
x a_2749_3524# VDD 7b_counter_0.MDFF_0.tspc2_magic_0.D VDD s=19712,624 d=19712,624 l=112 w=224 x=3485 y=3964 pfet_03v3
C Q3 D2_4 2.9
C Q2 Q3 2.4
C Q7 7b_counter_0.MDFF_5.LD 2.4
C OR_magic_2.VOUT VDD 7.6
C p3_gen_magic_0.3_inp_AND_magic_0.C VDD 2.5
C VDD Q6 9.8
C D2_1 Q6 2.2
C p3_gen_magic_0.xnor_magic_1.B VDD 6.5
C CLK D2_5 2.0
C VDD P2 4.9
C VDD 7b_counter_0.MDFF_4.LD 32.0
C 7b_counter_0.MDFF_3.QB Q2 2.6
C VDD D2_1 8.9
C 7b_counter_0.MDFF_4.QB VDD 3.0
C VDD LD 20.5
C VDD 7b_counter_0.MDFF_5.tspc2_magic_0.CLK 2.2
C VDD Q3 9.3
C Q4 D2_6 3.2
C VDD a_31440_8496# 2.9
C VDD DFF_magic_0.D 8.7
C VDD a_29512_8496# 2.9
C 7b_counter_0.MDFF_1.QB VDD 2.9
C VDD a_27567_8496# 2.9
C Q2 D2_7 2.1
C 7b_counter_0.MDFF_3.QB VDD 5.3
C p2_gen_magic_0.xnor_magic_3.OUT VDD 2.9
C divide_by_2_1.tg_magic_3.IN VDD 2.6
C VDD Q1 6.5
C p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK VDD 3.6
C Q4 Q5 5.1
C Q2 7b_counter_0.MDFF_5.LD 3.8
C divide_by_2_0.tg_magic_3.CLK VDD 4.2
C VDD D2_5 4.7
C D2_2 D2_6 3.1
C VDD D2_7 5.8
C VDD 7b_counter_0.MDFF_5.QB 4.0
C p3_gen_magic_0.3_inp_AND_magic_0.VOUT VDD 2.1
C VDD 7b_counter_0.MDFF_6.tspc2_magic_0.CLK 2.2
C p3_gen_magic_0.xnor_magic_5.OUT VDD 2.2
C 7b_counter_0.NAND_magic_0.A VDD 6.6
C p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK VDD 4.3
C OR_magic_1.VOUT VDD 7.9
C Q4 7b_counter_0.MDFF_4.LD 3.3
C VDD Q4 13.1
C Q7 Q6 6.6
C VDD 7b_counter_0.MDFF_5.LD 21.1
C VDD 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 4.4
C mux_magic_0.IN1 VDD 6.5
C OR_magic_2.A VDD 5.5
C VDD Q7 8.7
C p2_gen_magic_0.xnor_magic_1.OUT VDD 6.8
C VDD D2_3 5.8
C D2_1 D2_3 2.2
C p3_gen_magic_0.P3 VDD 2.7
C VDD 7b_counter_0.MDFF_0.QB 4.1
C 7b_counter_0.MDFF_7.QB VDD 7.5
C VDD 7b_counter_0.MDFF_3.tspc2_magic_0.CLK 2.5
C 7b_counter_0.MDFF_4.tspc2_magic_0.CLK VDD 2.2
C p2_gen_magic_0.3_inp_AND_magic_0.C VDD 2.6
C p3_gen_magic_0.xnor_magic_3.OUT VDD 2.9
C divide_by_2_1.tg_magic_3.CLK VDD 4.2
C p3_gen_magic_0.xnor_magic_1.OUT D2_6 2.3
C VDD D2_6 6.2
C divide_by_2_0.tg_magic_3.IN VDD 2.3
C VDD D2_2 4.2
C 7b_counter_0.MDFF_7.tspc2_magic_0.CLK VDD 2.3
C VDD CLK 39.3
C mux_magic_0.IN2 VDD 2.0
C p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN VDD 2.0
C 7b_counter_0.3_inp_AND_magic_0.VOUT VDD 2.5
C D2_5 D2_3 3.5
C VDD 7b_counter_0.MDFF_6.QB 6.4
C DFF_magic_0.tg_magic_3.CLK VDD 4.2
C 7b_counter_0.MDFF_1.tspc2_magic_0.CLK VDD 2.2
C Q5 7b_counter_0.MDFF_4.LD 2.5
C VDD Q5 20.6
C VDD D2_4 7.6
C VDD Q2 9.6
C LD Q2 11.2
C VDD 7b_counter_0.MDFF_0.tspc2_magic_0.CLK 2.5
C OUT10 12.9
R OUT1 76
= OUT1 mux_magic_0.OR_magic_0.VOUT
= OUT1 mux_magic_0.VOUT
C D2_40 15.2
R D2_4 1116
= D2_4 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B
= D2_4 7b_counter_0.MDFF_7.mux_magic_0.IN2
= D2_4 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B
= D2_4 7b_counter_0.MDFF_7.mux_magic_2.IN2
= D2_4 7b_counter_0.MDFF_7.DATA
= D2_4 7b_counter_0.D2_4
= D2_4 p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN
= D2_4 p2_gen_magic_0.xnor_magic_3.B
= D2_4 p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN
= D2_4 p3_gen_magic_0.xnor_magic_3.B
C D2_30 12.7
R D2_3 1111
= D2_3 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B
= D2_3 7b_counter_0.MDFF_1.mux_magic_0.IN2
= D2_3 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B
= D2_3 7b_counter_0.MDFF_1.mux_magic_2.IN2
= D2_3 7b_counter_0.MDFF_1.DATA
= D2_3 7b_counter_0.D2_3
= D2_3 p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN
= D2_3 p2_gen_magic_0.xnor_magic_4.B
= D2_3 p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN
= D2_3 p3_gen_magic_0.xnor_magic_4.B
C P20 6.1
R P2 532
= P2 OR_magic_1.B
= P2 p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT
= P2 p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN
= P2 p2_gen_magic_0.DFF_magic_0.Q
= P2 p2_gen_magic_0.P2
C D2_60 14.7
R D2_6 1114
= D2_6 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B
= D2_6 7b_counter_0.MDFF_4.mux_magic_0.IN2
= D2_6 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B
= D2_6 7b_counter_0.MDFF_4.mux_magic_2.IN2
= D2_6 7b_counter_0.MDFF_4.DATA
= D2_6 7b_counter_0.D2_6
= D2_6 p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN
= D2_6 p2_gen_magic_0.xnor_magic_6.B
= D2_6 p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN
= D2_6 p3_gen_magic_0.xnor_magic_6.B
C D2_50 15.8
R D2_5 1104
= D2_5 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B
= D2_5 7b_counter_0.MDFF_0.mux_magic_0.IN2
= D2_5 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B
= D2_5 7b_counter_0.MDFF_0.mux_magic_2.IN2
= D2_5 7b_counter_0.MDFF_0.DATA
= D2_5 7b_counter_0.D2_5
= D2_5 p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN
= D2_5 p2_gen_magic_0.xnor_magic_2.B
= D2_5 p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN
= D2_5 p3_gen_magic_0.xnor_magic_2.B
C Q50 25.9
R Q5 1250
= Q5 7b_counter_0.NOR_gate_1.B
= Q5 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B
= Q5 7b_counter_0.MDFF_4.mux_magic_3.IN1
= Q5 7b_counter_0.MDFF_4.CLK
= Q5 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT
= Q5 7b_counter_0.MDFF_0.mux_magic_2.VOUT
= Q5 7b_counter_0.MDFF_0.Q
= Q5 7b_counter_0.Q5
= Q5 p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN
= Q5 p2_gen_magic_0.xnor_magic_6.A
= Q5 p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN
= Q5 p3_gen_magic_0.xnor_magic_6.A
C Q40 20.5
R Q4 1266
= Q4 7b_counter_0.NOR_gate_1.A
= Q4 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT
= Q4 7b_counter_0.MDFF_7.mux_magic_2.VOUT
= Q4 7b_counter_0.MDFF_7.Q
= Q4 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B
= Q4 7b_counter_0.MDFF_0.mux_magic_3.IN1
= Q4 7b_counter_0.MDFF_0.CLK
= Q4 7b_counter_0.Q4
= Q4 p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN
= Q4 p2_gen_magic_0.xnor_magic_2.A
= Q4 p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN
= Q4 p3_gen_magic_0.xnor_magic_2.A
C Q60 16.4
R Q6 1251
= Q6 7b_counter_0.NOR_gate_0.A
= Q6 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B
= Q6 7b_counter_0.MDFF_3.mux_magic_3.IN1
= Q6 7b_counter_0.MDFF_3.CLK
= Q6 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT
= Q6 7b_counter_0.MDFF_4.mux_magic_2.VOUT
= Q6 7b_counter_0.MDFF_4.Q
= Q6 7b_counter_0.Q6
= Q6 p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN
= Q6 p2_gen_magic_0.xnor_magic_5.A
= Q6 p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN
= Q6 p3_gen_magic_0.xnor_magic_5.A
C Q70 17.1
R Q7 1068
= Q7 7b_counter_0.NOR_gate_0.B
= Q7 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT
= Q7 7b_counter_0.MDFF_3.mux_magic_2.VOUT
= Q7 7b_counter_0.MDFF_3.Q
= Q7 7b_counter_0.Q7
= Q7 p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN
= Q7 p2_gen_magic_0.xnor_magic_1.A
= Q7 p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN
= Q7 p3_gen_magic_0.xnor_magic_1.A
C Q30 13.8
R Q3 1259
= Q3 7b_counter_0.3_inp_NOR_0.C
= Q3 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B
= Q3 7b_counter_0.MDFF_7.mux_magic_3.IN1
= Q3 7b_counter_0.MDFF_7.CLK
= Q3 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT
= Q3 7b_counter_0.MDFF_1.mux_magic_2.VOUT
= Q3 7b_counter_0.MDFF_1.Q
= Q3 7b_counter_0.Q3
= Q3 p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN
= Q3 p2_gen_magic_0.xnor_magic_3.A
= Q3 p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN
= Q3 p3_gen_magic_0.xnor_magic_3.A
C D2_10 30.2
R D2_1 1605
= D2_1 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B
= D2_1 7b_counter_0.MDFF_6.mux_magic_0.IN2
= D2_1 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B
= D2_1 7b_counter_0.MDFF_6.mux_magic_2.IN2
= D2_1 7b_counter_0.MDFF_6.DATA
= D2_1 7b_counter_0.D2_1
= D2_1 mux_magic_0.AND2_magic_1.A
= D2_1 mux_magic_0.SEL
= D2_1 p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN
= D2_1 p2_gen_magic_0.xnor_magic_1.B
= D2_1 p3_gen_magic_0.inverter_magic_0.VIN
C D2_20 12.2
R D2_2 1094
= D2_2 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B
= D2_2 7b_counter_0.MDFF_5.mux_magic_0.IN2
= D2_2 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B
= D2_2 7b_counter_0.MDFF_5.mux_magic_2.IN2
= D2_2 7b_counter_0.MDFF_5.DATA
= D2_2 7b_counter_0.D2_2
= D2_2 p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN
= D2_2 p2_gen_magic_0.xnor_magic_0.B
= D2_2 p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN
= D2_2 p3_gen_magic_0.xnor_magic_0.B
C D2_70 16.1
R D2_7 1119
= D2_7 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B
= D2_7 7b_counter_0.MDFF_3.mux_magic_0.IN2
= D2_7 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B
= D2_7 7b_counter_0.MDFF_3.mux_magic_2.IN2
= D2_7 7b_counter_0.MDFF_3.DATA
= D2_7 7b_counter_0.D2_7
= D2_7 p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN
= D2_7 p2_gen_magic_0.xnor_magic_5.B
= D2_7 p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN
= D2_7 p3_gen_magic_0.xnor_magic_5.B
C Q20 19.7
R Q2 1296
= Q2 7b_counter_0.3_inp_NOR_0.B
= Q2 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT
= Q2 7b_counter_0.MDFF_5.mux_magic_2.VOUT
= Q2 7b_counter_0.MDFF_5.Q
= Q2 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B
= Q2 7b_counter_0.MDFF_1.mux_magic_3.IN1
= Q2 7b_counter_0.MDFF_1.CLK
= Q2 7b_counter_0.Q2
= Q2 p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN
= Q2 p2_gen_magic_0.xnor_magic_4.A
= Q2 p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN
= Q2 p3_gen_magic_0.xnor_magic_4.A
C CLK0 59.2
R CLK 5564
= CLK 7b_counter_0.DFF_magic_0.inverter_magic_5.VIN
= CLK 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= CLK 7b_counter_0.DFF_magic_0.tg_magic_0.CLK
= CLK 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= CLK 7b_counter_0.DFF_magic_0.tg_magic_1.CLK
= CLK 7b_counter_0.DFF_magic_0.CLK
= CLK 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B
= CLK 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B
= CLK 7b_counter_0.MDFF_6.mux_magic_3.IN2
= CLK 7b_counter_0.MDFF_6.mux_magic_3.IN1
= CLK 7b_counter_0.MDFF_6.CLK
= CLK 7b_counter_0.MDFF_6.G-CLK
= CLK 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B
= CLK 7b_counter_0.MDFF_5.mux_magic_3.IN2
= CLK 7b_counter_0.MDFF_5.G-CLK
= CLK 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B
= CLK 7b_counter_0.MDFF_3.mux_magic_3.IN2
= CLK 7b_counter_0.MDFF_3.G-CLK
= CLK 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B
= CLK 7b_counter_0.MDFF_7.mux_magic_3.IN2
= CLK 7b_counter_0.MDFF_7.G-CLK
= CLK 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B
= CLK 7b_counter_0.MDFF_1.mux_magic_3.IN2
= CLK 7b_counter_0.MDFF_1.G-CLK
= CLK 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B
= CLK 7b_counter_0.MDFF_4.mux_magic_3.IN2
= CLK 7b_counter_0.MDFF_4.G-CLK
= CLK 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B
= CLK 7b_counter_0.MDFF_0.mux_magic_3.IN2
= CLK 7b_counter_0.MDFF_0.G-CLK
= CLK 7b_counter_0.G-CLK
= CLK DFF_magic_0.inverter_magic_5.VIN
= CLK DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= CLK DFF_magic_0.tg_magic_0.CLK
= CLK DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= CLK DFF_magic_0.tg_magic_1.CLK
= CLK DFF_magic_0.CLK
= CLK p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN
= CLK p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= CLK p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK
= CLK p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
= CLK p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK
= CLK p2_gen_magic_0.DFF_magic_0.CLK
= CLK p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN
= CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK
= CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
= CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK
= CLK p3_gen_magic_0.neg_DFF_magic_0.CLK
C Q10 20.1
R Q1 1235
= Q1 7b_counter_0.3_inp_NOR_0.A
= Q1 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT
= Q1 7b_counter_0.MDFF_6.mux_magic_2.VOUT
= Q1 7b_counter_0.MDFF_6.Q
= Q1 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B
= Q1 7b_counter_0.MDFF_5.mux_magic_3.IN1
= Q1 7b_counter_0.MDFF_5.CLK
= Q1 7b_counter_0.Q1
= Q1 p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN
= Q1 p2_gen_magic_0.xnor_magic_0.A
= Q1 p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN
= Q1 p3_gen_magic_0.xnor_magic_0.A
C LD0 31.9
R LD 3509
= LD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A
= LD 7b_counter_0.MDFF_3.mux_magic_0.SEL
= LD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A
= LD 7b_counter_0.MDFF_3.mux_magic_2.SEL
= LD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A
= LD 7b_counter_0.MDFF_3.mux_magic_3.SEL
= LD 7b_counter_0.MDFF_3.LD
= LD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A
= LD 7b_counter_0.MDFF_0.mux_magic_0.SEL
= LD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A
= LD 7b_counter_0.MDFF_0.mux_magic_2.SEL
= LD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A
= LD 7b_counter_0.MDFF_0.mux_magic_3.SEL
= LD 7b_counter_0.MDFF_0.LD
C VDD0 821.7
R VDD 492727
= VDD 7b_counter_0.inverter_magic_0.VDD
= VDD 7b_counter_0.DFF_magic_0.inverter_magic_2.VDD
= VDD 7b_counter_0.DFF_magic_0.inverter_magic_3.VDD
= VDD 7b_counter_0.DFF_magic_0.inverter_magic_4.VDD
= VDD 7b_counter_0.DFF_magic_0.inverter_magic_5.VDD
= VDD 7b_counter_0.DFF_magic_0.inverter_magic_6.VDD
= VDD 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD 7b_counter_0.DFF_magic_0.tg_magic_0.VDD
= VDD 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD 7b_counter_0.DFF_magic_0.tg_magic_1.VDD
= VDD 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD 7b_counter_0.DFF_magic_0.tg_magic_2.VDD
= VDD 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD 7b_counter_0.DFF_magic_0.tg_magic_3.VDD
= VDD 7b_counter_0.DFF_magic_0.VDD
= VDD 7b_counter_0.buffer_magic_2.VDD
= VDD 7b_counter_0.buffer_magic_1.VDD
= VDD 7b_counter_0.buffer_magic_0.VDD
= VDD 7b_counter_0.NOR_gate_1.VDD
= VDD 7b_counter_0.NOR_gate_0.VDD
= VDD 7b_counter_0.NAND_magic_0.VDD
= VDD 7b_counter_0.3_inp_NOR_0.VDD
= VDD 7b_counter_0.3_inp_AND_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_2.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.mux_magic_3.VDD
= VDD 7b_counter_0.MDFF_6.tspc2_magic_0.VDD
= VDD 7b_counter_0.MDFF_6.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_0.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_2.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_5.mux_magic_3.VDD
= VDD 7b_counter_0.MDFF_5.tspc2_magic_0.VDD
= VDD 7b_counter_0.MDFF_5.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_0.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_2.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_3.mux_magic_3.VDD
= VDD 7b_counter_0.MDFF_3.tspc2_magic_0.VDD
= VDD 7b_counter_0.MDFF_3.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_0.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_2.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_7.mux_magic_3.VDD
= VDD 7b_counter_0.MDFF_7.tspc2_magic_0.VDD
= VDD 7b_counter_0.MDFF_7.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_0.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_2.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_1.mux_magic_3.VDD
= VDD 7b_counter_0.MDFF_1.tspc2_magic_0.VDD
= VDD 7b_counter_0.MDFF_1.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_0.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_2.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_4.mux_magic_3.VDD
= VDD 7b_counter_0.MDFF_4.tspc2_magic_0.VDD
= VDD 7b_counter_0.MDFF_4.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_0.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_2.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD
= VDD 7b_counter_0.MDFF_0.mux_magic_3.VDD
= VDD 7b_counter_0.MDFF_0.tspc2_magic_0.VDD
= VDD 7b_counter_0.MDFF_0.VDD
= VDD 7b_counter_0.VDD
= VDD DFF_magic_0.inverter_magic_2.VDD
= VDD DFF_magic_0.inverter_magic_3.VDD
= VDD DFF_magic_0.inverter_magic_4.VDD
= VDD DFF_magic_0.inverter_magic_5.VDD
= VDD DFF_magic_0.inverter_magic_6.VDD
= VDD DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD DFF_magic_0.tg_magic_0.VDD
= VDD DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD DFF_magic_0.tg_magic_1.VDD
= VDD DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD DFF_magic_0.tg_magic_2.VDD
= VDD DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD DFF_magic_0.tg_magic_3.VDD
= VDD DFF_magic_0.VDD
= VDD divide_by_2_0.inverter_magic_2.VDD
= VDD divide_by_2_0.inverter_magic_3.VDD
= VDD divide_by_2_0.inverter_magic_4.VDD
= VDD divide_by_2_0.inverter_magic_5.VDD
= VDD divide_by_2_0.inverter_magic_6.VDD
= VDD divide_by_2_0.tg_magic_0.inverter_magic_0.VDD
= VDD divide_by_2_0.tg_magic_0.VDD
= VDD divide_by_2_0.tg_magic_1.inverter_magic_0.VDD
= VDD divide_by_2_0.tg_magic_1.VDD
= VDD divide_by_2_0.tg_magic_2.inverter_magic_0.VDD
= VDD divide_by_2_0.tg_magic_2.VDD
= VDD divide_by_2_0.tg_magic_3.inverter_magic_0.VDD
= VDD divide_by_2_0.tg_magic_3.VDD
= VDD divide_by_2_0.VDD
= VDD divide_by_2_1.inverter_magic_2.VDD
= VDD divide_by_2_1.inverter_magic_3.VDD
= VDD divide_by_2_1.inverter_magic_4.VDD
= VDD divide_by_2_1.inverter_magic_5.VDD
= VDD divide_by_2_1.inverter_magic_6.VDD
= VDD divide_by_2_1.tg_magic_0.inverter_magic_0.VDD
= VDD divide_by_2_1.tg_magic_0.VDD
= VDD divide_by_2_1.tg_magic_1.inverter_magic_0.VDD
= VDD divide_by_2_1.tg_magic_1.VDD
= VDD divide_by_2_1.tg_magic_2.inverter_magic_0.VDD
= VDD divide_by_2_1.tg_magic_2.VDD
= VDD divide_by_2_1.tg_magic_3.inverter_magic_0.VDD
= VDD divide_by_2_1.tg_magic_3.VDD
= VDD divide_by_2_1.VDD
= VDD mux_magic_0.AND2_magic_0.VDD
= VDD mux_magic_0.AND2_magic_1.VDD
= VDD mux_magic_0.OR_magic_0.VDD
= VDD mux_magic_0.VDD
= VDD OR_magic_1.VDD
= VDD OR_magic_2.VDD
= VDD p2_gen_magic_0.AND2_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD
= VDD p2_gen_magic_0.xnor_magic_2.VDD
= VDD p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD
= VDD p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD
= VDD p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD
= VDD p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD
= VDD p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD
= VDD p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD
= VDD p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD
= VDD p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD
= VDD p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD
= VDD p2_gen_magic_0.DFF_magic_0.VDD
= VDD p2_gen_magic_0.AND2_magic_1.VDD
= VDD p2_gen_magic_0.3_inp_AND_magic_1.VDD
= VDD p2_gen_magic_0.3_inp_AND_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD
= VDD p2_gen_magic_0.xnor_magic_6.VDD
= VDD p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD
= VDD p2_gen_magic_0.xnor_magic_5.VDD
= VDD p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD
= VDD p2_gen_magic_0.xnor_magic_4.VDD
= VDD p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD
= VDD p2_gen_magic_0.xnor_magic_3.VDD
= VDD p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD
= VDD p2_gen_magic_0.xnor_magic_1.VDD
= VDD p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD
= VDD p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD
= VDD p2_gen_magic_0.xnor_magic_0.VDD
= VDD p2_gen_magic_0.VDD
= VDD p3_gen_magic_0.inverter_magic_0.VDD
= VDD p3_gen_magic_0.AND2_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD
= VDD p3_gen_magic_0.xnor_magic_2.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD
= VDD p3_gen_magic_0.neg_DFF_magic_0.VDD
= VDD p3_gen_magic_0.AND2_magic_1.VDD
= VDD p3_gen_magic_0.3_inp_AND_magic_1.VDD
= VDD p3_gen_magic_0.3_inp_AND_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD
= VDD p3_gen_magic_0.xnor_magic_6.VDD
= VDD p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD
= VDD p3_gen_magic_0.xnor_magic_5.VDD
= VDD p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD
= VDD p3_gen_magic_0.xnor_magic_4.VDD
= VDD p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD
= VDD p3_gen_magic_0.xnor_magic_3.VDD
= VDD p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD
= VDD p3_gen_magic_0.xnor_magic_1.VDD
= VDD p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD
= VDD p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD
= VDD p3_gen_magic_0.xnor_magic_0.VDD
= VDD p3_gen_magic_0.VDD
R VSS 33239
= VSS 7b_counter_0.inverter_magic_0.VSS
= VSS 7b_counter_0.DFF_magic_0.inverter_magic_2.VSS
= VSS 7b_counter_0.DFF_magic_0.inverter_magic_3.VSS
= VSS 7b_counter_0.DFF_magic_0.inverter_magic_4.VSS
= VSS 7b_counter_0.DFF_magic_0.inverter_magic_5.VSS
= VSS 7b_counter_0.DFF_magic_0.inverter_magic_6.VSS
= VSS 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS 7b_counter_0.DFF_magic_0.tg_magic_0.VSS
= VSS 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS 7b_counter_0.DFF_magic_0.tg_magic_1.VSS
= VSS 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS 7b_counter_0.DFF_magic_0.tg_magic_2.VSS
= VSS 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS 7b_counter_0.DFF_magic_0.tg_magic_3.VSS
= VSS 7b_counter_0.DFF_magic_0.VSS
= VSS 7b_counter_0.buffer_magic_2.VSS
= VSS 7b_counter_0.buffer_magic_1.VSS
= VSS 7b_counter_0.buffer_magic_0.VSS
= VSS 7b_counter_0.NOR_gate_1.VSS
= VSS 7b_counter_0.NOR_gate_0.VSS
= VSS 7b_counter_0.NAND_magic_0.VSS
= VSS 7b_counter_0.3_inp_NOR_0.VSS
= VSS 7b_counter_0.3_inp_AND_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_2.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.mux_magic_3.VSS
= VSS 7b_counter_0.MDFF_6.tspc2_magic_0.VSS
= VSS 7b_counter_0.MDFF_6.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_0.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_2.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_5.mux_magic_3.VSS
= VSS 7b_counter_0.MDFF_5.tspc2_magic_0.VSS
= VSS 7b_counter_0.MDFF_5.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_0.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_2.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_3.mux_magic_3.VSS
= VSS 7b_counter_0.MDFF_3.tspc2_magic_0.VSS
= VSS 7b_counter_0.MDFF_3.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_0.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_2.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_7.mux_magic_3.VSS
= VSS 7b_counter_0.MDFF_7.tspc2_magic_0.VSS
= VSS 7b_counter_0.MDFF_7.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_0.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_2.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_1.mux_magic_3.VSS
= VSS 7b_counter_0.MDFF_1.tspc2_magic_0.VSS
= VSS 7b_counter_0.MDFF_1.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_0.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_2.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_4.mux_magic_3.VSS
= VSS 7b_counter_0.MDFF_4.tspc2_magic_0.VSS
= VSS 7b_counter_0.MDFF_4.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_0.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_2.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS
= VSS 7b_counter_0.MDFF_0.mux_magic_3.VSS
= VSS 7b_counter_0.MDFF_0.tspc2_magic_0.VSS
= VSS 7b_counter_0.MDFF_0.VSS
= VSS 7b_counter_0.VSS
= VSS DFF_magic_0.inverter_magic_2.VSS
= VSS DFF_magic_0.inverter_magic_3.VSS
= VSS DFF_magic_0.inverter_magic_4.VSS
= VSS DFF_magic_0.inverter_magic_5.VSS
= VSS DFF_magic_0.inverter_magic_6.VSS
= VSS DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS DFF_magic_0.tg_magic_0.VSS
= VSS DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS DFF_magic_0.tg_magic_1.VSS
= VSS DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS DFF_magic_0.tg_magic_2.VSS
= VSS DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS DFF_magic_0.tg_magic_3.VSS
= VSS DFF_magic_0.VSS
= VSS divide_by_2_0.inverter_magic_2.VSS
= VSS divide_by_2_0.inverter_magic_3.VSS
= VSS divide_by_2_0.inverter_magic_4.VSS
= VSS divide_by_2_0.inverter_magic_5.VSS
= VSS divide_by_2_0.inverter_magic_6.VSS
= VSS divide_by_2_0.tg_magic_0.inverter_magic_0.VSS
= VSS divide_by_2_0.tg_magic_0.VSS
= VSS divide_by_2_0.tg_magic_1.inverter_magic_0.VSS
= VSS divide_by_2_0.tg_magic_1.VSS
= VSS divide_by_2_0.tg_magic_2.inverter_magic_0.VSS
= VSS divide_by_2_0.tg_magic_2.VSS
= VSS divide_by_2_0.tg_magic_3.inverter_magic_0.VSS
= VSS divide_by_2_0.tg_magic_3.VSS
= VSS divide_by_2_0.VSS
= VSS divide_by_2_1.inverter_magic_2.VSS
= VSS divide_by_2_1.inverter_magic_3.VSS
= VSS divide_by_2_1.inverter_magic_4.VSS
= VSS divide_by_2_1.inverter_magic_5.VSS
= VSS divide_by_2_1.inverter_magic_6.VSS
= VSS divide_by_2_1.tg_magic_0.inverter_magic_0.VSS
= VSS divide_by_2_1.tg_magic_0.VSS
= VSS divide_by_2_1.tg_magic_1.inverter_magic_0.VSS
= VSS divide_by_2_1.tg_magic_1.VSS
= VSS divide_by_2_1.tg_magic_2.inverter_magic_0.VSS
= VSS divide_by_2_1.tg_magic_2.VSS
= VSS divide_by_2_1.tg_magic_3.inverter_magic_0.VSS
= VSS divide_by_2_1.tg_magic_3.VSS
= VSS divide_by_2_1.VSS
= VSS mux_magic_0.AND2_magic_0.VSS
= VSS mux_magic_0.AND2_magic_1.VSS
= VSS mux_magic_0.OR_magic_0.VSS
= VSS mux_magic_0.VSS
= VSS OR_magic_1.VSS
= VSS OR_magic_2.VSS
= VSS p2_gen_magic_0.AND2_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS
= VSS p2_gen_magic_0.xnor_magic_2.VSS
= VSS p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS
= VSS p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS
= VSS p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS
= VSS p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS
= VSS p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS
= VSS p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS
= VSS p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS
= VSS p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS
= VSS p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS
= VSS p2_gen_magic_0.DFF_magic_0.VSS
= VSS p2_gen_magic_0.AND2_magic_1.VSS
= VSS p2_gen_magic_0.3_inp_AND_magic_1.VSS
= VSS p2_gen_magic_0.3_inp_AND_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS
= VSS p2_gen_magic_0.xnor_magic_6.VSS
= VSS p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS
= VSS p2_gen_magic_0.xnor_magic_5.VSS
= VSS p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS
= VSS p2_gen_magic_0.xnor_magic_4.VSS
= VSS p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS
= VSS p2_gen_magic_0.xnor_magic_3.VSS
= VSS p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS
= VSS p2_gen_magic_0.xnor_magic_1.VSS
= VSS p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS
= VSS p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS
= VSS p2_gen_magic_0.xnor_magic_0.VSS
= VSS p2_gen_magic_0.VSS
= VSS p3_gen_magic_0.inverter_magic_0.VSS
= VSS p3_gen_magic_0.AND2_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS
= VSS p3_gen_magic_0.xnor_magic_2.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS
= VSS p3_gen_magic_0.neg_DFF_magic_0.VSS
= VSS p3_gen_magic_0.AND2_magic_1.VSS
= VSS p3_gen_magic_0.3_inp_AND_magic_1.VSS
= VSS p3_gen_magic_0.3_inp_AND_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS
= VSS p3_gen_magic_0.xnor_magic_6.VSS
= VSS p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS
= VSS p3_gen_magic_0.xnor_magic_5.VSS
= VSS p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS
= VSS p3_gen_magic_0.xnor_magic_4.VSS
= VSS p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS
= VSS p3_gen_magic_0.xnor_magic_3.VSS
= VSS p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS
= VSS p3_gen_magic_0.xnor_magic_1.VSS
= VSS p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS
= VSS p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS
= VSS p3_gen_magic_0.xnor_magic_0.VSS
= VSS p3_gen_magic_0.VSS
R a_12174_n8579# 90
R a_8523_n8579# 90
R a_5036_n8579# 90
R a_1541_n8579# 90
R a_16386_n8142# 46
R a_14756_n8142# 46
R a_16186_n8142# 205
R a_14556_n8142# 205
R a_12174_n8095# 90
R a_8523_n8095# 90
R a_5036_n8095# 90
R a_12590_n7648# 14
R p3_gen_magic_0.AND2_magic_1.A 295
= p3_gen_magic_0.AND2_magic_1.A p3_gen_magic_0.xnor_magic_2.OUT
R a_1541_n8095# 90
C a_12174_n7648#0 2.6
R a_12174_n7648# 54
R a_8939_n7648# 14
C p3_gen_magic_0.xnor_magic_6.OUT0 3.6
R p3_gen_magic_0.xnor_magic_6.OUT 230
= p3_gen_magic_0.xnor_magic_6.OUT p3_gen_magic_0.AND2_magic_1.B
R a_8523_n7648# 54
R a_5452_n7648# 14
C p3_gen_magic_0.xnor_magic_5.OUT0 4.1
R p3_gen_magic_0.xnor_magic_5.OUT 310
= p3_gen_magic_0.xnor_magic_5.OUT p3_gen_magic_0.AND2_magic_0.A
R a_5036_n7648# 54
R a_1957_n7648# 14
C p3_gen_magic_0.xnor_magic_1.OUT0 4.8
R p3_gen_magic_0.xnor_magic_1.OUT 241
= p3_gen_magic_0.xnor_magic_1.OUT p3_gen_magic_0.AND2_magic_0.B
R a_1541_n7648# 54
R p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 177
R p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 210
R p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 177
R p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 210
R p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 177
R p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 210
C p3_gen_magic_0.xnor_magic_1.B0 8.0
R p3_gen_magic_0.xnor_magic_1.B 464
= p3_gen_magic_0.xnor_magic_1.B p3_gen_magic_0.inverter_magic_0.VOUT
= p3_gen_magic_0.xnor_magic_1.B p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN
R p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 177
R p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 210
R divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT 175
R divide_by_2_0.tg_magic_2.IN 204
= divide_by_2_0.tg_magic_2.IN divide_by_2_0.inverter_magic_3.VOUT
R divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT 175
R divide_by_2_0.tg_magic_0.IN 204
= divide_by_2_0.tg_magic_0.IN divide_by_2_0.inverter_magic_4.VOUT
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN 204
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VOUT
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN 204
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VOUT
R a_13769_n6613# 110
R a_13553_n6613# 77
R a_11708_n6613# 110
R a_11492_n6613# 77
R a_9059_n6471# 14
R a_8643_n6471# 54
R divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT 175
C divide_by_2_0.tg_magic_1.IN0 3.0
R divide_by_2_0.tg_magic_1.IN 450
= divide_by_2_0.tg_magic_1.IN divide_by_2_0.inverter_magic_4.VIN
= divide_by_2_0.tg_magic_1.IN divide_by_2_0.inverter_magic_6.VOUT
C divide_by_2_0.tg_magic_3.IN0 4.2
R divide_by_2_0.tg_magic_3.IN 626
= divide_by_2_0.tg_magic_3.IN divide_by_2_0.inverter_magic_2.VIN
= divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_1.OUT
= divide_by_2_0.tg_magic_3.IN divide_by_2_0.tg_magic_2.OUT
R a_23352_n6798# 225
R a_5470_n6471# 14
R a_5054_n6471# 54
R a_8643_n6024# 90
R a_1975_n6471# 14
R a_1559_n6471# 54
R a_5054_n6024# 90
R a_1559_n6024# 90
R a_23352_n5390# 157
C divide_by_2_0.tg_magic_3.OUT0 2.6
R divide_by_2_0.tg_magic_3.OUT 485
= divide_by_2_0.tg_magic_3.OUT divide_by_2_0.inverter_magic_6.VIN
= divide_by_2_0.tg_magic_3.OUT divide_by_2_0.tg_magic_0.OUT
R divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT 175
C divide_by_2_0.tg_magic_3.CLK0 7.0
R divide_by_2_0.tg_magic_3.CLK 834
= divide_by_2_0.tg_magic_3.CLK divide_by_2_0.inverter_magic_5.VOUT
= divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_2.inverter_magic_0.VIN
= divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_2.CLK
= divide_by_2_0.tg_magic_3.CLK divide_by_2_0.tg_magic_3.inverter_magic_0.VIN
C OR_magic_2.VOUT0 8.9
R OR_magic_2.VOUT 1105
= OR_magic_2.VOUT divide_by_2_0.inverter_magic_5.VIN
= OR_magic_2.VOUT divide_by_2_0.tg_magic_0.inverter_magic_0.VIN
= OR_magic_2.VOUT divide_by_2_0.tg_magic_0.CLK
= OR_magic_2.VOUT divide_by_2_0.tg_magic_1.inverter_magic_0.VIN
= OR_magic_2.VOUT divide_by_2_0.tg_magic_1.CLK
= OR_magic_2.VOUT divide_by_2_0.CLK
C p3_gen_magic_0.P30 2.8
R p3_gen_magic_0.P3 512
= p3_gen_magic_0.P3 OR_magic_2.B
= p3_gen_magic_0.P3 p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VOUT
= p3_gen_magic_0.P3 p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN
= p3_gen_magic_0.P3 p3_gen_magic_0.neg_DFF_magic_0.Q
C p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT0 3.0
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT 484
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VIN
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.OUT
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN0 3.4
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN 450
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT
C p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK0 6.6
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK 834
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VIN
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VIN
C p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT0 2.4
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT 485
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VIN
= p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.OUT
R p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
R p3_gen_magic_0.3_inp_AND_magic_0.VOUT 307
= p3_gen_magic_0.3_inp_AND_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.IN
= p3_gen_magic_0.3_inp_AND_magic_0.VOUT p3_gen_magic_0.neg_DFF_magic_0.D
R a_13353_n6613# 285
C p3_gen_magic_0.3_inp_AND_magic_0.C0 6.1
R p3_gen_magic_0.3_inp_AND_magic_0.C 200
= p3_gen_magic_0.3_inp_AND_magic_0.C p3_gen_magic_0.AND2_magic_0.OUT
C p3_gen_magic_0.3_inp_AND_magic_0.B0 3.2
R p3_gen_magic_0.3_inp_AND_magic_0.B 192
= p3_gen_magic_0.3_inp_AND_magic_0.B p3_gen_magic_0.AND2_magic_1.OUT
C p3_gen_magic_0.3_inp_AND_magic_0.A0 2.2
R p3_gen_magic_0.3_inp_AND_magic_0.A 392
= p3_gen_magic_0.3_inp_AND_magic_0.A p3_gen_magic_0.3_inp_AND_magic_1.VOUT
R a_8643_n5540# 90
R p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 210
R p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 177
R a_5054_n5540# 90
R p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 210
R p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 177
R a_1559_n5540# 90
R p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 210
R p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 177
R a_11292_n6613# 285
C p3_gen_magic_0.xnor_magic_3.OUT0 3.1
R p3_gen_magic_0.xnor_magic_3.OUT 236
= p3_gen_magic_0.xnor_magic_3.OUT p3_gen_magic_0.3_inp_AND_magic_1.C
C p3_gen_magic_0.xnor_magic_4.OUT0 2.4
R p3_gen_magic_0.xnor_magic_4.OUT 232
= p3_gen_magic_0.xnor_magic_4.OUT p3_gen_magic_0.3_inp_AND_magic_1.B
C p3_gen_magic_0.xnor_magic_0.OUT0 2.9
R p3_gen_magic_0.xnor_magic_0.OUT 279
= p3_gen_magic_0.xnor_magic_0.OUT p3_gen_magic_0.3_inp_AND_magic_1.A
R a_12174_n4081# 90
R a_8523_n4081# 90
R a_5036_n4081# 90
R a_1541_n4081# 90
R a_16386_n3644# 46
R a_14756_n3644# 46
R a_16186_n3644# 205
R a_14556_n3644# 205
R a_12174_n3597# 90
R a_8523_n3597# 90
R a_5036_n3597# 90
R a_12590_n3150# 14
R p2_gen_magic_0.AND2_magic_1.A 295
= p2_gen_magic_0.AND2_magic_1.A p2_gen_magic_0.xnor_magic_2.OUT
R a_1541_n3597# 90
C a_12174_n3150#0 2.6
R a_12174_n3150# 54
R a_8939_n3150# 14
C p2_gen_magic_0.xnor_magic_6.OUT0 3.6
R p2_gen_magic_0.xnor_magic_6.OUT 230
= p2_gen_magic_0.xnor_magic_6.OUT p2_gen_magic_0.AND2_magic_1.B
R a_8523_n3150# 54
R a_5452_n3150# 14
C p2_gen_magic_0.xnor_magic_5.OUT0 2.5
R p2_gen_magic_0.xnor_magic_5.OUT 310
= p2_gen_magic_0.xnor_magic_5.OUT p2_gen_magic_0.AND2_magic_0.A
R a_5036_n3150# 54
R a_1957_n3150# 14
C p2_gen_magic_0.xnor_magic_1.OUT0 4.8
R p2_gen_magic_0.xnor_magic_1.OUT 243
= p2_gen_magic_0.xnor_magic_1.OUT p2_gen_magic_0.AND2_magic_0.B
R a_1541_n3150# 54
R p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT 177
R p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT 210
R p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT 177
R p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT 210
R p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT 177
R p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT 210
R p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT 177
R p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT 210
R a_32816_n2458# 46
R DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R DFF_magic_0.tg_magic_2.IN 204
= DFF_magic_0.tg_magic_2.IN DFF_magic_0.inverter_magic_3.VOUT
R a_32616_n2458# 205
C mux_magic_0.IN20 4.6
R mux_magic_0.IN2 481
= mux_magic_0.IN2 divide_by_2_0.inverter_magic_2.VOUT
= mux_magic_0.IN2 divide_by_2_0.inverter_magic_3.VIN
= mux_magic_0.IN2 divide_by_2_0.Q
= mux_magic_0.IN2 mux_magic_0.AND2_magic_1.B
R DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R DFF_magic_0.tg_magic_0.IN 204
= DFF_magic_0.tg_magic_0.IN DFF_magic_0.inverter_magic_4.VOUT
R p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN 204
= p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VOUT
R p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN 204
= p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VOUT
R a_13769_n2115# 110
R a_13553_n2115# 77
R a_11708_n2115# 110
R a_11492_n2115# 77
R a_9059_n1973# 14
R a_8643_n1973# 54
R a_32816_n1264# 46
R a_34156_n2297# 225
R a_34156_n889# 157
R mux_magic_0.OR_magic_0.B 214
= mux_magic_0.OR_magic_0.B mux_magic_0.AND2_magic_1.OUT
R mux_magic_0.OR_magic_0.A 192
= mux_magic_0.OR_magic_0.A mux_magic_0.AND2_magic_0.OUT
R a_5470_n1973# 14
R a_5054_n1973# 54
R a_8643_n1526# 90
R a_1975_n1973# 14
R a_1559_n1973# 54
R a_5054_n1526# 90
R a_1559_n1526# 90
R a_32616_n1264# 205
R mux_magic_0.AND2_magic_0.A 391
C DFF_magic_0.tg_magic_2.OUT0 2.6
R DFF_magic_0.tg_magic_2.OUT 484
= DFF_magic_0.tg_magic_2.OUT DFF_magic_0.inverter_magic_2.VIN
= DFF_magic_0.tg_magic_2.OUT DFF_magic_0.tg_magic_1.OUT
R DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C DFF_magic_0.tg_magic_1.IN0 3.1
R DFF_magic_0.tg_magic_1.IN 450
= DFF_magic_0.tg_magic_1.IN DFF_magic_0.inverter_magic_4.VIN
= DFF_magic_0.tg_magic_1.IN DFF_magic_0.inverter_magic_6.VOUT
C DFF_magic_0.tg_magic_3.OUT0 2.6
R DFF_magic_0.tg_magic_3.OUT 485
= DFF_magic_0.tg_magic_3.OUT DFF_magic_0.inverter_magic_6.VIN
= DFF_magic_0.tg_magic_3.OUT DFF_magic_0.tg_magic_0.OUT
R DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C DFF_magic_0.tg_magic_3.CLK0 6.1
R DFF_magic_0.tg_magic_3.CLK 834
= DFF_magic_0.tg_magic_3.CLK DFF_magic_0.inverter_magic_5.VOUT
= DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_2.CLK
= DFF_magic_0.tg_magic_3.CLK DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
C p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT0 2.7
R p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT 484
= p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VIN
= p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_1.OUT
R p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN0 3.2
R p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN 450
= p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VIN
= p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VOUT
C p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT0 2.4
R p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT 485
= p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VIN
= p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT p2_gen_magic_0.DFF_magic_0.tg_magic_0.OUT
R p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK0 6.7
R p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK 834
= p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VOUT
= p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK
= p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
R p2_gen_magic_0.3_inp_AND_magic_0.VOUT 307
= p2_gen_magic_0.3_inp_AND_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.tg_magic_3.IN
= p2_gen_magic_0.3_inp_AND_magic_0.VOUT p2_gen_magic_0.DFF_magic_0.D
R a_13353_n2115# 285
C p2_gen_magic_0.3_inp_AND_magic_0.C0 5.3
R p2_gen_magic_0.3_inp_AND_magic_0.C 200
= p2_gen_magic_0.3_inp_AND_magic_0.C p2_gen_magic_0.AND2_magic_0.OUT
C p2_gen_magic_0.3_inp_AND_magic_0.B0 3.3
R p2_gen_magic_0.3_inp_AND_magic_0.B 192
= p2_gen_magic_0.3_inp_AND_magic_0.B p2_gen_magic_0.AND2_magic_1.OUT
C p2_gen_magic_0.3_inp_AND_magic_0.A0 2.2
R p2_gen_magic_0.3_inp_AND_magic_0.A 392
= p2_gen_magic_0.3_inp_AND_magic_0.A p2_gen_magic_0.3_inp_AND_magic_1.VOUT
R a_8643_n1042# 90
R p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT 210
R p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT 177
R a_5054_n1042# 90
R p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT 210
R p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT 177
R a_1559_n1042# 90
R p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT 210
R p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT 177
R a_11292_n2115# 285
C p2_gen_magic_0.xnor_magic_3.OUT0 3.1
R p2_gen_magic_0.xnor_magic_3.OUT 236
= p2_gen_magic_0.xnor_magic_3.OUT p2_gen_magic_0.3_inp_AND_magic_1.C
C p2_gen_magic_0.xnor_magic_4.OUT0 2.6
R p2_gen_magic_0.xnor_magic_4.OUT 232
= p2_gen_magic_0.xnor_magic_4.OUT p2_gen_magic_0.3_inp_AND_magic_1.B
C p2_gen_magic_0.xnor_magic_0.OUT0 2.8
R p2_gen_magic_0.xnor_magic_0.OUT 279
= p2_gen_magic_0.xnor_magic_0.OUT p2_gen_magic_0.3_inp_AND_magic_1.A
R divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT 175
R divide_by_2_1.tg_magic_2.IN 204
= divide_by_2_1.tg_magic_2.IN divide_by_2_1.inverter_magic_3.VOUT
R divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT 175
R a_27778_1059# 46
R divide_by_2_1.tg_magic_0.IN 204
= divide_by_2_1.tg_magic_0.IN divide_by_2_1.inverter_magic_4.VOUT
R a_27234_575# 205
R a_23802_1059# 46
R 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A 391
R a_23258_575# 205
R a_26038_684# 157
R 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A 391
R a_19152_739# 119
R a_16065_1059# 46
R a_15865_1059# 205
R a_22062_684# 157
R a_12931_1059# 46
R a_12387_575# 205
R a_27778_2253# 46
R a_20171_1669# 46
R a_19307_1669# 47
R a_17405_684# 157
R 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A 391
R 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A 391
R a_9412_739# 119
R a_5385_1059# 46
R a_5185_1059# 205
C 7b_counter_0.MDFF_1.QB0 2.1
R 7b_counter_0.MDFF_1.QB 344
= 7b_counter_0.MDFF_1.QB 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.B
= 7b_counter_0.MDFF_1.QB 7b_counter_0.MDFF_1.mux_magic_0.IN1
= 7b_counter_0.MDFF_1.QB 7b_counter_0.MDFF_1.tspc2_magic_0.QB
= 7b_counter_0.MDFF_1.QB 7b_counter_0.MDFF_1.D1
R 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A 192
= 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.OUT
R a_26126_1124# 225
R 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B 214
= 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.OUT
C mux_magic_0.IN10 4.9
R mux_magic_0.IN1 491
= mux_magic_0.IN1 divide_by_2_1.inverter_magic_2.VOUT
= mux_magic_0.IN1 divide_by_2_1.inverter_magic_3.VIN
= mux_magic_0.IN1 divide_by_2_1.Q
= mux_magic_0.IN1 mux_magic_0.AND2_magic_0.B
R a_27234_1769# 205
R a_23802_2253# 46
R a_19152_1223# 261
R a_18891_1669# 186
R a_11191_684# 157
R a_1409_1059# 46
R a_1209_1059# 205
R 7b_counter_0.MDFF_1.tspc2_magic_0.D 328
= 7b_counter_0.MDFF_1.tspc2_magic_0.D 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VOUT
= 7b_counter_0.MDFF_1.tspc2_magic_0.D 7b_counter_0.MDFF_1.mux_magic_0.VOUT
R a_9689_1669# 47
R a_8825_1669# 46
R a_6725_684# 157
R 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A 391
R a_9212_739# 186
R 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A 192
= 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.OUT
R a_22150_1124# 225
R a_17405_2092# 225
R 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A 192
= 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.OUT
R 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B 214
= 7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.OUT
R divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT 175
C divide_by_2_1.tg_magic_1.IN0 3.1
R divide_by_2_1.tg_magic_1.IN 450
= divide_by_2_1.tg_magic_1.IN divide_by_2_1.inverter_magic_4.VIN
= divide_by_2_1.tg_magic_1.IN divide_by_2_1.inverter_magic_6.VOUT
C divide_by_2_1.tg_magic_3.IN0 4.6
R divide_by_2_1.tg_magic_3.IN 626
= divide_by_2_1.tg_magic_3.IN divide_by_2_1.inverter_magic_2.VIN
= divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_1.OUT
= divide_by_2_1.tg_magic_3.IN divide_by_2_1.tg_magic_2.OUT
R a_23258_1769# 205
R 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B 214
= 7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.OUT
R a_16065_2253# 46
R a_12931_2253# 46
R 7b_counter_0.MDFF_4.QB 343
= 7b_counter_0.MDFF_4.QB 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.B
= 7b_counter_0.MDFF_4.QB 7b_counter_0.MDFF_4.mux_magic_0.IN1
= 7b_counter_0.MDFF_4.QB 7b_counter_0.MDFF_4.tspc2_magic_0.QB
= 7b_counter_0.MDFF_4.QB 7b_counter_0.MDFF_4.D1
R a_8713_1625# 261
R a_2749_684# 157
R 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A 391
R 7b_counter_0.MDFF_4.tspc2_magic_0.D 328
= 7b_counter_0.MDFF_4.tspc2_magic_0.D 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VOUT
= 7b_counter_0.MDFF_4.tspc2_magic_0.D 7b_counter_0.MDFF_4.mux_magic_0.VOUT
R 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A 192
= 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.OUT
R a_11279_1124# 225
R a_6725_2092# 225
R 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A 192
= 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.OUT
R 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B 214
= 7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.OUT
R a_15865_2253# 205
R a_12387_1769# 205
R 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B 214
= 7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.OUT
R a_5385_2253# 46
R a_2749_2092# 225
R 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A 192
= 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.OUT
R a_5185_2253# 205
R 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B 214
= 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B 7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.OUT
R a_1409_2253# 46
R a_1209_2253# 205
C divide_by_2_1.tg_magic_3.OUT0 2.7
R divide_by_2_1.tg_magic_3.OUT 485
= divide_by_2_1.tg_magic_3.OUT divide_by_2_1.inverter_magic_6.VIN
= divide_by_2_1.tg_magic_3.OUT divide_by_2_1.tg_magic_0.OUT
R divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT 175
C divide_by_2_1.tg_magic_3.CLK0 7.0
R divide_by_2_1.tg_magic_3.CLK 834
= divide_by_2_1.tg_magic_3.CLK divide_by_2_1.inverter_magic_5.VOUT
= divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_2.inverter_magic_0.VIN
= divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_2.CLK
= divide_by_2_1.tg_magic_3.CLK divide_by_2_1.tg_magic_3.inverter_magic_0.VIN
R a_27778_3363# 46
R a_20041_3363# 46
R a_27234_3319# 205
R a_24536_3947# 47
R a_23672_3947# 46
R a_16065_3363# 46
R a_12931_3363# 46
C OR_magic_1.VOUT0 8.8
R OR_magic_1.VOUT 1106
= OR_magic_1.VOUT divide_by_2_1.inverter_magic_5.VIN
= OR_magic_1.VOUT divide_by_2_1.tg_magic_0.inverter_magic_0.VIN
= OR_magic_1.VOUT divide_by_2_1.tg_magic_0.CLK
= OR_magic_1.VOUT divide_by_2_1.tg_magic_1.inverter_magic_0.VIN
= OR_magic_1.VOUT divide_by_2_1.tg_magic_1.CLK
= OR_magic_1.VOUT divide_by_2_1.CLK
R a_8955_3363# 46
R a_19841_3363# 205
R a_27778_4557# 46
R a_15865_3363# 205
R a_12387_3319# 205
R a_30365_3514# 225
R a_30365_4922# 157
C OR_magic_2.A0 8.6
R OR_magic_2.A 695
= OR_magic_2.A DFF_magic_0.inverter_magic_2.VOUT
= OR_magic_2.A DFF_magic_0.inverter_magic_3.VIN
= OR_magic_2.A DFF_magic_0.Q
= OR_magic_2.A OR_magic_1.A
R a_23560_3728# 261
R a_1409_3363# 46
R a_8411_3319# 205
R a_26126_3480# 225
R a_24259_4877# 119
R a_24059_4877# 186
R a_20041_4557# 46
C 7b_counter_0.MDFF_7.tspc2_magic_0.Q0 2.3
R 7b_counter_0.MDFF_7.tspc2_magic_0.Q 227
= 7b_counter_0.MDFF_7.tspc2_magic_0.Q 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.B
= 7b_counter_0.MDFF_7.tspc2_magic_0.Q 7b_counter_0.MDFF_7.mux_magic_2.IN1
R a_26038_4932# 157
R 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A 391
R a_27234_4513# 205
R 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A 192
= 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.OUT
R 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B 214
= 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.OUT
R 7b_counter_0.MDFF_7.tspc2_magic_0.D 328
= 7b_counter_0.MDFF_7.tspc2_magic_0.D 7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VOUT
= 7b_counter_0.MDFF_7.tspc2_magic_0.D 7b_counter_0.MDFF_7.mux_magic_0.VOUT
R 7b_counter_0.MDFF_7.QB 345
= 7b_counter_0.MDFF_7.QB 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.B
= 7b_counter_0.MDFF_7.QB 7b_counter_0.MDFF_7.mux_magic_0.IN1
= 7b_counter_0.MDFF_7.QB 7b_counter_0.MDFF_7.tspc2_magic_0.QB
= 7b_counter_0.MDFF_7.QB 7b_counter_0.MDFF_7.D1
C 7b_counter_0.MDFF_7.tspc2_magic_0.CLK0 3.6
R 7b_counter_0.MDFF_7.tspc2_magic_0.CLK 604
= 7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VOUT
= 7b_counter_0.MDFF_7.tspc2_magic_0.CLK 7b_counter_0.MDFF_7.mux_magic_3.VOUT
R a_21381_3524# 225
C 7b_counter_0.MDFF_1.tspc2_magic_0.CLK0 3.7
R 7b_counter_0.MDFF_1.tspc2_magic_0.CLK 604
= 7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VOUT
= 7b_counter_0.MDFF_1.tspc2_magic_0.CLK 7b_counter_0.MDFF_1.mux_magic_3.VOUT
R a_16065_4557# 46
R a_5515_3947# 46
R a_4651_3947# 47
R a_21381_4932# 157
R 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B 214
= 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.OUT
R 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A 192
= 7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.OUT
R a_17405_3524# 225
R a_12931_4557# 46
R a_1209_3363# 205
C 7b_counter_0.MDFF_4.tspc2_magic_0.CLK0 3.4
R 7b_counter_0.MDFF_4.tspc2_magic_0.CLK 604
= 7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VOUT
= 7b_counter_0.MDFF_4.tspc2_magic_0.CLK 7b_counter_0.MDFF_4.mux_magic_3.VOUT
R a_17405_4932# 157
R a_19841_4557# 205
C 7b_counter_0.MDFF_1.tspc2_magic_0.Q0 2.5
R 7b_counter_0.MDFF_1.tspc2_magic_0.Q 227
= 7b_counter_0.MDFF_1.tspc2_magic_0.Q 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.B
= 7b_counter_0.MDFF_1.tspc2_magic_0.Q 7b_counter_0.MDFF_1.mux_magic_2.IN1
R 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A 391
R 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B 214
= 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.OUT
R 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A 192
= 7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.OUT
R a_8955_4557# 46
R a_4496_4393# 261
R a_15865_4557# 205
R 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A 391
R a_11279_3480# 225
R a_11191_4932# 157
R 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A 391
R a_12387_4513# 205
R 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A 192
= 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.OUT
R 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B 214
= 7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.OUT
R a_7303_3480# 225
C 7b_counter_0.MDFF_0.tspc2_magic_0.Q0 2.7
R 7b_counter_0.MDFF_0.tspc2_magic_0.Q 227
= 7b_counter_0.MDFF_0.tspc2_magic_0.Q 7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.B
= 7b_counter_0.MDFF_0.tspc2_magic_0.Q 7b_counter_0.MDFF_0.mux_magic_2.IN1
R a_4235_3947# 186
R a_4496_4877# 119
R a_1409_4557# 46
R a_7215_4932# 157
R 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A 391
C 7b_counter_0.MDFF_4.tspc2_magic_0.Q0 2.5
R 7b_counter_0.MDFF_4.tspc2_magic_0.Q 227
= 7b_counter_0.MDFF_4.tspc2_magic_0.Q 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.B
= 7b_counter_0.MDFF_4.tspc2_magic_0.Q 7b_counter_0.MDFF_4.mux_magic_2.IN1
R a_8411_4513# 205
R 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A 192
= 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.OUT
R 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B 214
= 7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.OUT
C 7b_counter_0.MDFF_0.tspc2_magic_0.CLK0 3.5
R 7b_counter_0.MDFF_0.tspc2_magic_0.CLK 604
= 7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VOUT
= 7b_counter_0.MDFF_0.tspc2_magic_0.CLK 7b_counter_0.MDFF_0.mux_magic_3.VOUT
R 7b_counter_0.MDFF_0.tspc2_magic_0.D 328
= 7b_counter_0.MDFF_0.tspc2_magic_0.D 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VOUT
= 7b_counter_0.MDFF_0.tspc2_magic_0.D 7b_counter_0.MDFF_0.mux_magic_0.VOUT
R a_2749_3524# 225
R a_2749_4932# 157
R 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B 214
= 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.OUT
R 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A 192
= 7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.OUT
R a_1209_4557# 205
R 7b_counter_0.MDFF_0.QB 342
= 7b_counter_0.MDFF_0.QB 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.B
= 7b_counter_0.MDFF_0.QB 7b_counter_0.MDFF_0.mux_magic_0.IN1
= 7b_counter_0.MDFF_0.QB 7b_counter_0.MDFF_0.tspc2_magic_0.QB
= 7b_counter_0.MDFF_0.QB 7b_counter_0.MDFF_0.D1
R 7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A 391
R 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT 175
R 7b_counter_0.DFF_magic_0.tg_magic_2.IN 204
= 7b_counter_0.DFF_magic_0.tg_magic_2.IN 7b_counter_0.DFF_magic_0.inverter_magic_3.VOUT
R 7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT 175
R 7b_counter_0.DFF_magic_0.tg_magic_0.IN 204
= 7b_counter_0.DFF_magic_0.tg_magic_0.IN 7b_counter_0.DFF_magic_0.inverter_magic_4.VOUT
R a_23793_5904# 196
R a_21504_5904# 196
R a_19152_5956# 119
R a_16065_6276# 46
R a_15865_6276# 205
R a_12931_6276# 46
R a_12387_5792# 205
R a_20171_6886# 46
R a_19307_6886# 47
R a_17405_5901# 157
R 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A 391
R 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A 391
R a_9412_5956# 119
R a_5385_6275# 46
R a_5185_6275# 205
R 7b_counter_0.MDFF_6.QB 343
= 7b_counter_0.MDFF_6.QB 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.B
= 7b_counter_0.MDFF_6.QB 7b_counter_0.MDFF_6.mux_magic_0.IN1
= 7b_counter_0.MDFF_6.QB 7b_counter_0.MDFF_6.tspc2_magic_0.QB
= 7b_counter_0.MDFF_6.QB 7b_counter_0.MDFF_6.D1
R a_19152_6440# 261
R a_18891_6886# 186
R a_11191_5901# 157
R a_1409_6275# 46
R a_1209_6275# 205
C 7b_counter_0.DFF_magic_0.tg_magic_2.OUT0 2.6
R 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 484
= 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.DFF_magic_0.inverter_magic_2.VIN
= 7b_counter_0.DFF_magic_0.tg_magic_2.OUT 7b_counter_0.DFF_magic_0.tg_magic_1.OUT
R 7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT 175
C 7b_counter_0.DFF_magic_0.tg_magic_1.IN0 3.0
R 7b_counter_0.DFF_magic_0.tg_magic_1.IN 450
= 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.inverter_magic_4.VIN
= 7b_counter_0.DFF_magic_0.tg_magic_1.IN 7b_counter_0.DFF_magic_0.inverter_magic_6.VOUT
C 7b_counter_0.DFF_magic_0.tg_magic_3.OUT0 2.4
R 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 485
= 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.inverter_magic_6.VIN
= 7b_counter_0.DFF_magic_0.tg_magic_3.OUT 7b_counter_0.DFF_magic_0.tg_magic_0.OUT
R 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT 175
C 7b_counter_0.DFF_magic_0.tg_magic_3.CLK0 6.3
R 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 834
= 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.inverter_magic_5.VOUT
= 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN
= 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_2.CLK
= 7b_counter_0.DFF_magic_0.tg_magic_3.CLK 7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN
R 7b_counter_0.MDFF_6.tspc2_magic_0.D 328
= 7b_counter_0.MDFF_6.tspc2_magic_0.D 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VOUT
= 7b_counter_0.MDFF_6.tspc2_magic_0.D 7b_counter_0.MDFF_6.mux_magic_0.VOUT
R a_9689_6886# 47
R a_8825_6886# 46
R a_6725_5900# 157
R 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A 391
R a_9212_5956# 186
R a_17405_7309# 225
R 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A 192
= 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.OUT
R 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B 214
= 7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.OUT
R a_16065_7470# 46
R a_12931_7470# 46
R 7b_counter_0.MDFF_5.QB 344
= 7b_counter_0.MDFF_5.QB 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.B
= 7b_counter_0.MDFF_5.QB 7b_counter_0.MDFF_5.mux_magic_0.IN1
= 7b_counter_0.MDFF_5.QB 7b_counter_0.MDFF_5.tspc2_magic_0.QB
= 7b_counter_0.MDFF_5.QB 7b_counter_0.MDFF_5.D1
R a_8713_6842# 261
R a_2749_5900# 157
R 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A 391
R 7b_counter_0.MDFF_5.tspc2_magic_0.D 328
= 7b_counter_0.MDFF_5.tspc2_magic_0.D 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VOUT
= 7b_counter_0.MDFF_5.tspc2_magic_0.D 7b_counter_0.MDFF_5.mux_magic_0.VOUT
R 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A 192
= 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.OUT
R a_11279_6341# 225
R a_6725_7308# 225
R 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A 192
= 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.OUT
R 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B 214
= 7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.OUT
R a_15865_7470# 205
R a_12387_6986# 205
R 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B 214
= 7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.OUT
R a_5385_7469# 46
R a_2749_7308# 225
R 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A 192
= 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.OUT
R a_5185_7469# 205
R 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B 214
= 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B 7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.OUT
R a_1409_7469# 46
R a_1209_7469# 205
R a_24401_7877# 110
R a_24185_7877# 77
R a_23207_5885# 185
R a_22991_5885# 185
R a_20041_8580# 46
R a_16065_8580# 46
R a_12931_8580# 46
R a_23985_7877# 285
C 7b_counter_0.3_inp_AND_magic_0.C0 2.6
R 7b_counter_0.3_inp_AND_magic_0.C 399
= 7b_counter_0.3_inp_AND_magic_0.C 7b_counter_0.3_inp_NOR_0.VOUT
R 7b_counter_0.3_inp_AND_magic_0.B 221
= 7b_counter_0.3_inp_AND_magic_0.B 7b_counter_0.NOR_gate_0.VOUT
C 7b_counter_0.3_inp_AND_magic_0.A0 4.6
R 7b_counter_0.3_inp_AND_magic_0.A 276
= 7b_counter_0.3_inp_AND_magic_0.A 7b_counter_0.NOR_gate_1.VOUT
C 7b_counter_0.MDFF_4.LD0 35.2
R 7b_counter_0.MDFF_4.LD 5167
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_0.SEL
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_2.SEL
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.mux_magic_3.SEL
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_7.LD
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_0.SEL
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_2.SEL
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.mux_magic_3.SEL
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_1.LD
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_0.SEL
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_2.SEL
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A
= 7b_counter_0.MDFF_4.LD 7b_counter_0.MDFF_4.mux_magic_3.SEL
R a_8955_8580# 46
R a_19841_8580# 205
R a_31440_8496# 484
R a_29512_8496# 484
R a_27567_8496# 484
R a_15865_8580# 205
R a_12387_8536# 205
C DFF_magic_0.D0 8.9
R DFF_magic_0.D 1202
= DFF_magic_0.D 7b_counter_0.inverter_magic_0.VOUT
= DFF_magic_0.D 7b_counter_0.LD
= DFF_magic_0.D DFF_magic_0.tg_magic_3.IN
R a_1409_8579# 46
R a_8411_8536# 205
R a_20041_9774# 46
R a_24003_10051# 81
R a_21381_8741# 225
C 7b_counter_0.MDFF_6.tspc2_magic_0.CLK0 3.7
R 7b_counter_0.MDFF_6.tspc2_magic_0.CLK 604
= 7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VOUT
= 7b_counter_0.MDFF_6.tspc2_magic_0.CLK 7b_counter_0.MDFF_6.mux_magic_3.VOUT
R a_16065_9774# 46
R a_5515_9163# 46
R a_4651_9163# 47
R a_21381_10149# 157
R 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B 214
= 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.OUT
R 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A 192
= 7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.OUT
R a_17405_8741# 225
R a_12931_9774# 46
R a_1209_8579# 205
C 7b_counter_0.MDFF_5.tspc2_magic_0.CLK0 3.5
R 7b_counter_0.MDFF_5.tspc2_magic_0.CLK 604
= 7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VOUT
= 7b_counter_0.MDFF_5.tspc2_magic_0.CLK 7b_counter_0.MDFF_5.mux_magic_3.VOUT
R a_17405_10149# 157
R a_19841_9774# 205
C 7b_counter_0.MDFF_6.tspc2_magic_0.Q0 2.6
R 7b_counter_0.MDFF_6.tspc2_magic_0.Q 227
= 7b_counter_0.MDFF_6.tspc2_magic_0.Q 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.B
= 7b_counter_0.MDFF_6.tspc2_magic_0.Q 7b_counter_0.MDFF_6.mux_magic_2.IN1
R 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A 391
R 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B 214
= 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.OUT
R 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A 192
= 7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.OUT
R a_8955_9774# 46
R a_4496_9609# 261
R a_15865_9774# 205
R 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A 391
R a_11279_8697# 225
R a_11191_10149# 157
R 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A 391
R a_12387_9730# 205
R 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A 192
= 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.OUT
R 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B 214
= 7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.OUT
C 7b_counter_0.MDFF_5.LD0 23.6
R 7b_counter_0.MDFF_5.LD 3489
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_0.SEL
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_2.SEL
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.mux_magic_3.SEL
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_6.LD
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_0.SEL
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_2.SEL
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A
= 7b_counter_0.MDFF_5.LD 7b_counter_0.MDFF_5.mux_magic_3.SEL
R a_7303_8697# 225
C 7b_counter_0.MDFF_3.tspc2_magic_0.Q0 2.6
R 7b_counter_0.MDFF_3.tspc2_magic_0.Q 227
= 7b_counter_0.MDFF_3.tspc2_magic_0.Q 7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.B
= 7b_counter_0.MDFF_3.tspc2_magic_0.Q 7b_counter_0.MDFF_3.mux_magic_2.IN1
R a_4235_9163# 186
R a_4496_10093# 119
R a_1409_9773# 46
R a_7215_10149# 157
R 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A 391
C 7b_counter_0.MDFF_5.tspc2_magic_0.Q0 2.4
R 7b_counter_0.MDFF_5.tspc2_magic_0.Q 227
= 7b_counter_0.MDFF_5.tspc2_magic_0.Q 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.B
= 7b_counter_0.MDFF_5.tspc2_magic_0.Q 7b_counter_0.MDFF_5.mux_magic_2.IN1
R a_8411_9730# 205
R 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A 192
= 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.OUT
R 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B 214
= 7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B 7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.OUT
C 7b_counter_0.MDFF_3.tspc2_magic_0.CLK0 3.6
R 7b_counter_0.MDFF_3.tspc2_magic_0.CLK 604
= 7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VOUT
= 7b_counter_0.MDFF_3.tspc2_magic_0.CLK 7b_counter_0.MDFF_3.mux_magic_3.VOUT
R 7b_counter_0.MDFF_3.tspc2_magic_0.D 328
= 7b_counter_0.MDFF_3.tspc2_magic_0.D 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VOUT
= 7b_counter_0.MDFF_3.tspc2_magic_0.D 7b_counter_0.MDFF_3.mux_magic_0.VOUT
R a_2749_8740# 225
R a_2749_10148# 157
R 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B 214
= 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.OUT
R 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A 192
= 7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.OUT
R a_1209_9773# 205
C 7b_counter_0.MDFF_3.QB0 2.1
R 7b_counter_0.MDFF_3.QB 341
= 7b_counter_0.MDFF_3.QB 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.B
= 7b_counter_0.MDFF_3.QB 7b_counter_0.MDFF_3.mux_magic_0.IN1
= 7b_counter_0.MDFF_3.QB 7b_counter_0.MDFF_3.tspc2_magic_0.QB
= 7b_counter_0.MDFF_3.QB 7b_counter_0.MDFF_3.D1
R 7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A 391
C 7b_counter_0.NAND_magic_0.VOUT0 2.5
R 7b_counter_0.NAND_magic_0.VOUT 211
= 7b_counter_0.NAND_magic_0.VOUT 7b_counter_0.DFF_magic_0.tg_magic_3.IN
= 7b_counter_0.NAND_magic_0.VOUT 7b_counter_0.DFF_magic_0.D
C 7b_counter_0.3_inp_AND_magic_0.VOUT0 2.7
R 7b_counter_0.3_inp_AND_magic_0.VOUT 344
= 7b_counter_0.3_inp_AND_magic_0.VOUT 7b_counter_0.NAND_magic_0.B
C 7b_counter_0.NAND_magic_0.A0 10.3
R 7b_counter_0.NAND_magic_0.A 764
= 7b_counter_0.NAND_magic_0.A 7b_counter_0.inverter_magic_0.VIN
= 7b_counter_0.NAND_magic_0.A 7b_counter_0.DFF_magic_0.inverter_magic_2.VOUT
= 7b_counter_0.NAND_magic_0.A 7b_counter_0.DFF_magic_0.inverter_magic_3.VIN
= 7b_counter_0.NAND_magic_0.A 7b_counter_0.DFF_magic_0.Q
