[Inputs]
CLK
write_left
write_right
=write_data[15:0]=
[Outputs]
AUD_MCLK
AUD_LRCK
AUD_SCK
AUD_SDIN
[BiDir]
[ATTRIBUTES]
VeriModel SoundDriver

