module control_unit(
	input [5:0] opcode,
	input [5:0] funct,
	output mem_to_reg,
	output mem_write,
	output branch,
	output alu_control,
	output alu_src,
	output reg_dst,
	output reg_write
);

endmodule
