Analysis & Synthesis report for top_module
Tue Nov 21 23:56:50 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Source assignments for ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated
 13. Parameter Settings for User Entity Instance: ram1:mem|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "write_mem:write"
 16. Port Connectivity Checks: "ram1:mem"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 21 23:56:50 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; top_module                                  ;
; Top-level Entity Name           ; top_module                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 64                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_module         ; top_module         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; top_module.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv          ;         ;
; ram1.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v                 ;         ;
; write_mem.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/write_mem.sv           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_fqo1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf ;         ;
; ram_data1.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram_data1.mif          ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/decode_7la.tdf      ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/decode_01a.tdf      ;         ;
; db/mux_4hb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/mux_4hb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 1     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 1     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 1     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 50    ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 64    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; ~GND  ;
; Maximum fan-out                             ; 32    ;
; Total fan-out                               ; 147   ;
; Average fan-out                             ; 1.11  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; |top_module                               ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 50   ; 0            ; |top_module                                                                         ; top_module      ; work         ;
;    |ram1:mem|                             ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |top_module|ram1:mem                                                                ; ram1            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |top_module|ram1:mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_fqo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated ; altsyncram_fqo1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+---------------+
; ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 20000        ; 32           ; --           ; --           ; 640000 ; ram_data1.mif ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top_module|ram1:mem ; ram1.v          ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+--------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                              ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------+----------------------------------------+
; ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|address_reg_a[0,1] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                      ;                                        ;
+--------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Signed Integer            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer            ;
; NUMWORDS_A                         ; 20000                ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; ram_data1.mif        ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_fqo1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; ram1:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 20000                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_mem:write"                                                                                                          ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; addr ; Output ; Warning  ; Output or bidir port (15 bits) is wider than the port expression (8 bits) it drives; bit(s) "addr[14..8]" have no fanouts ;
; addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; data ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "data[31..8]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram1:mem"                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data[31..8]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 50                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 21 23:56:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FiltrosImagenARM -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_module.sv
    Info (12023): Found entity 1: top_module File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1 File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v Line: 39
Warning (10229): Verilog HDL Expression warning at write_mem.sv(11): truncated literal to match 14 bits File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/write_mem.sv Line: 11
Warning (10229): Verilog HDL Expression warning at write_mem.sv(17): truncated literal to match 14 bits File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/write_mem.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file write_mem.sv
    Info (12023): Found entity 1: write_mem File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/write_mem.sv Line: 1
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "ram1" for hierarchy "ram1:mem" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 10
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1:mem|altsyncram:altsyncram_component" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v Line: 85
Info (12130): Elaborated megafunction instantiation "ram1:mem|altsyncram:altsyncram_component" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v Line: 85
Info (12133): Instantiated megafunction "ram1:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram_data1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fqo1.tdf
    Info (12023): Found entity 1: altsyncram_fqo1 File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_fqo1" for hierarchy "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|decode_7la:decode3" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|decode_01a:rden_decode" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|mux_4hb:mux2" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 45
Info (12128): Elaborating entity "write_mem" for hierarchy "write_mem:write" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 11
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a32" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 814
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a33" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 838
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a34" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 862
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a35" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 886
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a36" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 910
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a37" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 934
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a38" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 958
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a39" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 982
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a40" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1006
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a41" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1030
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a42" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1054
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a43" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1078
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a44" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1102
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a45" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1126
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a46" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1150
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a47" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1174
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a48" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1198
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a49" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1222
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a50" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1246
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a51" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1270
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a52" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1294
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a53" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1318
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a54" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1342
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a55" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1366
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a56" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1390
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a57" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1414
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a58" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1438
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a59" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1462
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a60" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1486
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a61" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1510
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a62" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1534
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a63" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1558
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a64" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1582
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a65" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1606
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a66" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1630
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a67" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1654
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a68" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1678
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a69" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1702
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a70" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1726
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a71" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1750
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a72" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1774
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a73" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1798
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a74" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1822
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a75" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1846
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a76" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1870
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a77" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1894
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a78" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1918
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a79" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1942
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a80" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1966
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a81" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 1990
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a82" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2014
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a83" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2038
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a84" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2062
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a85" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2086
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a86" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2110
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a87" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2134
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a88" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2158
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a89" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2182
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a90" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2206
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a91" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2230
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a92" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2254
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a93" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2278
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a94" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2302
        Warning (14320): Synthesized away node "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a95" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 2326
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "address[0]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[1]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[2]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[3]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[4]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[5]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[6]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[7]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[8]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[9]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[10]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[11]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[12]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[13]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
    Warning (13410): Pin "address[14]" is stuck at GND File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 4
Info (17036): Removed 12 MSB VCC or GND address nodes from RAM block "ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ALTSYNCRAM" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf Line: 46
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv Line: 1
Info (21057): Implemented 83 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 1 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Tue Nov 21 23:56:50 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:17


