
Project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08008bc0  08008bc0  00018bc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fec  08008fec  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008fec  08008fec  00018fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ff4  08008ff4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ff4  08008ff4  00018ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ff8  08008ff8  00018ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008ffc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  200001dc  080091d8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  080091d8  0002032c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ca4  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002446  00000000  00000000  00031eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  000342f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f08  00000000  00000000  000352e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027df3  00000000  00000000  000361f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012787  00000000  00000000  0005dfe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f59c1  00000000  00000000  0007076a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016612b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000539c  00000000  00000000  0016617c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ba8 	.word	0x08008ba8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08008ba8 	.word	0x08008ba8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2b0a      	cmp	r3, #10
 8000eb8:	d102      	bne.n	8000ec0 <__io_putchar+0x14>
    __io_putchar('\r');
 8000eba:	200d      	movs	r0, #13
 8000ebc:	f7ff fff6 	bl	8000eac <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000ec0:	1d39      	adds	r1, r7, #4
 8000ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4803      	ldr	r0, [pc, #12]	; (8000ed8 <__io_putchar+0x2c>)
 8000eca:	f004 f863 	bl	8004f94 <HAL_UART_Transmit>

  return 1;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000290 	.word	0x20000290

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee2:	f000 fcf4 	bl	80018ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee6:	f000 f841 	bl	8000f6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eea:	f000 fa3b 	bl	8001364 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eee:	f000 fa09 	bl	8001304 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000ef2:	f000 f88d 	bl	8001010 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000ef6:	f000 f95b 	bl	80011b0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Infinite loop */
  	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000efa:	2100      	movs	r1, #0
 8000efc:	4818      	ldr	r0, [pc, #96]	; (8000f60 <main+0x84>)
 8000efe:	f002 fde7 	bl	8003ad0 <HAL_TIM_IC_Start>
  	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8000f02:	2104      	movs	r1, #4
 8000f04:	4816      	ldr	r0, [pc, #88]	; (8000f60 <main+0x84>)
 8000f06:	f002 fde3 	bl	8003ad0 <HAL_TIM_IC_Start>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000f0a:	2108      	movs	r1, #8
 8000f0c:	4814      	ldr	r0, [pc, #80]	; (8000f60 <main+0x84>)
 8000f0e:	f002 fc77 	bl	8003800 <HAL_TIM_PWM_Start>
  	HAL_Delay(1000);
 8000f12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f16:	f000 fd4f 	bl	80019b8 <HAL_Delay>

  	while (1)
  	{
  		uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4810      	ldr	r0, [pc, #64]	; (8000f60 <main+0x84>)
 8000f1e:	f003 f94d 	bl	80041bc <HAL_TIM_ReadCapturedValue>
 8000f22:	6078      	str	r0, [r7, #4]
  		uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 8000f24:	2104      	movs	r1, #4
 8000f26:	480e      	ldr	r0, [pc, #56]	; (8000f60 <main+0x84>)
 8000f28:	f003 f948 	bl	80041bc <HAL_TIM_ReadCapturedValue>
 8000f2c:	6038      	str	r0, [r7, #0]
  		printf("%.1f cm\n", (stop - start) / 58.0f);
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	ee07 3a90 	vmov	s15, r3
 8000f38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f3c:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000f64 <main+0x88>
 8000f40:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000f44:	ee16 0a90 	vmov	r0, s13
 8000f48:	f7ff fafe 	bl	8000548 <__aeabi_f2d>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	4805      	ldr	r0, [pc, #20]	; (8000f68 <main+0x8c>)
 8000f52:	f005 fd65 	bl	8006a20 <iprintf>
  		HAL_Delay(1000);
 8000f56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f5a:	f000 fd2d 	bl	80019b8 <HAL_Delay>
  	{
 8000f5e:	e7dc      	b.n	8000f1a <main+0x3e>
 8000f60:	20000244 	.word	0x20000244
 8000f64:	42680000 	.word	0x42680000
 8000f68:	08008bc0 	.word	0x08008bc0

08000f6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b096      	sub	sp, #88	; 0x58
 8000f70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	2244      	movs	r2, #68	; 0x44
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f005 f8de 	bl	800613c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f80:	463b      	mov	r3, r7
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
 8000f8c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f8e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f92:	f001 f87d 	bl	8002090 <HAL_PWREx_ControlVoltageScaling>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f9c:	f000 fa06 	bl	80013ac <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fa0:	2310      	movs	r3, #16
 8000fa2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fac:	2360      	movs	r3, #96	; 0x60
 8000fae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000fbc:	2328      	movs	r3, #40	; 0x28
 8000fbe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000fc0:	2307      	movs	r3, #7
 8000fc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f001 f8b3 	bl	800213c <HAL_RCC_OscConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000fdc:	f000 f9e6 	bl	80013ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ff4:	463b      	mov	r3, r7
 8000ff6:	2104      	movs	r1, #4
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f001 fc87 	bl	800290c <HAL_RCC_ClockConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001004:	f000 f9d2 	bl	80013ac <Error_Handler>
  }
}
 8001008:	bf00      	nop
 800100a:	3758      	adds	r7, #88	; 0x58
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b09e      	sub	sp, #120	; 0x78
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001016:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
 8001022:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001024:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001030:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800103e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
 800104c:	611a      	str	r2, [r3, #16]
 800104e:	615a      	str	r2, [r3, #20]
 8001050:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	222c      	movs	r2, #44	; 0x2c
 8001056:	2100      	movs	r1, #0
 8001058:	4618      	mov	r0, r3
 800105a:	f005 f86f 	bl	800613c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800105e:	4b52      	ldr	r3, [pc, #328]	; (80011a8 <MX_TIM1_Init+0x198>)
 8001060:	4a52      	ldr	r2, [pc, #328]	; (80011ac <MX_TIM1_Init+0x19c>)
 8001062:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 8001064:	4b50      	ldr	r3, [pc, #320]	; (80011a8 <MX_TIM1_Init+0x198>)
 8001066:	224f      	movs	r2, #79	; 0x4f
 8001068:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106a:	4b4f      	ldr	r3, [pc, #316]	; (80011a8 <MX_TIM1_Init+0x198>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001070:	4b4d      	ldr	r3, [pc, #308]	; (80011a8 <MX_TIM1_Init+0x198>)
 8001072:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001076:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001078:	4b4b      	ldr	r3, [pc, #300]	; (80011a8 <MX_TIM1_Init+0x198>)
 800107a:	2200      	movs	r2, #0
 800107c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800107e:	4b4a      	ldr	r3, [pc, #296]	; (80011a8 <MX_TIM1_Init+0x198>)
 8001080:	2200      	movs	r2, #0
 8001082:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001084:	4b48      	ldr	r3, [pc, #288]	; (80011a8 <MX_TIM1_Init+0x198>)
 8001086:	2200      	movs	r2, #0
 8001088:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800108a:	4847      	ldr	r0, [pc, #284]	; (80011a8 <MX_TIM1_Init+0x198>)
 800108c:	f002 fb00 	bl	8003690 <HAL_TIM_Base_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001096:	f000 f989 	bl	80013ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800109a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800109e:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010a0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010a4:	4619      	mov	r1, r3
 80010a6:	4840      	ldr	r0, [pc, #256]	; (80011a8 <MX_TIM1_Init+0x198>)
 80010a8:	f002 ffbe 	bl	8004028 <HAL_TIM_ConfigClockSource>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80010b2:	f000 f97b 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80010b6:	483c      	ldr	r0, [pc, #240]	; (80011a8 <MX_TIM1_Init+0x198>)
 80010b8:	f002 fca8 	bl	8003a0c <HAL_TIM_IC_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80010c2:	f000 f973 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010c6:	4838      	ldr	r0, [pc, #224]	; (80011a8 <MX_TIM1_Init+0x198>)
 80010c8:	f002 fb39 	bl	800373e <HAL_TIM_PWM_Init>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80010d2:	f000 f96b 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d6:	2300      	movs	r3, #0
 80010d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010da:	2300      	movs	r3, #0
 80010dc:	663b      	str	r3, [r7, #96]	; 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010de:	2300      	movs	r3, #0
 80010e0:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010e2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010e6:	4619      	mov	r1, r3
 80010e8:	482f      	ldr	r0, [pc, #188]	; (80011a8 <MX_TIM1_Init+0x198>)
 80010ea:	f003 fdff 	bl	8004cec <HAL_TIMEx_MasterConfigSynchronization>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM1_Init+0xe8>
  {
    Error_Handler();
 80010f4:	f000 f95a 	bl	80013ac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010f8:	2300      	movs	r3, #0
 80010fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010fc:	2301      	movs	r3, #1
 80010fe:	653b      	str	r3, [r7, #80]	; 0x50
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	657b      	str	r3, [r7, #84]	; 0x54
  sConfigIC.ICFilter = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001108:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800110c:	2200      	movs	r2, #0
 800110e:	4619      	mov	r1, r3
 8001110:	4825      	ldr	r0, [pc, #148]	; (80011a8 <MX_TIM1_Init+0x198>)
 8001112:	f002 fdd9 	bl	8003cc8 <HAL_TIM_IC_ConfigChannel>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800111c:	f000 f946 	bl	80013ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001120:	2360      	movs	r3, #96	; 0x60
 8001122:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 10;
 8001124:	230a      	movs	r3, #10
 8001126:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001128:	2300      	movs	r3, #0
 800112a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800112c:	2300      	movs	r3, #0
 800112e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001130:	2300      	movs	r3, #0
 8001132:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001134:	2300      	movs	r3, #0
 8001136:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001138:	2300      	movs	r3, #0
 800113a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800113c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001140:	2208      	movs	r2, #8
 8001142:	4619      	mov	r1, r3
 8001144:	4818      	ldr	r0, [pc, #96]	; (80011a8 <MX_TIM1_Init+0x198>)
 8001146:	f002 fe5b 	bl	8003e00 <HAL_TIM_PWM_ConfigChannel>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001150:	f000 f92c 	bl	80013ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001154:	2300      	movs	r3, #0
 8001156:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800115c:	2300      	movs	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001168:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800116c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001176:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800117a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	4619      	mov	r1, r3
 8001188:	4807      	ldr	r0, [pc, #28]	; (80011a8 <MX_TIM1_Init+0x198>)
 800118a:	f003 fe37 	bl	8004dfc <HAL_TIMEx_ConfigBreakDeadTime>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_TIM1_Init+0x188>
  {
    Error_Handler();
 8001194:	f000 f90a 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001198:	4803      	ldr	r0, [pc, #12]	; (80011a8 <MX_TIM1_Init+0x198>)
 800119a:	f000 f9a3 	bl	80014e4 <HAL_TIM_MspPostInit>

}
 800119e:	bf00      	nop
 80011a0:	3778      	adds	r7, #120	; 0x78
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	200001f8 	.word	0x200001f8
 80011ac:	40012c00 	.word	0x40012c00

080011b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b092      	sub	sp, #72	; 0x48
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80011d0:	f107 031c 	add.w	r3, r7, #28
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011de:	463b      	mov	r3, r7
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
 80011ec:	615a      	str	r2, [r3, #20]
 80011ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011f0:	4b42      	ldr	r3, [pc, #264]	; (80012fc <MX_TIM2_Init+0x14c>)
 80011f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80011f8:	4b40      	ldr	r3, [pc, #256]	; (80012fc <MX_TIM2_Init+0x14c>)
 80011fa:	224f      	movs	r2, #79	; 0x4f
 80011fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011fe:	4b3f      	ldr	r3, [pc, #252]	; (80012fc <MX_TIM2_Init+0x14c>)
 8001200:	2200      	movs	r2, #0
 8001202:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 8001204:	4b3d      	ldr	r3, [pc, #244]	; (80012fc <MX_TIM2_Init+0x14c>)
 8001206:	4a3e      	ldr	r2, [pc, #248]	; (8001300 <MX_TIM2_Init+0x150>)
 8001208:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800120a:	4b3c      	ldr	r3, [pc, #240]	; (80012fc <MX_TIM2_Init+0x14c>)
 800120c:	2200      	movs	r2, #0
 800120e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001210:	4b3a      	ldr	r3, [pc, #232]	; (80012fc <MX_TIM2_Init+0x14c>)
 8001212:	2200      	movs	r2, #0
 8001214:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001216:	4839      	ldr	r0, [pc, #228]	; (80012fc <MX_TIM2_Init+0x14c>)
 8001218:	f002 fa3a 	bl	8003690 <HAL_TIM_Base_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001222:	f000 f8c3 	bl	80013ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001226:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800122a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800122c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001230:	4619      	mov	r1, r3
 8001232:	4832      	ldr	r0, [pc, #200]	; (80012fc <MX_TIM2_Init+0x14c>)
 8001234:	f002 fef8 	bl	8004028 <HAL_TIM_ConfigClockSource>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800123e:	f000 f8b5 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001242:	482e      	ldr	r0, [pc, #184]	; (80012fc <MX_TIM2_Init+0x14c>)
 8001244:	f002 fbe2 	bl	8003a0c <HAL_TIM_IC_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800124e:	f000 f8ad 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001252:	482a      	ldr	r0, [pc, #168]	; (80012fc <MX_TIM2_Init+0x14c>)
 8001254:	f002 fa73 	bl	800373e <HAL_TIM_PWM_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800125e:	f000 f8a5 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001262:	2300      	movs	r3, #0
 8001264:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001266:	2300      	movs	r3, #0
 8001268:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800126a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800126e:	4619      	mov	r1, r3
 8001270:	4822      	ldr	r0, [pc, #136]	; (80012fc <MX_TIM2_Init+0x14c>)
 8001272:	f003 fd3b 	bl	8004cec <HAL_TIMEx_MasterConfigSynchronization>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 800127c:	f000 f896 	bl	80013ac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001284:	2301      	movs	r3, #1
 8001286:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001288:	2300      	movs	r3, #0
 800128a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 800128c:	2300      	movs	r3, #0
 800128e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	2200      	movs	r2, #0
 8001296:	4619      	mov	r1, r3
 8001298:	4818      	ldr	r0, [pc, #96]	; (80012fc <MX_TIM2_Init+0x14c>)
 800129a:	f002 fd15 	bl	8003cc8 <HAL_TIM_IC_ConfigChannel>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 80012a4:	f000 f882 	bl	80013ac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80012a8:	2302      	movs	r3, #2
 80012aa:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80012ac:	2302      	movs	r3, #2
 80012ae:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80012b0:	f107 031c 	add.w	r3, r7, #28
 80012b4:	2204      	movs	r2, #4
 80012b6:	4619      	mov	r1, r3
 80012b8:	4810      	ldr	r0, [pc, #64]	; (80012fc <MX_TIM2_Init+0x14c>)
 80012ba:	f002 fd05 	bl	8003cc8 <HAL_TIM_IC_ConfigChannel>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 80012c4:	f000 f872 	bl	80013ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c8:	2360      	movs	r3, #96	; 0x60
 80012ca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 80012cc:	230a      	movs	r3, #10
 80012ce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012d8:	463b      	mov	r3, r7
 80012da:	2208      	movs	r2, #8
 80012dc:	4619      	mov	r1, r3
 80012de:	4807      	ldr	r0, [pc, #28]	; (80012fc <MX_TIM2_Init+0x14c>)
 80012e0:	f002 fd8e 	bl	8003e00 <HAL_TIM_PWM_ConfigChannel>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM2_Init+0x13e>
  {
    Error_Handler();
 80012ea:	f000 f85f 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012ee:	4803      	ldr	r0, [pc, #12]	; (80012fc <MX_TIM2_Init+0x14c>)
 80012f0:	f000 f8f8 	bl	80014e4 <HAL_TIM_MspPostInit>

}
 80012f4:	bf00      	nop
 80012f6:	3748      	adds	r7, #72	; 0x48
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000244 	.word	0x20000244
 8001300:	000f423f 	.word	0x000f423f

08001304 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001308:	4b14      	ldr	r3, [pc, #80]	; (800135c <MX_USART2_UART_Init+0x58>)
 800130a:	4a15      	ldr	r2, [pc, #84]	; (8001360 <MX_USART2_UART_Init+0x5c>)
 800130c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800130e:	4b13      	ldr	r3, [pc, #76]	; (800135c <MX_USART2_UART_Init+0x58>)
 8001310:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001314:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001316:	4b11      	ldr	r3, [pc, #68]	; (800135c <MX_USART2_UART_Init+0x58>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800131c:	4b0f      	ldr	r3, [pc, #60]	; (800135c <MX_USART2_UART_Init+0x58>)
 800131e:	2200      	movs	r2, #0
 8001320:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001322:	4b0e      	ldr	r3, [pc, #56]	; (800135c <MX_USART2_UART_Init+0x58>)
 8001324:	2200      	movs	r2, #0
 8001326:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001328:	4b0c      	ldr	r3, [pc, #48]	; (800135c <MX_USART2_UART_Init+0x58>)
 800132a:	220c      	movs	r2, #12
 800132c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800132e:	4b0b      	ldr	r3, [pc, #44]	; (800135c <MX_USART2_UART_Init+0x58>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001334:	4b09      	ldr	r3, [pc, #36]	; (800135c <MX_USART2_UART_Init+0x58>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800133a:	4b08      	ldr	r3, [pc, #32]	; (800135c <MX_USART2_UART_Init+0x58>)
 800133c:	2200      	movs	r2, #0
 800133e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001340:	4b06      	ldr	r3, [pc, #24]	; (800135c <MX_USART2_UART_Init+0x58>)
 8001342:	2200      	movs	r2, #0
 8001344:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001346:	4805      	ldr	r0, [pc, #20]	; (800135c <MX_USART2_UART_Init+0x58>)
 8001348:	f003 fdd6 	bl	8004ef8 <HAL_UART_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001352:	f000 f82b 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000290 	.word	0x20000290
 8001360:	40004400 	.word	0x40004400

08001364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800136a:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <MX_GPIO_Init+0x44>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136e:	4a0e      	ldr	r2, [pc, #56]	; (80013a8 <MX_GPIO_Init+0x44>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001376:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <MX_GPIO_Init+0x44>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001382:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <MX_GPIO_Init+0x44>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001386:	4a08      	ldr	r2, [pc, #32]	; (80013a8 <MX_GPIO_Init+0x44>)
 8001388:	f043 0302 	orr.w	r3, r3, #2
 800138c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138e:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <MX_GPIO_Init+0x44>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	683b      	ldr	r3, [r7, #0]

}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000

080013ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b0:	b672      	cpsid	i
}
 80013b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <Error_Handler+0x8>
	...

080013b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <HAL_MspInit+0x44>)
 80013c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013c2:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <HAL_MspInit+0x44>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	6613      	str	r3, [r2, #96]	; 0x60
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_MspInit+0x44>)
 80013cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	4b09      	ldr	r3, [pc, #36]	; (80013fc <HAL_MspInit+0x44>)
 80013d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013da:	4a08      	ldr	r2, [pc, #32]	; (80013fc <HAL_MspInit+0x44>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e0:	6593      	str	r3, [r2, #88]	; 0x58
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <HAL_MspInit+0x44>)
 80013e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40021000 	.word	0x40021000

08001400 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08c      	sub	sp, #48	; 0x30
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a2f      	ldr	r2, [pc, #188]	; (80014dc <HAL_TIM_Base_MspInit+0xdc>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d12a      	bne.n	8001478 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001422:	4b2f      	ldr	r3, [pc, #188]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 8001424:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001426:	4a2e      	ldr	r2, [pc, #184]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 8001428:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800142c:	6613      	str	r3, [r2, #96]	; 0x60
 800142e:	4b2c      	ldr	r3, [pc, #176]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 8001430:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001432:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001436:	61bb      	str	r3, [r7, #24]
 8001438:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143a:	4b29      	ldr	r3, [pc, #164]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143e:	4a28      	ldr	r2, [pc, #160]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001446:	4b26      	ldr	r3, [pc, #152]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001452:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001458:	2302      	movs	r3, #2
 800145a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001460:	2300      	movs	r3, #0
 8001462:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001464:	2301      	movs	r3, #1
 8001466:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001468:	f107 031c 	add.w	r3, r7, #28
 800146c:	4619      	mov	r1, r3
 800146e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001472:	f000 fc55 	bl	8001d20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001476:	e02d      	b.n	80014d4 <HAL_TIM_Base_MspInit+0xd4>
  else if(htim_base->Instance==TIM2)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001480:	d128      	bne.n	80014d4 <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001482:	4b17      	ldr	r3, [pc, #92]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 8001484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001486:	4a16      	ldr	r2, [pc, #88]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	6593      	str	r3, [r2, #88]	; 0x58
 800148e:	4b14      	ldr	r3, [pc, #80]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 8001490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4a10      	ldr	r2, [pc, #64]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <HAL_TIM_Base_MspInit+0xe0>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014b2:	2301      	movs	r3, #1
 80014b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014c2:	2301      	movs	r3, #1
 80014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 031c 	add.w	r3, r7, #28
 80014ca:	4619      	mov	r1, r3
 80014cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d0:	f000 fc26 	bl	8001d20 <HAL_GPIO_Init>
}
 80014d4:	bf00      	nop
 80014d6:	3730      	adds	r7, #48	; 0x30
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40012c00 	.word	0x40012c00
 80014e0:	40021000 	.word	0x40021000

080014e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08a      	sub	sp, #40	; 0x28
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ec:	f107 0314 	add.w	r3, r7, #20
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a23      	ldr	r2, [pc, #140]	; (8001590 <HAL_TIM_MspPostInit+0xac>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d11e      	bne.n	8001544 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	4b23      	ldr	r3, [pc, #140]	; (8001594 <HAL_TIM_MspPostInit+0xb0>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150a:	4a22      	ldr	r2, [pc, #136]	; (8001594 <HAL_TIM_MspPostInit+0xb0>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001512:	4b20      	ldr	r3, [pc, #128]	; (8001594 <HAL_TIM_MspPostInit+0xb0>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800151e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001524:	2302      	movs	r3, #2
 8001526:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001530:	2301      	movs	r3, #1
 8001532:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	4619      	mov	r1, r3
 800153a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153e:	f000 fbef 	bl	8001d20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001542:	e021      	b.n	8001588 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM2)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800154c:	d11c      	bne.n	8001588 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154e:	4b11      	ldr	r3, [pc, #68]	; (8001594 <HAL_TIM_MspPostInit+0xb0>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001552:	4a10      	ldr	r2, [pc, #64]	; (8001594 <HAL_TIM_MspPostInit+0xb0>)
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	64d3      	str	r3, [r2, #76]	; 0x4c
 800155a:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <HAL_TIM_MspPostInit+0xb0>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001566:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800156a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156c:	2302      	movs	r3, #2
 800156e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001574:	2300      	movs	r3, #0
 8001576:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001578:	2301      	movs	r3, #1
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4619      	mov	r1, r3
 8001582:	4805      	ldr	r0, [pc, #20]	; (8001598 <HAL_TIM_MspPostInit+0xb4>)
 8001584:	f000 fbcc 	bl	8001d20 <HAL_GPIO_Init>
}
 8001588:	bf00      	nop
 800158a:	3728      	adds	r7, #40	; 0x28
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40012c00 	.word	0x40012c00
 8001594:	40021000 	.word	0x40021000
 8001598:	48000400 	.word	0x48000400

0800159c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b0ac      	sub	sp, #176	; 0xb0
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	2288      	movs	r2, #136	; 0x88
 80015ba:	2100      	movs	r1, #0
 80015bc:	4618      	mov	r0, r3
 80015be:	f004 fdbd 	bl	800613c <memset>
  if(huart->Instance==USART2)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a25      	ldr	r2, [pc, #148]	; (800165c <HAL_UART_MspInit+0xc0>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d143      	bne.n	8001654 <HAL_UART_MspInit+0xb8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015cc:	2302      	movs	r3, #2
 80015ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015d0:	2300      	movs	r3, #0
 80015d2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	4618      	mov	r0, r3
 80015da:	f001 fb9d 	bl	8002d18 <HAL_RCCEx_PeriphCLKConfig>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015e4:	f7ff fee2 	bl	80013ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015e8:	4b1d      	ldr	r3, [pc, #116]	; (8001660 <HAL_UART_MspInit+0xc4>)
 80015ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ec:	4a1c      	ldr	r2, [pc, #112]	; (8001660 <HAL_UART_MspInit+0xc4>)
 80015ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f2:	6593      	str	r3, [r2, #88]	; 0x58
 80015f4:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <HAL_UART_MspInit+0xc4>)
 80015f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001600:	4b17      	ldr	r3, [pc, #92]	; (8001660 <HAL_UART_MspInit+0xc4>)
 8001602:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001604:	4a16      	ldr	r2, [pc, #88]	; (8001660 <HAL_UART_MspInit+0xc4>)
 8001606:	f043 0301 	orr.w	r3, r3, #1
 800160a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800160c:	4b14      	ldr	r3, [pc, #80]	; (8001660 <HAL_UART_MspInit+0xc4>)
 800160e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001618:	230c      	movs	r3, #12
 800161a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162a:	2303      	movs	r3, #3
 800162c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001630:	2307      	movs	r3, #7
 8001632:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001636:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800163a:	4619      	mov	r1, r3
 800163c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001640:	f000 fb6e 	bl	8001d20 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001644:	2200      	movs	r2, #0
 8001646:	2100      	movs	r1, #0
 8001648:	2026      	movs	r0, #38	; 0x26
 800164a:	f000 fab4 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800164e:	2026      	movs	r0, #38	; 0x26
 8001650:	f000 facd 	bl	8001bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001654:	bf00      	nop
 8001656:	37b0      	adds	r7, #176	; 0xb0
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40004400 	.word	0x40004400
 8001660:	40021000 	.word	0x40021000

08001664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001668:	e7fe      	b.n	8001668 <NMI_Handler+0x4>

0800166a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800166a:	b480      	push	{r7}
 800166c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800166e:	e7fe      	b.n	800166e <HardFault_Handler+0x4>

08001670 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001674:	e7fe      	b.n	8001674 <MemManage_Handler+0x4>

08001676 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800167a:	e7fe      	b.n	800167a <BusFault_Handler+0x4>

0800167c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001680:	e7fe      	b.n	8001680 <UsageFault_Handler+0x4>

08001682 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800169e:	b480      	push	{r7}
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016b0:	f000 f962 	bl	8001978 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016bc:	4802      	ldr	r0, [pc, #8]	; (80016c8 <USART2_IRQHandler+0x10>)
 80016be:	f003 fcfd 	bl	80050bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000290 	.word	0x20000290

080016cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
	return 1;
 80016d0:	2301      	movs	r3, #1
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <_kill>:

int _kill(int pid, int sig)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80016e6:	f004 fcff 	bl	80060e8 <__errno>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2216      	movs	r2, #22
 80016ee:	601a      	str	r2, [r3, #0]
	return -1;
 80016f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <_exit>:

void _exit (int status)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001704:	f04f 31ff 	mov.w	r1, #4294967295
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff ffe7 	bl	80016dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800170e:	e7fe      	b.n	800170e <_exit+0x12>

08001710 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	e00a      	b.n	8001738 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001722:	f3af 8000 	nop.w
 8001726:	4601      	mov	r1, r0
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	1c5a      	adds	r2, r3, #1
 800172c:	60ba      	str	r2, [r7, #8]
 800172e:	b2ca      	uxtb	r2, r1
 8001730:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	3301      	adds	r3, #1
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	429a      	cmp	r2, r3
 800173e:	dbf0      	blt.n	8001722 <_read+0x12>
	}

return len;
 8001740:	687b      	ldr	r3, [r7, #4]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b086      	sub	sp, #24
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	e009      	b.n	8001770 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	1c5a      	adds	r2, r3, #1
 8001760:	60ba      	str	r2, [r7, #8]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fba1 	bl	8000eac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	3301      	adds	r3, #1
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	429a      	cmp	r2, r3
 8001776:	dbf1      	blt.n	800175c <_write+0x12>
	}
	return len;
 8001778:	687b      	ldr	r3, [r7, #4]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3718      	adds	r7, #24
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <_close>:

int _close(int file)
{
 8001782:	b480      	push	{r7}
 8001784:	b083      	sub	sp, #12
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
	return -1;
 800178a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800178e:	4618      	mov	r0, r3
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
 80017a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017aa:	605a      	str	r2, [r3, #4]
	return 0;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <_isatty>:

int _isatty(int file)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
	return 1;
 80017c2:	2301      	movs	r3, #1
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
	return 0;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f4:	4a14      	ldr	r2, [pc, #80]	; (8001848 <_sbrk+0x5c>)
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <_sbrk+0x60>)
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001800:	4b13      	ldr	r3, [pc, #76]	; (8001850 <_sbrk+0x64>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d102      	bne.n	800180e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <_sbrk+0x64>)
 800180a:	4a12      	ldr	r2, [pc, #72]	; (8001854 <_sbrk+0x68>)
 800180c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <_sbrk+0x64>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	429a      	cmp	r2, r3
 800181a:	d207      	bcs.n	800182c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800181c:	f004 fc64 	bl	80060e8 <__errno>
 8001820:	4603      	mov	r3, r0
 8001822:	220c      	movs	r2, #12
 8001824:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
 800182a:	e009      	b.n	8001840 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800182c:	4b08      	ldr	r3, [pc, #32]	; (8001850 <_sbrk+0x64>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001832:	4b07      	ldr	r3, [pc, #28]	; (8001850 <_sbrk+0x64>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	4a05      	ldr	r2, [pc, #20]	; (8001850 <_sbrk+0x64>)
 800183c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800183e:	68fb      	ldr	r3, [r7, #12]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20018000 	.word	0x20018000
 800184c:	00000400 	.word	0x00000400
 8001850:	20000314 	.word	0x20000314
 8001854:	20000330 	.word	0x20000330

08001858 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <SystemInit+0x20>)
 800185e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001862:	4a05      	ldr	r2, [pc, #20]	; (8001878 <SystemInit+0x20>)
 8001864:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001868:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800187c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001880:	f7ff ffea 	bl	8001858 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001884:	480c      	ldr	r0, [pc, #48]	; (80018b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001886:	490d      	ldr	r1, [pc, #52]	; (80018bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001888:	4a0d      	ldr	r2, [pc, #52]	; (80018c0 <LoopForever+0xe>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800188c:	e002      	b.n	8001894 <LoopCopyDataInit>

0800188e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800188e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001892:	3304      	adds	r3, #4

08001894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001898:	d3f9      	bcc.n	800188e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189a:	4a0a      	ldr	r2, [pc, #40]	; (80018c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800189c:	4c0a      	ldr	r4, [pc, #40]	; (80018c8 <LoopForever+0x16>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a0:	e001      	b.n	80018a6 <LoopFillZerobss>

080018a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a4:	3204      	adds	r2, #4

080018a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a8:	d3fb      	bcc.n	80018a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018aa:	f004 fc23 	bl	80060f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018ae:	f7ff fb15 	bl	8000edc <main>

080018b2 <LoopForever>:

LoopForever:
    b LoopForever
 80018b2:	e7fe      	b.n	80018b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018bc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80018c0:	08008ffc 	.word	0x08008ffc
  ldr r2, =_sbss
 80018c4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80018c8:	2000032c 	.word	0x2000032c

080018cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018cc:	e7fe      	b.n	80018cc <ADC1_2_IRQHandler>

080018ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018d4:	2300      	movs	r3, #0
 80018d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d8:	2003      	movs	r0, #3
 80018da:	f000 f961 	bl	8001ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018de:	200f      	movs	r0, #15
 80018e0:	f000 f80e 	bl	8001900 <HAL_InitTick>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	71fb      	strb	r3, [r7, #7]
 80018ee:	e001      	b.n	80018f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018f0:	f7ff fd62 	bl	80013b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018f4:	79fb      	ldrb	r3, [r7, #7]
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
	...

08001900 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800190c:	4b17      	ldr	r3, [pc, #92]	; (800196c <HAL_InitTick+0x6c>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d023      	beq.n	800195c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001914:	4b16      	ldr	r3, [pc, #88]	; (8001970 <HAL_InitTick+0x70>)
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4b14      	ldr	r3, [pc, #80]	; (800196c <HAL_InitTick+0x6c>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	4619      	mov	r1, r3
 800191e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001922:	fbb3 f3f1 	udiv	r3, r3, r1
 8001926:	fbb2 f3f3 	udiv	r3, r2, r3
 800192a:	4618      	mov	r0, r3
 800192c:	f000 f96d 	bl	8001c0a <HAL_SYSTICK_Config>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10f      	bne.n	8001956 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b0f      	cmp	r3, #15
 800193a:	d809      	bhi.n	8001950 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800193c:	2200      	movs	r2, #0
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	f04f 30ff 	mov.w	r0, #4294967295
 8001944:	f000 f937 	bl	8001bb6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001948:	4a0a      	ldr	r2, [pc, #40]	; (8001974 <HAL_InitTick+0x74>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	e007      	b.n	8001960 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	73fb      	strb	r3, [r7, #15]
 8001954:	e004      	b.n	8001960 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	73fb      	strb	r3, [r7, #15]
 800195a:	e001      	b.n	8001960 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001960:	7bfb      	ldrb	r3, [r7, #15]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20000008 	.word	0x20000008
 8001970:	20000000 	.word	0x20000000
 8001974:	20000004 	.word	0x20000004

08001978 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800197c:	4b06      	ldr	r3, [pc, #24]	; (8001998 <HAL_IncTick+0x20>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	461a      	mov	r2, r3
 8001982:	4b06      	ldr	r3, [pc, #24]	; (800199c <HAL_IncTick+0x24>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4413      	add	r3, r2
 8001988:	4a04      	ldr	r2, [pc, #16]	; (800199c <HAL_IncTick+0x24>)
 800198a:	6013      	str	r3, [r2, #0]
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20000008 	.word	0x20000008
 800199c:	20000318 	.word	0x20000318

080019a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return uwTick;
 80019a4:	4b03      	ldr	r3, [pc, #12]	; (80019b4 <HAL_GetTick+0x14>)
 80019a6:	681b      	ldr	r3, [r3, #0]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	20000318 	.word	0x20000318

080019b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c0:	f7ff ffee 	bl	80019a0 <HAL_GetTick>
 80019c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d0:	d005      	beq.n	80019de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019d2:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <HAL_Delay+0x44>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	461a      	mov	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	4413      	add	r3, r2
 80019dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019de:	bf00      	nop
 80019e0:	f7ff ffde 	bl	80019a0 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d8f7      	bhi.n	80019e0 <HAL_Delay+0x28>
  {
  }
}
 80019f0:	bf00      	nop
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000008 	.word	0x20000008

08001a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f003 0307 	and.w	r3, r3, #7
 8001a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <__NVIC_SetPriorityGrouping+0x44>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a32:	4a04      	ldr	r2, [pc, #16]	; (8001a44 <__NVIC_SetPriorityGrouping+0x44>)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	60d3      	str	r3, [r2, #12]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	e000ed00 	.word	0xe000ed00

08001a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a4c:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <__NVIC_GetPriorityGrouping+0x18>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	0a1b      	lsrs	r3, r3, #8
 8001a52:	f003 0307 	and.w	r3, r3, #7
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	db0b      	blt.n	8001a8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	f003 021f 	and.w	r2, r3, #31
 8001a7c:	4907      	ldr	r1, [pc, #28]	; (8001a9c <__NVIC_EnableIRQ+0x38>)
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	095b      	lsrs	r3, r3, #5
 8001a84:	2001      	movs	r0, #1
 8001a86:	fa00 f202 	lsl.w	r2, r0, r2
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000e100 	.word	0xe000e100

08001aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	db0a      	blt.n	8001aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	490c      	ldr	r1, [pc, #48]	; (8001aec <__NVIC_SetPriority+0x4c>)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac8:	e00a      	b.n	8001ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4908      	ldr	r1, [pc, #32]	; (8001af0 <__NVIC_SetPriority+0x50>)
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	3b04      	subs	r3, #4
 8001ad8:	0112      	lsls	r2, r2, #4
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	440b      	add	r3, r1
 8001ade:	761a      	strb	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	e000e100 	.word	0xe000e100
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	; 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	f1c3 0307 	rsb	r3, r3, #7
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	bf28      	it	cs
 8001b12:	2304      	movcs	r3, #4
 8001b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d902      	bls.n	8001b24 <NVIC_EncodePriority+0x30>
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3b03      	subs	r3, #3
 8001b22:	e000      	b.n	8001b26 <NVIC_EncodePriority+0x32>
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43da      	mvns	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	401a      	ands	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43d9      	mvns	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	4313      	orrs	r3, r2
         );
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3724      	adds	r7, #36	; 0x24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b6c:	d301      	bcc.n	8001b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00f      	b.n	8001b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b72:	4a0a      	ldr	r2, [pc, #40]	; (8001b9c <SysTick_Config+0x40>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b7a:	210f      	movs	r1, #15
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f7ff ff8e 	bl	8001aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <SysTick_Config+0x40>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b8a:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <SysTick_Config+0x40>)
 8001b8c:	2207      	movs	r2, #7
 8001b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	e000e010 	.word	0xe000e010

08001ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ff29 	bl	8001a00 <__NVIC_SetPriorityGrouping>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b086      	sub	sp, #24
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
 8001bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc8:	f7ff ff3e 	bl	8001a48 <__NVIC_GetPriorityGrouping>
 8001bcc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	6978      	ldr	r0, [r7, #20]
 8001bd4:	f7ff ff8e 	bl	8001af4 <NVIC_EncodePriority>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff5d 	bl	8001aa0 <__NVIC_SetPriority>
}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff31 	bl	8001a64 <__NVIC_EnableIRQ>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ffa2 	bl	8001b5c <SysTick_Config>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b085      	sub	sp, #20
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d008      	beq.n	8001c4c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2204      	movs	r2, #4
 8001c3e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e022      	b.n	8001c92 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f022 020e 	bic.w	r2, r2, #14
 8001c5a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f022 0201 	bic.w	r2, r2, #1
 8001c6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c70:	f003 021c 	and.w	r2, r3, #28
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c78:	2101      	movs	r1, #1
 8001c7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c7e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001c90:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b084      	sub	sp, #16
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d005      	beq.n	8001cc2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2204      	movs	r2, #4
 8001cba:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	73fb      	strb	r3, [r7, #15]
 8001cc0:	e029      	b.n	8001d16 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f022 020e 	bic.w	r2, r2, #14
 8001cd0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 0201 	bic.w	r2, r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce6:	f003 021c 	and.w	r2, r3, #28
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	2101      	movs	r1, #1
 8001cf0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cf4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	4798      	blx	r3
    }
  }
  return status;
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b087      	sub	sp, #28
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d2e:	e17f      	b.n	8002030 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	2101      	movs	r1, #1
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 8171 	beq.w	800202a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 0303 	and.w	r3, r3, #3
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d005      	beq.n	8001d60 <HAL_GPIO_Init+0x40>
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f003 0303 	and.w	r3, r3, #3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d130      	bne.n	8001dc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	2203      	movs	r2, #3
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d96:	2201      	movs	r2, #1
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	091b      	lsrs	r3, r3, #4
 8001dac:	f003 0201 	and.w	r2, r3, #1
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f003 0303 	and.w	r3, r3, #3
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d118      	bne.n	8001e00 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4013      	ands	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	08db      	lsrs	r3, r3, #3
 8001dea:	f003 0201 	and.w	r2, r3, #1
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 0303 	and.w	r3, r3, #3
 8001e08:	2b03      	cmp	r3, #3
 8001e0a:	d017      	beq.n	8001e3c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	4013      	ands	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 0303 	and.w	r3, r3, #3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d123      	bne.n	8001e90 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	08da      	lsrs	r2, r3, #3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3208      	adds	r2, #8
 8001e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	220f      	movs	r2, #15
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	08da      	lsrs	r2, r3, #3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3208      	adds	r2, #8
 8001e8a:	6939      	ldr	r1, [r7, #16]
 8001e8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	2203      	movs	r2, #3
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f003 0203 	and.w	r2, r3, #3
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f000 80ac 	beq.w	800202a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed2:	4b5f      	ldr	r3, [pc, #380]	; (8002050 <HAL_GPIO_Init+0x330>)
 8001ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ed6:	4a5e      	ldr	r2, [pc, #376]	; (8002050 <HAL_GPIO_Init+0x330>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	6613      	str	r3, [r2, #96]	; 0x60
 8001ede:	4b5c      	ldr	r3, [pc, #368]	; (8002050 <HAL_GPIO_Init+0x330>)
 8001ee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	60bb      	str	r3, [r7, #8]
 8001ee8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001eea:	4a5a      	ldr	r2, [pc, #360]	; (8002054 <HAL_GPIO_Init+0x334>)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	3302      	adds	r3, #2
 8001ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f003 0303 	and.w	r3, r3, #3
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	220f      	movs	r2, #15
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	43db      	mvns	r3, r3
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f14:	d025      	beq.n	8001f62 <HAL_GPIO_Init+0x242>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a4f      	ldr	r2, [pc, #316]	; (8002058 <HAL_GPIO_Init+0x338>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d01f      	beq.n	8001f5e <HAL_GPIO_Init+0x23e>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a4e      	ldr	r2, [pc, #312]	; (800205c <HAL_GPIO_Init+0x33c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d019      	beq.n	8001f5a <HAL_GPIO_Init+0x23a>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a4d      	ldr	r2, [pc, #308]	; (8002060 <HAL_GPIO_Init+0x340>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d013      	beq.n	8001f56 <HAL_GPIO_Init+0x236>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a4c      	ldr	r2, [pc, #304]	; (8002064 <HAL_GPIO_Init+0x344>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d00d      	beq.n	8001f52 <HAL_GPIO_Init+0x232>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a4b      	ldr	r2, [pc, #300]	; (8002068 <HAL_GPIO_Init+0x348>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d007      	beq.n	8001f4e <HAL_GPIO_Init+0x22e>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a4a      	ldr	r2, [pc, #296]	; (800206c <HAL_GPIO_Init+0x34c>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d101      	bne.n	8001f4a <HAL_GPIO_Init+0x22a>
 8001f46:	2306      	movs	r3, #6
 8001f48:	e00c      	b.n	8001f64 <HAL_GPIO_Init+0x244>
 8001f4a:	2307      	movs	r3, #7
 8001f4c:	e00a      	b.n	8001f64 <HAL_GPIO_Init+0x244>
 8001f4e:	2305      	movs	r3, #5
 8001f50:	e008      	b.n	8001f64 <HAL_GPIO_Init+0x244>
 8001f52:	2304      	movs	r3, #4
 8001f54:	e006      	b.n	8001f64 <HAL_GPIO_Init+0x244>
 8001f56:	2303      	movs	r3, #3
 8001f58:	e004      	b.n	8001f64 <HAL_GPIO_Init+0x244>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e002      	b.n	8001f64 <HAL_GPIO_Init+0x244>
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e000      	b.n	8001f64 <HAL_GPIO_Init+0x244>
 8001f62:	2300      	movs	r3, #0
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	f002 0203 	and.w	r2, r2, #3
 8001f6a:	0092      	lsls	r2, r2, #2
 8001f6c:	4093      	lsls	r3, r2
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f74:	4937      	ldr	r1, [pc, #220]	; (8002054 <HAL_GPIO_Init+0x334>)
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	089b      	lsrs	r3, r3, #2
 8001f7a:	3302      	adds	r3, #2
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f82:	4b3b      	ldr	r3, [pc, #236]	; (8002070 <HAL_GPIO_Init+0x350>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d003      	beq.n	8001fa6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fa6:	4a32      	ldr	r2, [pc, #200]	; (8002070 <HAL_GPIO_Init+0x350>)
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001fac:	4b30      	ldr	r3, [pc, #192]	; (8002070 <HAL_GPIO_Init+0x350>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fd0:	4a27      	ldr	r2, [pc, #156]	; (8002070 <HAL_GPIO_Init+0x350>)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001fd6:	4b26      	ldr	r3, [pc, #152]	; (8002070 <HAL_GPIO_Init+0x350>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ffa:	4a1d      	ldr	r2, [pc, #116]	; (8002070 <HAL_GPIO_Init+0x350>)
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002000:	4b1b      	ldr	r3, [pc, #108]	; (8002070 <HAL_GPIO_Init+0x350>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	43db      	mvns	r3, r3
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	4013      	ands	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d003      	beq.n	8002024 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002024:	4a12      	ldr	r2, [pc, #72]	; (8002070 <HAL_GPIO_Init+0x350>)
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	3301      	adds	r3, #1
 800202e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	fa22 f303 	lsr.w	r3, r2, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	f47f ae78 	bne.w	8001d30 <HAL_GPIO_Init+0x10>
  }
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	371c      	adds	r7, #28
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
 8002054:	40010000 	.word	0x40010000
 8002058:	48000400 	.word	0x48000400
 800205c:	48000800 	.word	0x48000800
 8002060:	48000c00 	.word	0x48000c00
 8002064:	48001000 	.word	0x48001000
 8002068:	48001400 	.word	0x48001400
 800206c:	48001800 	.word	0x48001800
 8002070:	40010400 	.word	0x40010400

08002074 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002078:	4b04      	ldr	r3, [pc, #16]	; (800208c <HAL_PWREx_GetVoltageRange+0x18>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002080:	4618      	mov	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	40007000 	.word	0x40007000

08002090 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800209e:	d130      	bne.n	8002102 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80020a0:	4b23      	ldr	r3, [pc, #140]	; (8002130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ac:	d038      	beq.n	8002120 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020ae:	4b20      	ldr	r3, [pc, #128]	; (8002130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020b6:	4a1e      	ldr	r2, [pc, #120]	; (8002130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020be:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2232      	movs	r2, #50	; 0x32
 80020c4:	fb02 f303 	mul.w	r3, r2, r3
 80020c8:	4a1b      	ldr	r2, [pc, #108]	; (8002138 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80020ca:	fba2 2303 	umull	r2, r3, r2, r3
 80020ce:	0c9b      	lsrs	r3, r3, #18
 80020d0:	3301      	adds	r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020d4:	e002      	b.n	80020dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	3b01      	subs	r3, #1
 80020da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020dc:	4b14      	ldr	r3, [pc, #80]	; (8002130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e8:	d102      	bne.n	80020f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1f2      	bne.n	80020d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020f0:	4b0f      	ldr	r3, [pc, #60]	; (8002130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020f2:	695b      	ldr	r3, [r3, #20]
 80020f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020fc:	d110      	bne.n	8002120 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e00f      	b.n	8002122 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002102:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800210a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800210e:	d007      	beq.n	8002120 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002110:	4b07      	ldr	r3, [pc, #28]	; (8002130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002118:	4a05      	ldr	r2, [pc, #20]	; (8002130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800211a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800211e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3714      	adds	r7, #20
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40007000 	.word	0x40007000
 8002134:	20000000 	.word	0x20000000
 8002138:	431bde83 	.word	0x431bde83

0800213c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e3d8      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800214e:	4b97      	ldr	r3, [pc, #604]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f003 030c 	and.w	r3, r3, #12
 8002156:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002158:	4b94      	ldr	r3, [pc, #592]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	f003 0303 	and.w	r3, r3, #3
 8002160:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0310 	and.w	r3, r3, #16
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 80e4 	beq.w	8002338 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d007      	beq.n	8002186 <HAL_RCC_OscConfig+0x4a>
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	2b0c      	cmp	r3, #12
 800217a:	f040 808b 	bne.w	8002294 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	2b01      	cmp	r3, #1
 8002182:	f040 8087 	bne.w	8002294 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002186:	4b89      	ldr	r3, [pc, #548]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d005      	beq.n	800219e <HAL_RCC_OscConfig+0x62>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e3b0      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a1a      	ldr	r2, [r3, #32]
 80021a2:	4b82      	ldr	r3, [pc, #520]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d004      	beq.n	80021b8 <HAL_RCC_OscConfig+0x7c>
 80021ae:	4b7f      	ldr	r3, [pc, #508]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021b6:	e005      	b.n	80021c4 <HAL_RCC_OscConfig+0x88>
 80021b8:	4b7c      	ldr	r3, [pc, #496]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80021ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021be:	091b      	lsrs	r3, r3, #4
 80021c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d223      	bcs.n	8002210 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f000 fd43 	bl	8002c58 <RCC_SetFlashLatencyFromMSIRange>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e391      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021dc:	4b73      	ldr	r3, [pc, #460]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a72      	ldr	r2, [pc, #456]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80021e2:	f043 0308 	orr.w	r3, r3, #8
 80021e6:	6013      	str	r3, [r2, #0]
 80021e8:	4b70      	ldr	r3, [pc, #448]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	496d      	ldr	r1, [pc, #436]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021fa:	4b6c      	ldr	r3, [pc, #432]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69db      	ldr	r3, [r3, #28]
 8002206:	021b      	lsls	r3, r3, #8
 8002208:	4968      	ldr	r1, [pc, #416]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800220a:	4313      	orrs	r3, r2
 800220c:	604b      	str	r3, [r1, #4]
 800220e:	e025      	b.n	800225c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002210:	4b66      	ldr	r3, [pc, #408]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a65      	ldr	r2, [pc, #404]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002216:	f043 0308 	orr.w	r3, r3, #8
 800221a:	6013      	str	r3, [r2, #0]
 800221c:	4b63      	ldr	r3, [pc, #396]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	4960      	ldr	r1, [pc, #384]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800222a:	4313      	orrs	r3, r2
 800222c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800222e:	4b5f      	ldr	r3, [pc, #380]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	021b      	lsls	r3, r3, #8
 800223c:	495b      	ldr	r1, [pc, #364]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800223e:	4313      	orrs	r3, r2
 8002240:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d109      	bne.n	800225c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	4618      	mov	r0, r3
 800224e:	f000 fd03 	bl	8002c58 <RCC_SetFlashLatencyFromMSIRange>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e351      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800225c:	f000 fc38 	bl	8002ad0 <HAL_RCC_GetSysClockFreq>
 8002260:	4602      	mov	r2, r0
 8002262:	4b52      	ldr	r3, [pc, #328]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	091b      	lsrs	r3, r3, #4
 8002268:	f003 030f 	and.w	r3, r3, #15
 800226c:	4950      	ldr	r1, [pc, #320]	; (80023b0 <HAL_RCC_OscConfig+0x274>)
 800226e:	5ccb      	ldrb	r3, [r1, r3]
 8002270:	f003 031f 	and.w	r3, r3, #31
 8002274:	fa22 f303 	lsr.w	r3, r2, r3
 8002278:	4a4e      	ldr	r2, [pc, #312]	; (80023b4 <HAL_RCC_OscConfig+0x278>)
 800227a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800227c:	4b4e      	ldr	r3, [pc, #312]	; (80023b8 <HAL_RCC_OscConfig+0x27c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fb3d 	bl	8001900 <HAL_InitTick>
 8002286:	4603      	mov	r3, r0
 8002288:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d052      	beq.n	8002336 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	e335      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d032      	beq.n	8002302 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800229c:	4b43      	ldr	r3, [pc, #268]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a42      	ldr	r2, [pc, #264]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80022a2:	f043 0301 	orr.w	r3, r3, #1
 80022a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022a8:	f7ff fb7a 	bl	80019a0 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022b0:	f7ff fb76 	bl	80019a0 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e31e      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022c2:	4b3a      	ldr	r3, [pc, #232]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d0f0      	beq.n	80022b0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022ce:	4b37      	ldr	r3, [pc, #220]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a36      	ldr	r2, [pc, #216]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80022d4:	f043 0308 	orr.w	r3, r3, #8
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	4b34      	ldr	r3, [pc, #208]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	4931      	ldr	r1, [pc, #196]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022ec:	4b2f      	ldr	r3, [pc, #188]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	021b      	lsls	r3, r3, #8
 80022fa:	492c      	ldr	r1, [pc, #176]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	604b      	str	r3, [r1, #4]
 8002300:	e01a      	b.n	8002338 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002302:	4b2a      	ldr	r3, [pc, #168]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a29      	ldr	r2, [pc, #164]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002308:	f023 0301 	bic.w	r3, r3, #1
 800230c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800230e:	f7ff fb47 	bl	80019a0 <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002316:	f7ff fb43 	bl	80019a0 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e2eb      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002328:	4b20      	ldr	r3, [pc, #128]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1f0      	bne.n	8002316 <HAL_RCC_OscConfig+0x1da>
 8002334:	e000      	b.n	8002338 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002336:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b00      	cmp	r3, #0
 8002342:	d074      	beq.n	800242e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	2b08      	cmp	r3, #8
 8002348:	d005      	beq.n	8002356 <HAL_RCC_OscConfig+0x21a>
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	2b0c      	cmp	r3, #12
 800234e:	d10e      	bne.n	800236e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	2b03      	cmp	r3, #3
 8002354:	d10b      	bne.n	800236e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002356:	4b15      	ldr	r3, [pc, #84]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d064      	beq.n	800242c <HAL_RCC_OscConfig+0x2f0>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d160      	bne.n	800242c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e2c8      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002376:	d106      	bne.n	8002386 <HAL_RCC_OscConfig+0x24a>
 8002378:	4b0c      	ldr	r3, [pc, #48]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a0b      	ldr	r2, [pc, #44]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800237e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002382:	6013      	str	r3, [r2, #0]
 8002384:	e026      	b.n	80023d4 <HAL_RCC_OscConfig+0x298>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800238e:	d115      	bne.n	80023bc <HAL_RCC_OscConfig+0x280>
 8002390:	4b06      	ldr	r3, [pc, #24]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a05      	ldr	r2, [pc, #20]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 8002396:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800239a:	6013      	str	r3, [r2, #0]
 800239c:	4b03      	ldr	r3, [pc, #12]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a02      	ldr	r2, [pc, #8]	; (80023ac <HAL_RCC_OscConfig+0x270>)
 80023a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023a6:	6013      	str	r3, [r2, #0]
 80023a8:	e014      	b.n	80023d4 <HAL_RCC_OscConfig+0x298>
 80023aa:	bf00      	nop
 80023ac:	40021000 	.word	0x40021000
 80023b0:	08008bcc 	.word	0x08008bcc
 80023b4:	20000000 	.word	0x20000000
 80023b8:	20000004 	.word	0x20000004
 80023bc:	4ba0      	ldr	r3, [pc, #640]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a9f      	ldr	r2, [pc, #636]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80023c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023c6:	6013      	str	r3, [r2, #0]
 80023c8:	4b9d      	ldr	r3, [pc, #628]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a9c      	ldr	r2, [pc, #624]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80023ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d013      	beq.n	8002404 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023dc:	f7ff fae0 	bl	80019a0 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e4:	f7ff fadc 	bl	80019a0 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b64      	cmp	r3, #100	; 0x64
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e284      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023f6:	4b92      	ldr	r3, [pc, #584]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d0f0      	beq.n	80023e4 <HAL_RCC_OscConfig+0x2a8>
 8002402:	e014      	b.n	800242e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002404:	f7ff facc 	bl	80019a0 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800240c:	f7ff fac8 	bl	80019a0 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b64      	cmp	r3, #100	; 0x64
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e270      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800241e:	4b88      	ldr	r3, [pc, #544]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f0      	bne.n	800240c <HAL_RCC_OscConfig+0x2d0>
 800242a:	e000      	b.n	800242e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800242c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d060      	beq.n	80024fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	2b04      	cmp	r3, #4
 800243e:	d005      	beq.n	800244c <HAL_RCC_OscConfig+0x310>
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	2b0c      	cmp	r3, #12
 8002444:	d119      	bne.n	800247a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	2b02      	cmp	r3, #2
 800244a:	d116      	bne.n	800247a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800244c:	4b7c      	ldr	r3, [pc, #496]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002454:	2b00      	cmp	r3, #0
 8002456:	d005      	beq.n	8002464 <HAL_RCC_OscConfig+0x328>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e24d      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002464:	4b76      	ldr	r3, [pc, #472]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	061b      	lsls	r3, r3, #24
 8002472:	4973      	ldr	r1, [pc, #460]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002474:	4313      	orrs	r3, r2
 8002476:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002478:	e040      	b.n	80024fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d023      	beq.n	80024ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002482:	4b6f      	ldr	r3, [pc, #444]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a6e      	ldr	r2, [pc, #440]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800248c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800248e:	f7ff fa87 	bl	80019a0 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002496:	f7ff fa83 	bl	80019a0 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e22b      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024a8:	4b65      	ldr	r3, [pc, #404]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024b4:	4b62      	ldr	r3, [pc, #392]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	691b      	ldr	r3, [r3, #16]
 80024c0:	061b      	lsls	r3, r3, #24
 80024c2:	495f      	ldr	r1, [pc, #380]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	604b      	str	r3, [r1, #4]
 80024c8:	e018      	b.n	80024fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024ca:	4b5d      	ldr	r3, [pc, #372]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a5c      	ldr	r2, [pc, #368]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80024d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d6:	f7ff fa63 	bl	80019a0 <HAL_GetTick>
 80024da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024dc:	e008      	b.n	80024f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024de:	f7ff fa5f 	bl	80019a0 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e207      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024f0:	4b53      	ldr	r3, [pc, #332]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1f0      	bne.n	80024de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0308 	and.w	r3, r3, #8
 8002504:	2b00      	cmp	r3, #0
 8002506:	d03c      	beq.n	8002582 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	695b      	ldr	r3, [r3, #20]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d01c      	beq.n	800254a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002510:	4b4b      	ldr	r3, [pc, #300]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002516:	4a4a      	ldr	r2, [pc, #296]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002518:	f043 0301 	orr.w	r3, r3, #1
 800251c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002520:	f7ff fa3e 	bl	80019a0 <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002528:	f7ff fa3a 	bl	80019a0 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e1e2      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800253a:	4b41      	ldr	r3, [pc, #260]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 800253c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0ef      	beq.n	8002528 <HAL_RCC_OscConfig+0x3ec>
 8002548:	e01b      	b.n	8002582 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800254a:	4b3d      	ldr	r3, [pc, #244]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 800254c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002550:	4a3b      	ldr	r2, [pc, #236]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002552:	f023 0301 	bic.w	r3, r3, #1
 8002556:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800255a:	f7ff fa21 	bl	80019a0 <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002562:	f7ff fa1d 	bl	80019a0 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e1c5      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002574:	4b32      	ldr	r3, [pc, #200]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002576:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1ef      	bne.n	8002562 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0304 	and.w	r3, r3, #4
 800258a:	2b00      	cmp	r3, #0
 800258c:	f000 80a6 	beq.w	80026dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002590:	2300      	movs	r3, #0
 8002592:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002594:	4b2a      	ldr	r3, [pc, #168]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10d      	bne.n	80025bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025a0:	4b27      	ldr	r3, [pc, #156]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80025a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a4:	4a26      	ldr	r2, [pc, #152]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80025a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025aa:	6593      	str	r3, [r2, #88]	; 0x58
 80025ac:	4b24      	ldr	r3, [pc, #144]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 80025ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b4:	60bb      	str	r3, [r7, #8]
 80025b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025b8:	2301      	movs	r3, #1
 80025ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025bc:	4b21      	ldr	r3, [pc, #132]	; (8002644 <HAL_RCC_OscConfig+0x508>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d118      	bne.n	80025fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025c8:	4b1e      	ldr	r3, [pc, #120]	; (8002644 <HAL_RCC_OscConfig+0x508>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a1d      	ldr	r2, [pc, #116]	; (8002644 <HAL_RCC_OscConfig+0x508>)
 80025ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025d4:	f7ff f9e4 	bl	80019a0 <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025dc:	f7ff f9e0 	bl	80019a0 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e188      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025ee:	4b15      	ldr	r3, [pc, #84]	; (8002644 <HAL_RCC_OscConfig+0x508>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d0f0      	beq.n	80025dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d108      	bne.n	8002614 <HAL_RCC_OscConfig+0x4d8>
 8002602:	4b0f      	ldr	r3, [pc, #60]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002608:	4a0d      	ldr	r2, [pc, #52]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002612:	e029      	b.n	8002668 <HAL_RCC_OscConfig+0x52c>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	2b05      	cmp	r3, #5
 800261a:	d115      	bne.n	8002648 <HAL_RCC_OscConfig+0x50c>
 800261c:	4b08      	ldr	r3, [pc, #32]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 800261e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002622:	4a07      	ldr	r2, [pc, #28]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002624:	f043 0304 	orr.w	r3, r3, #4
 8002628:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 800262e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002632:	4a03      	ldr	r2, [pc, #12]	; (8002640 <HAL_RCC_OscConfig+0x504>)
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800263c:	e014      	b.n	8002668 <HAL_RCC_OscConfig+0x52c>
 800263e:	bf00      	nop
 8002640:	40021000 	.word	0x40021000
 8002644:	40007000 	.word	0x40007000
 8002648:	4b91      	ldr	r3, [pc, #580]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 800264a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264e:	4a90      	ldr	r2, [pc, #576]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002650:	f023 0301 	bic.w	r3, r3, #1
 8002654:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002658:	4b8d      	ldr	r3, [pc, #564]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 800265a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800265e:	4a8c      	ldr	r2, [pc, #560]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002660:	f023 0304 	bic.w	r3, r3, #4
 8002664:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d016      	beq.n	800269e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002670:	f7ff f996 	bl	80019a0 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002676:	e00a      	b.n	800268e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002678:	f7ff f992 	bl	80019a0 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	f241 3288 	movw	r2, #5000	; 0x1388
 8002686:	4293      	cmp	r3, r2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e138      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800268e:	4b80      	ldr	r3, [pc, #512]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002690:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0ed      	beq.n	8002678 <HAL_RCC_OscConfig+0x53c>
 800269c:	e015      	b.n	80026ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269e:	f7ff f97f 	bl	80019a0 <HAL_GetTick>
 80026a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026a4:	e00a      	b.n	80026bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a6:	f7ff f97b 	bl	80019a0 <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e121      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026bc:	4b74      	ldr	r3, [pc, #464]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 80026be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1ed      	bne.n	80026a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026ca:	7ffb      	ldrb	r3, [r7, #31]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d105      	bne.n	80026dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026d0:	4b6f      	ldr	r3, [pc, #444]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 80026d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d4:	4a6e      	ldr	r2, [pc, #440]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 80026d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026da:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 810c 	beq.w	80028fe <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	f040 80d4 	bne.w	8002898 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026f0:	4b67      	ldr	r3, [pc, #412]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 0203 	and.w	r2, r3, #3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002700:	429a      	cmp	r2, r3
 8002702:	d130      	bne.n	8002766 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	3b01      	subs	r3, #1
 8002710:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002712:	429a      	cmp	r2, r3
 8002714:	d127      	bne.n	8002766 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002720:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002722:	429a      	cmp	r2, r3
 8002724:	d11f      	bne.n	8002766 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002730:	2a07      	cmp	r2, #7
 8002732:	bf14      	ite	ne
 8002734:	2201      	movne	r2, #1
 8002736:	2200      	moveq	r2, #0
 8002738:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800273a:	4293      	cmp	r3, r2
 800273c:	d113      	bne.n	8002766 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002748:	085b      	lsrs	r3, r3, #1
 800274a:	3b01      	subs	r3, #1
 800274c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800274e:	429a      	cmp	r2, r3
 8002750:	d109      	bne.n	8002766 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	085b      	lsrs	r3, r3, #1
 800275e:	3b01      	subs	r3, #1
 8002760:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002762:	429a      	cmp	r2, r3
 8002764:	d06e      	beq.n	8002844 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	2b0c      	cmp	r3, #12
 800276a:	d069      	beq.n	8002840 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800276c:	4b48      	ldr	r3, [pc, #288]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d105      	bne.n	8002784 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002778:	4b45      	ldr	r3, [pc, #276]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0bb      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002788:	4b41      	ldr	r3, [pc, #260]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a40      	ldr	r2, [pc, #256]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 800278e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002792:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002794:	f7ff f904 	bl	80019a0 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800279c:	f7ff f900 	bl	80019a0 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e0a8      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027ae:	4b38      	ldr	r3, [pc, #224]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f0      	bne.n	800279c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027ba:	4b35      	ldr	r3, [pc, #212]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 80027bc:	68da      	ldr	r2, [r3, #12]
 80027be:	4b35      	ldr	r3, [pc, #212]	; (8002894 <HAL_RCC_OscConfig+0x758>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027ca:	3a01      	subs	r2, #1
 80027cc:	0112      	lsls	r2, r2, #4
 80027ce:	4311      	orrs	r1, r2
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027d4:	0212      	lsls	r2, r2, #8
 80027d6:	4311      	orrs	r1, r2
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80027dc:	0852      	lsrs	r2, r2, #1
 80027de:	3a01      	subs	r2, #1
 80027e0:	0552      	lsls	r2, r2, #21
 80027e2:	4311      	orrs	r1, r2
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80027e8:	0852      	lsrs	r2, r2, #1
 80027ea:	3a01      	subs	r2, #1
 80027ec:	0652      	lsls	r2, r2, #25
 80027ee:	4311      	orrs	r1, r2
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80027f4:	0912      	lsrs	r2, r2, #4
 80027f6:	0452      	lsls	r2, r2, #17
 80027f8:	430a      	orrs	r2, r1
 80027fa:	4925      	ldr	r1, [pc, #148]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002800:	4b23      	ldr	r3, [pc, #140]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a22      	ldr	r2, [pc, #136]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002806:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800280a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800280c:	4b20      	ldr	r3, [pc, #128]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	4a1f      	ldr	r2, [pc, #124]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002812:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002816:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002818:	f7ff f8c2 	bl	80019a0 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002820:	f7ff f8be 	bl	80019a0 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e066      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002832:	4b17      	ldr	r3, [pc, #92]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800283e:	e05e      	b.n	80028fe <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e05d      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002844:	4b12      	ldr	r3, [pc, #72]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d156      	bne.n	80028fe <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002850:	4b0f      	ldr	r3, [pc, #60]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a0e      	ldr	r2, [pc, #56]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002856:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800285a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800285c:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	4a0b      	ldr	r2, [pc, #44]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002862:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002866:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002868:	f7ff f89a 	bl	80019a0 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002870:	f7ff f896 	bl	80019a0 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e03e      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002882:	4b03      	ldr	r3, [pc, #12]	; (8002890 <HAL_RCC_OscConfig+0x754>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0f0      	beq.n	8002870 <HAL_RCC_OscConfig+0x734>
 800288e:	e036      	b.n	80028fe <HAL_RCC_OscConfig+0x7c2>
 8002890:	40021000 	.word	0x40021000
 8002894:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2b0c      	cmp	r3, #12
 800289c:	d02d      	beq.n	80028fa <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800289e:	4b1a      	ldr	r3, [pc, #104]	; (8002908 <HAL_RCC_OscConfig+0x7cc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a19      	ldr	r2, [pc, #100]	; (8002908 <HAL_RCC_OscConfig+0x7cc>)
 80028a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028a8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80028aa:	4b17      	ldr	r3, [pc, #92]	; (8002908 <HAL_RCC_OscConfig+0x7cc>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d105      	bne.n	80028c2 <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80028b6:	4b14      	ldr	r3, [pc, #80]	; (8002908 <HAL_RCC_OscConfig+0x7cc>)
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	4a13      	ldr	r2, [pc, #76]	; (8002908 <HAL_RCC_OscConfig+0x7cc>)
 80028bc:	f023 0303 	bic.w	r3, r3, #3
 80028c0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80028c2:	4b11      	ldr	r3, [pc, #68]	; (8002908 <HAL_RCC_OscConfig+0x7cc>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	4a10      	ldr	r2, [pc, #64]	; (8002908 <HAL_RCC_OscConfig+0x7cc>)
 80028c8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80028cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028d0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d2:	f7ff f865 	bl	80019a0 <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028da:	f7ff f861 	bl	80019a0 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e009      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ec:	4b06      	ldr	r3, [pc, #24]	; (8002908 <HAL_RCC_OscConfig+0x7cc>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1f0      	bne.n	80028da <HAL_RCC_OscConfig+0x79e>
 80028f8:	e001      	b.n	80028fe <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e000      	b.n	8002900 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
}
 8002900:	4618      	mov	r0, r3
 8002902:	3720      	adds	r7, #32
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40021000 	.word	0x40021000

0800290c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e0c8      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002920:	4b66      	ldr	r3, [pc, #408]	; (8002abc <HAL_RCC_ClockConfig+0x1b0>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	d910      	bls.n	8002950 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800292e:	4b63      	ldr	r3, [pc, #396]	; (8002abc <HAL_RCC_ClockConfig+0x1b0>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f023 0207 	bic.w	r2, r3, #7
 8002936:	4961      	ldr	r1, [pc, #388]	; (8002abc <HAL_RCC_ClockConfig+0x1b0>)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	4313      	orrs	r3, r2
 800293c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800293e:	4b5f      	ldr	r3, [pc, #380]	; (8002abc <HAL_RCC_ClockConfig+0x1b0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	429a      	cmp	r2, r3
 800294a:	d001      	beq.n	8002950 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e0b0      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d04c      	beq.n	80029f6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b03      	cmp	r3, #3
 8002962:	d107      	bne.n	8002974 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002964:	4b56      	ldr	r3, [pc, #344]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d121      	bne.n	80029b4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e09e      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	2b02      	cmp	r3, #2
 800297a:	d107      	bne.n	800298c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800297c:	4b50      	ldr	r3, [pc, #320]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d115      	bne.n	80029b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e092      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d107      	bne.n	80029a4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002994:	4b4a      	ldr	r3, [pc, #296]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d109      	bne.n	80029b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e086      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029a4:	4b46      	ldr	r3, [pc, #280]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e07e      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029b4:	4b42      	ldr	r3, [pc, #264]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f023 0203 	bic.w	r2, r3, #3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	493f      	ldr	r1, [pc, #252]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029c6:	f7fe ffeb 	bl	80019a0 <HAL_GetTick>
 80029ca:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029cc:	e00a      	b.n	80029e4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ce:	f7fe ffe7 	bl	80019a0 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029dc:	4293      	cmp	r3, r2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e066      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e4:	4b36      	ldr	r3, [pc, #216]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 020c 	and.w	r2, r3, #12
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d1eb      	bne.n	80029ce <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d008      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a02:	4b2f      	ldr	r3, [pc, #188]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	492c      	ldr	r1, [pc, #176]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a14:	4b29      	ldr	r3, [pc, #164]	; (8002abc <HAL_RCC_ClockConfig+0x1b0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d210      	bcs.n	8002a44 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b26      	ldr	r3, [pc, #152]	; (8002abc <HAL_RCC_ClockConfig+0x1b0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f023 0207 	bic.w	r2, r3, #7
 8002a2a:	4924      	ldr	r1, [pc, #144]	; (8002abc <HAL_RCC_ClockConfig+0x1b0>)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a32:	4b22      	ldr	r3, [pc, #136]	; (8002abc <HAL_RCC_ClockConfig+0x1b0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d001      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e036      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d008      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a50:	4b1b      	ldr	r3, [pc, #108]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	4918      	ldr	r1, [pc, #96]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0308 	and.w	r3, r3, #8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d009      	beq.n	8002a82 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a6e:	4b14      	ldr	r3, [pc, #80]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	4910      	ldr	r1, [pc, #64]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a82:	f000 f825 	bl	8002ad0 <HAL_RCC_GetSysClockFreq>
 8002a86:	4602      	mov	r2, r0
 8002a88:	4b0d      	ldr	r3, [pc, #52]	; (8002ac0 <HAL_RCC_ClockConfig+0x1b4>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	091b      	lsrs	r3, r3, #4
 8002a8e:	f003 030f 	and.w	r3, r3, #15
 8002a92:	490c      	ldr	r1, [pc, #48]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a94:	5ccb      	ldrb	r3, [r1, r3]
 8002a96:	f003 031f 	and.w	r3, r3, #31
 8002a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a9e:	4a0a      	ldr	r2, [pc, #40]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002aa2:	4b0a      	ldr	r3, [pc, #40]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7fe ff2a 	bl	8001900 <HAL_InitTick>
 8002aac:	4603      	mov	r3, r0
 8002aae:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ab0:	7afb      	ldrb	r3, [r7, #11]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40022000 	.word	0x40022000
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	08008bcc 	.word	0x08008bcc
 8002ac8:	20000000 	.word	0x20000000
 8002acc:	20000004 	.word	0x20000004

08002ad0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b089      	sub	sp, #36	; 0x24
 8002ad4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	61fb      	str	r3, [r7, #28]
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ade:	4b3e      	ldr	r3, [pc, #248]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f003 030c 	and.w	r3, r3, #12
 8002ae6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ae8:	4b3b      	ldr	r3, [pc, #236]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	f003 0303 	and.w	r3, r3, #3
 8002af0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d005      	beq.n	8002b04 <HAL_RCC_GetSysClockFreq+0x34>
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	2b0c      	cmp	r3, #12
 8002afc:	d121      	bne.n	8002b42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d11e      	bne.n	8002b42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b04:	4b34      	ldr	r3, [pc, #208]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d107      	bne.n	8002b20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b10:	4b31      	ldr	r3, [pc, #196]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b16:	0a1b      	lsrs	r3, r3, #8
 8002b18:	f003 030f 	and.w	r3, r3, #15
 8002b1c:	61fb      	str	r3, [r7, #28]
 8002b1e:	e005      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b20:	4b2d      	ldr	r3, [pc, #180]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	091b      	lsrs	r3, r3, #4
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b2c:	4a2b      	ldr	r2, [pc, #172]	; (8002bdc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10d      	bne.n	8002b58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b40:	e00a      	b.n	8002b58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d102      	bne.n	8002b4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b48:	4b25      	ldr	r3, [pc, #148]	; (8002be0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b4a:	61bb      	str	r3, [r7, #24]
 8002b4c:	e004      	b.n	8002b58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	d101      	bne.n	8002b58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b54:	4b23      	ldr	r3, [pc, #140]	; (8002be4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	2b0c      	cmp	r3, #12
 8002b5c:	d134      	bne.n	8002bc8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b5e:	4b1e      	ldr	r3, [pc, #120]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	f003 0303 	and.w	r3, r3, #3
 8002b66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d003      	beq.n	8002b76 <HAL_RCC_GetSysClockFreq+0xa6>
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	2b03      	cmp	r3, #3
 8002b72:	d003      	beq.n	8002b7c <HAL_RCC_GetSysClockFreq+0xac>
 8002b74:	e005      	b.n	8002b82 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b76:	4b1a      	ldr	r3, [pc, #104]	; (8002be0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b78:	617b      	str	r3, [r7, #20]
      break;
 8002b7a:	e005      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b7c:	4b19      	ldr	r3, [pc, #100]	; (8002be4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b7e:	617b      	str	r3, [r7, #20]
      break;
 8002b80:	e002      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	617b      	str	r3, [r7, #20]
      break;
 8002b86:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b88:	4b13      	ldr	r3, [pc, #76]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	091b      	lsrs	r3, r3, #4
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	3301      	adds	r3, #1
 8002b94:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b96:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	0a1b      	lsrs	r3, r3, #8
 8002b9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	fb03 f202 	mul.w	r2, r3, r2
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bae:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	0e5b      	lsrs	r3, r3, #25
 8002bb4:	f003 0303 	and.w	r3, r3, #3
 8002bb8:	3301      	adds	r3, #1
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002bc8:	69bb      	ldr	r3, [r7, #24]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3724      	adds	r7, #36	; 0x24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	08008be4 	.word	0x08008be4
 8002be0:	00f42400 	.word	0x00f42400
 8002be4:	007a1200 	.word	0x007a1200

08002be8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bec:	4b03      	ldr	r3, [pc, #12]	; (8002bfc <HAL_RCC_GetHCLKFreq+0x14>)
 8002bee:	681b      	ldr	r3, [r3, #0]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20000000 	.word	0x20000000

08002c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c04:	f7ff fff0 	bl	8002be8 <HAL_RCC_GetHCLKFreq>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	0a1b      	lsrs	r3, r3, #8
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	4904      	ldr	r1, [pc, #16]	; (8002c28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c16:	5ccb      	ldrb	r3, [r1, r3]
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40021000 	.word	0x40021000
 8002c28:	08008bdc 	.word	0x08008bdc

08002c2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c30:	f7ff ffda 	bl	8002be8 <HAL_RCC_GetHCLKFreq>
 8002c34:	4602      	mov	r2, r0
 8002c36:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	0adb      	lsrs	r3, r3, #11
 8002c3c:	f003 0307 	and.w	r3, r3, #7
 8002c40:	4904      	ldr	r1, [pc, #16]	; (8002c54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c42:	5ccb      	ldrb	r3, [r1, r3]
 8002c44:	f003 031f 	and.w	r3, r3, #31
 8002c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40021000 	.word	0x40021000
 8002c54:	08008bdc 	.word	0x08008bdc

08002c58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c60:	2300      	movs	r3, #0
 8002c62:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c64:	4b2a      	ldr	r3, [pc, #168]	; (8002d10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c70:	f7ff fa00 	bl	8002074 <HAL_PWREx_GetVoltageRange>
 8002c74:	6178      	str	r0, [r7, #20]
 8002c76:	e014      	b.n	8002ca2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c78:	4b25      	ldr	r3, [pc, #148]	; (8002d10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7c:	4a24      	ldr	r2, [pc, #144]	; (8002d10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c82:	6593      	str	r3, [r2, #88]	; 0x58
 8002c84:	4b22      	ldr	r3, [pc, #136]	; (8002d10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c90:	f7ff f9f0 	bl	8002074 <HAL_PWREx_GetVoltageRange>
 8002c94:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c96:	4b1e      	ldr	r3, [pc, #120]	; (8002d10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c9a:	4a1d      	ldr	r2, [pc, #116]	; (8002d10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ca0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ca8:	d10b      	bne.n	8002cc2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b80      	cmp	r3, #128	; 0x80
 8002cae:	d919      	bls.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2ba0      	cmp	r3, #160	; 0xa0
 8002cb4:	d902      	bls.n	8002cbc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	613b      	str	r3, [r7, #16]
 8002cba:	e013      	b.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	e010      	b.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b80      	cmp	r3, #128	; 0x80
 8002cc6:	d902      	bls.n	8002cce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002cc8:	2303      	movs	r3, #3
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	e00a      	b.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b80      	cmp	r3, #128	; 0x80
 8002cd2:	d102      	bne.n	8002cda <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	613b      	str	r3, [r7, #16]
 8002cd8:	e004      	b.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2b70      	cmp	r3, #112	; 0x70
 8002cde:	d101      	bne.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ce4:	4b0b      	ldr	r3, [pc, #44]	; (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f023 0207 	bic.w	r2, r3, #7
 8002cec:	4909      	ldr	r1, [pc, #36]	; (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002cf4:	4b07      	ldr	r3, [pc, #28]	; (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0307 	and.w	r3, r3, #7
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d001      	beq.n	8002d06 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40021000 	.word	0x40021000
 8002d14:	40022000 	.word	0x40022000

08002d18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d20:	2300      	movs	r3, #0
 8002d22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d24:	2300      	movs	r3, #0
 8002d26:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d041      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d38:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d3c:	d02a      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002d3e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d42:	d824      	bhi.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d48:	d008      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002d4a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d4e:	d81e      	bhi.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00a      	beq.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002d54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d58:	d010      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d5a:	e018      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d5c:	4b86      	ldr	r3, [pc, #536]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	4a85      	ldr	r2, [pc, #532]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d66:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d68:	e015      	b.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	2100      	movs	r1, #0
 8002d70:	4618      	mov	r0, r3
 8002d72:	f000 fabb 	bl	80032ec <RCCEx_PLLSAI1_Config>
 8002d76:	4603      	mov	r3, r0
 8002d78:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d7a:	e00c      	b.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3320      	adds	r3, #32
 8002d80:	2100      	movs	r1, #0
 8002d82:	4618      	mov	r0, r3
 8002d84:	f000 fba6 	bl	80034d4 <RCCEx_PLLSAI2_Config>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d8c:	e003      	b.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	74fb      	strb	r3, [r7, #19]
      break;
 8002d92:	e000      	b.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d96:	7cfb      	ldrb	r3, [r7, #19]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10b      	bne.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d9c:	4b76      	ldr	r3, [pc, #472]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002daa:	4973      	ldr	r1, [pc, #460]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002db2:	e001      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db4:	7cfb      	ldrb	r3, [r7, #19]
 8002db6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d041      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dc8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002dcc:	d02a      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002dce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002dd2:	d824      	bhi.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002dd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002dd8:	d008      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002dda:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002dde:	d81e      	bhi.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00a      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002de4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002de8:	d010      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002dea:	e018      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dec:	4b62      	ldr	r3, [pc, #392]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	4a61      	ldr	r2, [pc, #388]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002df2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002df8:	e015      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 fa73 	bl	80032ec <RCCEx_PLLSAI1_Config>
 8002e06:	4603      	mov	r3, r0
 8002e08:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e0a:	e00c      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3320      	adds	r3, #32
 8002e10:	2100      	movs	r1, #0
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 fb5e 	bl	80034d4 <RCCEx_PLLSAI2_Config>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e1c:	e003      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	74fb      	strb	r3, [r7, #19]
      break;
 8002e22:	e000      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002e24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e26:	7cfb      	ldrb	r3, [r7, #19]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10b      	bne.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e2c:	4b52      	ldr	r3, [pc, #328]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e32:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e3a:	494f      	ldr	r1, [pc, #316]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e42:	e001      	b.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e44:	7cfb      	ldrb	r3, [r7, #19]
 8002e46:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 80a0 	beq.w	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e56:	2300      	movs	r3, #0
 8002e58:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e5a:	4b47      	ldr	r3, [pc, #284]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d101      	bne.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e66:	2301      	movs	r3, #1
 8002e68:	e000      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00d      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e70:	4b41      	ldr	r3, [pc, #260]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e74:	4a40      	ldr	r2, [pc, #256]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e7a:	6593      	str	r3, [r2, #88]	; 0x58
 8002e7c:	4b3e      	ldr	r3, [pc, #248]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e84:	60bb      	str	r3, [r7, #8]
 8002e86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e8c:	4b3b      	ldr	r3, [pc, #236]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a3a      	ldr	r2, [pc, #232]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e98:	f7fe fd82 	bl	80019a0 <HAL_GetTick>
 8002e9c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e9e:	e009      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea0:	f7fe fd7e 	bl	80019a0 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d902      	bls.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	74fb      	strb	r3, [r7, #19]
        break;
 8002eb2:	e005      	b.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002eb4:	4b31      	ldr	r3, [pc, #196]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d0ef      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ec0:	7cfb      	ldrb	r3, [r7, #19]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d15c      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ec6:	4b2c      	ldr	r3, [pc, #176]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ecc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ed0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d01f      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d019      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ee4:	4b24      	ldr	r3, [pc, #144]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ef0:	4b21      	ldr	r3, [pc, #132]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef6:	4a20      	ldr	r2, [pc, #128]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002efc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f00:	4b1d      	ldr	r3, [pc, #116]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f06:	4a1c      	ldr	r2, [pc, #112]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f10:	4a19      	ldr	r2, [pc, #100]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d016      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f22:	f7fe fd3d 	bl	80019a0 <HAL_GetTick>
 8002f26:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f28:	e00b      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2a:	f7fe fd39 	bl	80019a0 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d902      	bls.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	74fb      	strb	r3, [r7, #19]
            break;
 8002f40:	e006      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f42:	4b0d      	ldr	r3, [pc, #52]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d0ec      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002f50:	7cfb      	ldrb	r3, [r7, #19]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10c      	bne.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f56:	4b08      	ldr	r3, [pc, #32]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f66:	4904      	ldr	r1, [pc, #16]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f6e:	e009      	b.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f70:	7cfb      	ldrb	r3, [r7, #19]
 8002f72:	74bb      	strb	r3, [r7, #18]
 8002f74:	e006      	b.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f76:	bf00      	nop
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f80:	7cfb      	ldrb	r3, [r7, #19]
 8002f82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f84:	7c7b      	ldrb	r3, [r7, #17]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d105      	bne.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f8a:	4b9e      	ldr	r3, [pc, #632]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8e:	4a9d      	ldr	r2, [pc, #628]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f94:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00a      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fa2:	4b98      	ldr	r3, [pc, #608]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fa8:	f023 0203 	bic.w	r2, r3, #3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fb0:	4994      	ldr	r1, [pc, #592]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00a      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fc4:	4b8f      	ldr	r3, [pc, #572]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fca:	f023 020c 	bic.w	r2, r3, #12
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd2:	498c      	ldr	r1, [pc, #560]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0304 	and.w	r3, r3, #4
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00a      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fe6:	4b87      	ldr	r3, [pc, #540]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff4:	4983      	ldr	r1, [pc, #524]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00a      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003008:	4b7e      	ldr	r3, [pc, #504]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800300e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003016:	497b      	ldr	r1, [pc, #492]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003018:	4313      	orrs	r3, r2
 800301a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0310 	and.w	r3, r3, #16
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00a      	beq.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800302a:	4b76      	ldr	r3, [pc, #472]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003030:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003038:	4972      	ldr	r1, [pc, #456]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303a:	4313      	orrs	r3, r2
 800303c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0320 	and.w	r3, r3, #32
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00a      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800304c:	4b6d      	ldr	r3, [pc, #436]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800304e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003052:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800305a:	496a      	ldr	r1, [pc, #424]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800305c:	4313      	orrs	r3, r2
 800305e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00a      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800306e:	4b65      	ldr	r3, [pc, #404]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003070:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003074:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307c:	4961      	ldr	r1, [pc, #388]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307e:	4313      	orrs	r3, r2
 8003080:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00a      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003090:	4b5c      	ldr	r3, [pc, #368]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003096:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800309e:	4959      	ldr	r1, [pc, #356]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00a      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030b2:	4b54      	ldr	r3, [pc, #336]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030c0:	4950      	ldr	r1, [pc, #320]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00a      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030d4:	4b4b      	ldr	r3, [pc, #300]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e2:	4948      	ldr	r1, [pc, #288]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00a      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030f6:	4b43      	ldr	r3, [pc, #268]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003104:	493f      	ldr	r1, [pc, #252]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003106:	4313      	orrs	r3, r2
 8003108:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d028      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003118:	4b3a      	ldr	r3, [pc, #232]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800311e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003126:	4937      	ldr	r1, [pc, #220]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003128:	4313      	orrs	r3, r2
 800312a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003132:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003136:	d106      	bne.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003138:	4b32      	ldr	r3, [pc, #200]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	4a31      	ldr	r2, [pc, #196]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003142:	60d3      	str	r3, [r2, #12]
 8003144:	e011      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800314a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800314e:	d10c      	bne.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3304      	adds	r3, #4
 8003154:	2101      	movs	r1, #1
 8003156:	4618      	mov	r0, r3
 8003158:	f000 f8c8 	bl	80032ec <RCCEx_PLLSAI1_Config>
 800315c:	4603      	mov	r3, r0
 800315e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003160:	7cfb      	ldrb	r3, [r7, #19]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003166:	7cfb      	ldrb	r3, [r7, #19]
 8003168:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d028      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003176:	4b23      	ldr	r3, [pc, #140]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003184:	491f      	ldr	r1, [pc, #124]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003190:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003194:	d106      	bne.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003196:	4b1b      	ldr	r3, [pc, #108]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	4a1a      	ldr	r2, [pc, #104]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031a0:	60d3      	str	r3, [r2, #12]
 80031a2:	e011      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031ac:	d10c      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3304      	adds	r3, #4
 80031b2:	2101      	movs	r1, #1
 80031b4:	4618      	mov	r0, r3
 80031b6:	f000 f899 	bl	80032ec <RCCEx_PLLSAI1_Config>
 80031ba:	4603      	mov	r3, r0
 80031bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031be:	7cfb      	ldrb	r3, [r7, #19]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80031c4:	7cfb      	ldrb	r3, [r7, #19]
 80031c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d02b      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031d4:	4b0b      	ldr	r3, [pc, #44]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031e2:	4908      	ldr	r1, [pc, #32]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031f2:	d109      	bne.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031f4:	4b03      	ldr	r3, [pc, #12]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	4a02      	ldr	r2, [pc, #8]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031fe:	60d3      	str	r3, [r2, #12]
 8003200:	e014      	b.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003202:	bf00      	nop
 8003204:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800320c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003210:	d10c      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	3304      	adds	r3, #4
 8003216:	2101      	movs	r1, #1
 8003218:	4618      	mov	r0, r3
 800321a:	f000 f867 	bl	80032ec <RCCEx_PLLSAI1_Config>
 800321e:	4603      	mov	r3, r0
 8003220:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003222:	7cfb      	ldrb	r3, [r7, #19]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003228:	7cfb      	ldrb	r3, [r7, #19]
 800322a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d02f      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003238:	4b2b      	ldr	r3, [pc, #172]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800323a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003246:	4928      	ldr	r1, [pc, #160]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003248:	4313      	orrs	r3, r2
 800324a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003252:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003256:	d10d      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3304      	adds	r3, #4
 800325c:	2102      	movs	r1, #2
 800325e:	4618      	mov	r0, r3
 8003260:	f000 f844 	bl	80032ec <RCCEx_PLLSAI1_Config>
 8003264:	4603      	mov	r3, r0
 8003266:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003268:	7cfb      	ldrb	r3, [r7, #19]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d014      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800326e:	7cfb      	ldrb	r3, [r7, #19]
 8003270:	74bb      	strb	r3, [r7, #18]
 8003272:	e011      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003278:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800327c:	d10c      	bne.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	3320      	adds	r3, #32
 8003282:	2102      	movs	r1, #2
 8003284:	4618      	mov	r0, r3
 8003286:	f000 f925 	bl	80034d4 <RCCEx_PLLSAI2_Config>
 800328a:	4603      	mov	r3, r0
 800328c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800328e:	7cfb      	ldrb	r3, [r7, #19]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003294:	7cfb      	ldrb	r3, [r7, #19]
 8003296:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00a      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80032a4:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032aa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032b2:	490d      	ldr	r1, [pc, #52]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00b      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032c6:	4b08      	ldr	r3, [pc, #32]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032d6:	4904      	ldr	r1, [pc, #16]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80032de:	7cbb      	ldrb	r3, [r7, #18]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3718      	adds	r7, #24
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40021000 	.word	0x40021000

080032ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032f6:	2300      	movs	r3, #0
 80032f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032fa:	4b75      	ldr	r3, [pc, #468]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d018      	beq.n	8003338 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003306:	4b72      	ldr	r3, [pc, #456]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f003 0203 	and.w	r2, r3, #3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d10d      	bne.n	8003332 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
       ||
 800331a:	2b00      	cmp	r3, #0
 800331c:	d009      	beq.n	8003332 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800331e:	4b6c      	ldr	r3, [pc, #432]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	091b      	lsrs	r3, r3, #4
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	1c5a      	adds	r2, r3, #1
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
       ||
 800332e:	429a      	cmp	r2, r3
 8003330:	d047      	beq.n	80033c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	73fb      	strb	r3, [r7, #15]
 8003336:	e044      	b.n	80033c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b03      	cmp	r3, #3
 800333e:	d018      	beq.n	8003372 <RCCEx_PLLSAI1_Config+0x86>
 8003340:	2b03      	cmp	r3, #3
 8003342:	d825      	bhi.n	8003390 <RCCEx_PLLSAI1_Config+0xa4>
 8003344:	2b01      	cmp	r3, #1
 8003346:	d002      	beq.n	800334e <RCCEx_PLLSAI1_Config+0x62>
 8003348:	2b02      	cmp	r3, #2
 800334a:	d009      	beq.n	8003360 <RCCEx_PLLSAI1_Config+0x74>
 800334c:	e020      	b.n	8003390 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800334e:	4b60      	ldr	r3, [pc, #384]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d11d      	bne.n	8003396 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800335e:	e01a      	b.n	8003396 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003360:	4b5b      	ldr	r3, [pc, #364]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003368:	2b00      	cmp	r3, #0
 800336a:	d116      	bne.n	800339a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003370:	e013      	b.n	800339a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003372:	4b57      	ldr	r3, [pc, #348]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10f      	bne.n	800339e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800337e:	4b54      	ldr	r3, [pc, #336]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d109      	bne.n	800339e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800338e:	e006      	b.n	800339e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	73fb      	strb	r3, [r7, #15]
      break;
 8003394:	e004      	b.n	80033a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003396:	bf00      	nop
 8003398:	e002      	b.n	80033a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800339a:	bf00      	nop
 800339c:	e000      	b.n	80033a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800339e:	bf00      	nop
    }

    if(status == HAL_OK)
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10d      	bne.n	80033c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033a6:	4b4a      	ldr	r3, [pc, #296]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6819      	ldr	r1, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	430b      	orrs	r3, r1
 80033bc:	4944      	ldr	r1, [pc, #272]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d17d      	bne.n	80034c4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033c8:	4b41      	ldr	r3, [pc, #260]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a40      	ldr	r2, [pc, #256]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033d4:	f7fe fae4 	bl	80019a0 <HAL_GetTick>
 80033d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033da:	e009      	b.n	80033f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033dc:	f7fe fae0 	bl	80019a0 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d902      	bls.n	80033f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	73fb      	strb	r3, [r7, #15]
        break;
 80033ee:	e005      	b.n	80033fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033f0:	4b37      	ldr	r3, [pc, #220]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1ef      	bne.n	80033dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033fc:	7bfb      	ldrb	r3, [r7, #15]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d160      	bne.n	80034c4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d111      	bne.n	800342c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003408:	4b31      	ldr	r3, [pc, #196]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800340a:	691b      	ldr	r3, [r3, #16]
 800340c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003410:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	6892      	ldr	r2, [r2, #8]
 8003418:	0211      	lsls	r1, r2, #8
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	68d2      	ldr	r2, [r2, #12]
 800341e:	0912      	lsrs	r2, r2, #4
 8003420:	0452      	lsls	r2, r2, #17
 8003422:	430a      	orrs	r2, r1
 8003424:	492a      	ldr	r1, [pc, #168]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003426:	4313      	orrs	r3, r2
 8003428:	610b      	str	r3, [r1, #16]
 800342a:	e027      	b.n	800347c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d112      	bne.n	8003458 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003432:	4b27      	ldr	r3, [pc, #156]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800343a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6892      	ldr	r2, [r2, #8]
 8003442:	0211      	lsls	r1, r2, #8
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	6912      	ldr	r2, [r2, #16]
 8003448:	0852      	lsrs	r2, r2, #1
 800344a:	3a01      	subs	r2, #1
 800344c:	0552      	lsls	r2, r2, #21
 800344e:	430a      	orrs	r2, r1
 8003450:	491f      	ldr	r1, [pc, #124]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003452:	4313      	orrs	r3, r2
 8003454:	610b      	str	r3, [r1, #16]
 8003456:	e011      	b.n	800347c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003458:	4b1d      	ldr	r3, [pc, #116]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003460:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6892      	ldr	r2, [r2, #8]
 8003468:	0211      	lsls	r1, r2, #8
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	6952      	ldr	r2, [r2, #20]
 800346e:	0852      	lsrs	r2, r2, #1
 8003470:	3a01      	subs	r2, #1
 8003472:	0652      	lsls	r2, r2, #25
 8003474:	430a      	orrs	r2, r1
 8003476:	4916      	ldr	r1, [pc, #88]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003478:	4313      	orrs	r3, r2
 800347a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800347c:	4b14      	ldr	r3, [pc, #80]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a13      	ldr	r2, [pc, #76]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003482:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003486:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003488:	f7fe fa8a 	bl	80019a0 <HAL_GetTick>
 800348c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800348e:	e009      	b.n	80034a4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003490:	f7fe fa86 	bl	80019a0 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d902      	bls.n	80034a4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	73fb      	strb	r3, [r7, #15]
          break;
 80034a2:	e005      	b.n	80034b0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034a4:	4b0a      	ldr	r3, [pc, #40]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d0ef      	beq.n	8003490 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d106      	bne.n	80034c4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034b6:	4b06      	ldr	r3, [pc, #24]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034b8:	691a      	ldr	r2, [r3, #16]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	4904      	ldr	r1, [pc, #16]	; (80034d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	40021000 	.word	0x40021000

080034d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034e2:	4b6a      	ldr	r3, [pc, #424]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	f003 0303 	and.w	r3, r3, #3
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d018      	beq.n	8003520 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80034ee:	4b67      	ldr	r3, [pc, #412]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	f003 0203 	and.w	r2, r3, #3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d10d      	bne.n	800351a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
       ||
 8003502:	2b00      	cmp	r3, #0
 8003504:	d009      	beq.n	800351a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003506:	4b61      	ldr	r3, [pc, #388]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	091b      	lsrs	r3, r3, #4
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	1c5a      	adds	r2, r3, #1
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
       ||
 8003516:	429a      	cmp	r2, r3
 8003518:	d047      	beq.n	80035aa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	73fb      	strb	r3, [r7, #15]
 800351e:	e044      	b.n	80035aa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b03      	cmp	r3, #3
 8003526:	d018      	beq.n	800355a <RCCEx_PLLSAI2_Config+0x86>
 8003528:	2b03      	cmp	r3, #3
 800352a:	d825      	bhi.n	8003578 <RCCEx_PLLSAI2_Config+0xa4>
 800352c:	2b01      	cmp	r3, #1
 800352e:	d002      	beq.n	8003536 <RCCEx_PLLSAI2_Config+0x62>
 8003530:	2b02      	cmp	r3, #2
 8003532:	d009      	beq.n	8003548 <RCCEx_PLLSAI2_Config+0x74>
 8003534:	e020      	b.n	8003578 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003536:	4b55      	ldr	r3, [pc, #340]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d11d      	bne.n	800357e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003546:	e01a      	b.n	800357e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003548:	4b50      	ldr	r3, [pc, #320]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003550:	2b00      	cmp	r3, #0
 8003552:	d116      	bne.n	8003582 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003558:	e013      	b.n	8003582 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800355a:	4b4c      	ldr	r3, [pc, #304]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10f      	bne.n	8003586 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003566:	4b49      	ldr	r3, [pc, #292]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d109      	bne.n	8003586 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003576:	e006      	b.n	8003586 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	73fb      	strb	r3, [r7, #15]
      break;
 800357c:	e004      	b.n	8003588 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800357e:	bf00      	nop
 8003580:	e002      	b.n	8003588 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003582:	bf00      	nop
 8003584:	e000      	b.n	8003588 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003586:	bf00      	nop
    }

    if(status == HAL_OK)
 8003588:	7bfb      	ldrb	r3, [r7, #15]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d10d      	bne.n	80035aa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800358e:	4b3f      	ldr	r3, [pc, #252]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6819      	ldr	r1, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	3b01      	subs	r3, #1
 80035a0:	011b      	lsls	r3, r3, #4
 80035a2:	430b      	orrs	r3, r1
 80035a4:	4939      	ldr	r1, [pc, #228]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80035aa:	7bfb      	ldrb	r3, [r7, #15]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d167      	bne.n	8003680 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80035b0:	4b36      	ldr	r3, [pc, #216]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a35      	ldr	r2, [pc, #212]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035bc:	f7fe f9f0 	bl	80019a0 <HAL_GetTick>
 80035c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035c2:	e009      	b.n	80035d8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035c4:	f7fe f9ec 	bl	80019a0 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d902      	bls.n	80035d8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	73fb      	strb	r3, [r7, #15]
        break;
 80035d6:	e005      	b.n	80035e4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035d8:	4b2c      	ldr	r3, [pc, #176]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1ef      	bne.n	80035c4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d14a      	bne.n	8003680 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d111      	bne.n	8003614 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035f0:	4b26      	ldr	r3, [pc, #152]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6892      	ldr	r2, [r2, #8]
 8003600:	0211      	lsls	r1, r2, #8
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	68d2      	ldr	r2, [r2, #12]
 8003606:	0912      	lsrs	r2, r2, #4
 8003608:	0452      	lsls	r2, r2, #17
 800360a:	430a      	orrs	r2, r1
 800360c:	491f      	ldr	r1, [pc, #124]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 800360e:	4313      	orrs	r3, r2
 8003610:	614b      	str	r3, [r1, #20]
 8003612:	e011      	b.n	8003638 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003614:	4b1d      	ldr	r3, [pc, #116]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800361c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	6892      	ldr	r2, [r2, #8]
 8003624:	0211      	lsls	r1, r2, #8
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6912      	ldr	r2, [r2, #16]
 800362a:	0852      	lsrs	r2, r2, #1
 800362c:	3a01      	subs	r2, #1
 800362e:	0652      	lsls	r2, r2, #25
 8003630:	430a      	orrs	r2, r1
 8003632:	4916      	ldr	r1, [pc, #88]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003634:	4313      	orrs	r3, r2
 8003636:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003638:	4b14      	ldr	r3, [pc, #80]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a13      	ldr	r2, [pc, #76]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 800363e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003642:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003644:	f7fe f9ac 	bl	80019a0 <HAL_GetTick>
 8003648:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800364a:	e009      	b.n	8003660 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800364c:	f7fe f9a8 	bl	80019a0 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d902      	bls.n	8003660 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	73fb      	strb	r3, [r7, #15]
          break;
 800365e:	e005      	b.n	800366c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003660:	4b0a      	ldr	r3, [pc, #40]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0ef      	beq.n	800364c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800366c:	7bfb      	ldrb	r3, [r7, #15]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d106      	bne.n	8003680 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003672:	4b06      	ldr	r3, [pc, #24]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003674:	695a      	ldr	r2, [r3, #20]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	4904      	ldr	r1, [pc, #16]	; (800368c <RCCEx_PLLSAI2_Config+0x1b8>)
 800367c:	4313      	orrs	r3, r2
 800367e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003680:	7bfb      	ldrb	r3, [r7, #15]
}
 8003682:	4618      	mov	r0, r3
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	40021000 	.word	0x40021000

08003690 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e049      	b.n	8003736 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d106      	bne.n	80036bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7fd fea2 	bl	8001400 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2202      	movs	r2, #2
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3304      	adds	r3, #4
 80036cc:	4619      	mov	r1, r3
 80036ce:	4610      	mov	r0, r2
 80036d0:	f000 fdb8 	bl	8004244 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d101      	bne.n	8003750 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e049      	b.n	80037e4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	d106      	bne.n	800376a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 f841 	bl	80037ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2202      	movs	r2, #2
 800376e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	3304      	adds	r3, #4
 800377a:	4619      	mov	r1, r3
 800377c:	4610      	mov	r0, r2
 800377e:	f000 fd61 	bl	8004244 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d109      	bne.n	8003824 <HAL_TIM_PWM_Start+0x24>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b01      	cmp	r3, #1
 800381a:	bf14      	ite	ne
 800381c:	2301      	movne	r3, #1
 800381e:	2300      	moveq	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	e03c      	b.n	800389e <HAL_TIM_PWM_Start+0x9e>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	2b04      	cmp	r3, #4
 8003828:	d109      	bne.n	800383e <HAL_TIM_PWM_Start+0x3e>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b01      	cmp	r3, #1
 8003834:	bf14      	ite	ne
 8003836:	2301      	movne	r3, #1
 8003838:	2300      	moveq	r3, #0
 800383a:	b2db      	uxtb	r3, r3
 800383c:	e02f      	b.n	800389e <HAL_TIM_PWM_Start+0x9e>
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	2b08      	cmp	r3, #8
 8003842:	d109      	bne.n	8003858 <HAL_TIM_PWM_Start+0x58>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b01      	cmp	r3, #1
 800384e:	bf14      	ite	ne
 8003850:	2301      	movne	r3, #1
 8003852:	2300      	moveq	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	e022      	b.n	800389e <HAL_TIM_PWM_Start+0x9e>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	2b0c      	cmp	r3, #12
 800385c:	d109      	bne.n	8003872 <HAL_TIM_PWM_Start+0x72>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b01      	cmp	r3, #1
 8003868:	bf14      	ite	ne
 800386a:	2301      	movne	r3, #1
 800386c:	2300      	moveq	r3, #0
 800386e:	b2db      	uxtb	r3, r3
 8003870:	e015      	b.n	800389e <HAL_TIM_PWM_Start+0x9e>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	2b10      	cmp	r3, #16
 8003876:	d109      	bne.n	800388c <HAL_TIM_PWM_Start+0x8c>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b01      	cmp	r3, #1
 8003882:	bf14      	ite	ne
 8003884:	2301      	movne	r3, #1
 8003886:	2300      	moveq	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	e008      	b.n	800389e <HAL_TIM_PWM_Start+0x9e>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b01      	cmp	r3, #1
 8003896:	bf14      	ite	ne
 8003898:	2301      	movne	r3, #1
 800389a:	2300      	moveq	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e09c      	b.n	80039e0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d104      	bne.n	80038b6 <HAL_TIM_PWM_Start+0xb6>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2202      	movs	r2, #2
 80038b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038b4:	e023      	b.n	80038fe <HAL_TIM_PWM_Start+0xfe>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b04      	cmp	r3, #4
 80038ba:	d104      	bne.n	80038c6 <HAL_TIM_PWM_Start+0xc6>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038c4:	e01b      	b.n	80038fe <HAL_TIM_PWM_Start+0xfe>
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	d104      	bne.n	80038d6 <HAL_TIM_PWM_Start+0xd6>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2202      	movs	r2, #2
 80038d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038d4:	e013      	b.n	80038fe <HAL_TIM_PWM_Start+0xfe>
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2b0c      	cmp	r3, #12
 80038da:	d104      	bne.n	80038e6 <HAL_TIM_PWM_Start+0xe6>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80038e4:	e00b      	b.n	80038fe <HAL_TIM_PWM_Start+0xfe>
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	2b10      	cmp	r3, #16
 80038ea:	d104      	bne.n	80038f6 <HAL_TIM_PWM_Start+0xf6>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2202      	movs	r2, #2
 80038f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038f4:	e003      	b.n	80038fe <HAL_TIM_PWM_Start+0xfe>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2202      	movs	r2, #2
 80038fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2201      	movs	r2, #1
 8003904:	6839      	ldr	r1, [r7, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f001 f9ca 	bl	8004ca0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a35      	ldr	r2, [pc, #212]	; (80039e8 <HAL_TIM_PWM_Start+0x1e8>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d013      	beq.n	800393e <HAL_TIM_PWM_Start+0x13e>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a34      	ldr	r2, [pc, #208]	; (80039ec <HAL_TIM_PWM_Start+0x1ec>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d00e      	beq.n	800393e <HAL_TIM_PWM_Start+0x13e>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a32      	ldr	r2, [pc, #200]	; (80039f0 <HAL_TIM_PWM_Start+0x1f0>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d009      	beq.n	800393e <HAL_TIM_PWM_Start+0x13e>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a31      	ldr	r2, [pc, #196]	; (80039f4 <HAL_TIM_PWM_Start+0x1f4>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d004      	beq.n	800393e <HAL_TIM_PWM_Start+0x13e>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a2f      	ldr	r2, [pc, #188]	; (80039f8 <HAL_TIM_PWM_Start+0x1f8>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d101      	bne.n	8003942 <HAL_TIM_PWM_Start+0x142>
 800393e:	2301      	movs	r3, #1
 8003940:	e000      	b.n	8003944 <HAL_TIM_PWM_Start+0x144>
 8003942:	2300      	movs	r3, #0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d007      	beq.n	8003958 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003956:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a22      	ldr	r2, [pc, #136]	; (80039e8 <HAL_TIM_PWM_Start+0x1e8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d01d      	beq.n	800399e <HAL_TIM_PWM_Start+0x19e>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800396a:	d018      	beq.n	800399e <HAL_TIM_PWM_Start+0x19e>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a22      	ldr	r2, [pc, #136]	; (80039fc <HAL_TIM_PWM_Start+0x1fc>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d013      	beq.n	800399e <HAL_TIM_PWM_Start+0x19e>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a21      	ldr	r2, [pc, #132]	; (8003a00 <HAL_TIM_PWM_Start+0x200>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d00e      	beq.n	800399e <HAL_TIM_PWM_Start+0x19e>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a1f      	ldr	r2, [pc, #124]	; (8003a04 <HAL_TIM_PWM_Start+0x204>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d009      	beq.n	800399e <HAL_TIM_PWM_Start+0x19e>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a17      	ldr	r2, [pc, #92]	; (80039ec <HAL_TIM_PWM_Start+0x1ec>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d004      	beq.n	800399e <HAL_TIM_PWM_Start+0x19e>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a15      	ldr	r2, [pc, #84]	; (80039f0 <HAL_TIM_PWM_Start+0x1f0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d115      	bne.n	80039ca <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689a      	ldr	r2, [r3, #8]
 80039a4:	4b18      	ldr	r3, [pc, #96]	; (8003a08 <HAL_TIM_PWM_Start+0x208>)
 80039a6:	4013      	ands	r3, r2
 80039a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2b06      	cmp	r3, #6
 80039ae:	d015      	beq.n	80039dc <HAL_TIM_PWM_Start+0x1dc>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039b6:	d011      	beq.n	80039dc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f042 0201 	orr.w	r2, r2, #1
 80039c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039c8:	e008      	b.n	80039dc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f042 0201 	orr.w	r2, r2, #1
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	e000      	b.n	80039de <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40012c00 	.word	0x40012c00
 80039ec:	40013400 	.word	0x40013400
 80039f0:	40014000 	.word	0x40014000
 80039f4:	40014400 	.word	0x40014400
 80039f8:	40014800 	.word	0x40014800
 80039fc:	40000400 	.word	0x40000400
 8003a00:	40000800 	.word	0x40000800
 8003a04:	40000c00 	.word	0x40000c00
 8003a08:	00010007 	.word	0x00010007

08003a0c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e049      	b.n	8003ab2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d106      	bne.n	8003a38 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f841 	bl	8003aba <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3304      	adds	r3, #4
 8003a48:	4619      	mov	r1, r3
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	f000 fbfa 	bl	8004244 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b083      	sub	sp, #12
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
	...

08003ad0 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d104      	bne.n	8003aea <HAL_TIM_IC_Start+0x1a>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	e023      	b.n	8003b32 <HAL_TIM_IC_Start+0x62>
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d104      	bne.n	8003afa <HAL_TIM_IC_Start+0x2a>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	e01b      	b.n	8003b32 <HAL_TIM_IC_Start+0x62>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d104      	bne.n	8003b0a <HAL_TIM_IC_Start+0x3a>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	e013      	b.n	8003b32 <HAL_TIM_IC_Start+0x62>
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	2b0c      	cmp	r3, #12
 8003b0e:	d104      	bne.n	8003b1a <HAL_TIM_IC_Start+0x4a>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	e00b      	b.n	8003b32 <HAL_TIM_IC_Start+0x62>
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	2b10      	cmp	r3, #16
 8003b1e:	d104      	bne.n	8003b2a <HAL_TIM_IC_Start+0x5a>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	e003      	b.n	8003b32 <HAL_TIM_IC_Start+0x62>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d104      	bne.n	8003b44 <HAL_TIM_IC_Start+0x74>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	e013      	b.n	8003b6c <HAL_TIM_IC_Start+0x9c>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	2b04      	cmp	r3, #4
 8003b48:	d104      	bne.n	8003b54 <HAL_TIM_IC_Start+0x84>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	e00b      	b.n	8003b6c <HAL_TIM_IC_Start+0x9c>
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	2b08      	cmp	r3, #8
 8003b58:	d104      	bne.n	8003b64 <HAL_TIM_IC_Start+0x94>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	e003      	b.n	8003b6c <HAL_TIM_IC_Start+0x9c>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b6e:	7bfb      	ldrb	r3, [r7, #15]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d102      	bne.n	8003b7a <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b74:	7bbb      	ldrb	r3, [r7, #14]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d001      	beq.n	8003b7e <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e092      	b.n	8003ca4 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d104      	bne.n	8003b8e <HAL_TIM_IC_Start+0xbe>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2202      	movs	r2, #2
 8003b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b8c:	e023      	b.n	8003bd6 <HAL_TIM_IC_Start+0x106>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	d104      	bne.n	8003b9e <HAL_TIM_IC_Start+0xce>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2202      	movs	r2, #2
 8003b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b9c:	e01b      	b.n	8003bd6 <HAL_TIM_IC_Start+0x106>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	d104      	bne.n	8003bae <HAL_TIM_IC_Start+0xde>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bac:	e013      	b.n	8003bd6 <HAL_TIM_IC_Start+0x106>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b0c      	cmp	r3, #12
 8003bb2:	d104      	bne.n	8003bbe <HAL_TIM_IC_Start+0xee>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003bbc:	e00b      	b.n	8003bd6 <HAL_TIM_IC_Start+0x106>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b10      	cmp	r3, #16
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_IC_Start+0xfe>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bcc:	e003      	b.n	8003bd6 <HAL_TIM_IC_Start+0x106>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d104      	bne.n	8003be6 <HAL_TIM_IC_Start+0x116>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2202      	movs	r2, #2
 8003be0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003be4:	e013      	b.n	8003c0e <HAL_TIM_IC_Start+0x13e>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b04      	cmp	r3, #4
 8003bea:	d104      	bne.n	8003bf6 <HAL_TIM_IC_Start+0x126>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003bf4:	e00b      	b.n	8003c0e <HAL_TIM_IC_Start+0x13e>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d104      	bne.n	8003c06 <HAL_TIM_IC_Start+0x136>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c04:	e003      	b.n	8003c0e <HAL_TIM_IC_Start+0x13e>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2202      	movs	r2, #2
 8003c0a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2201      	movs	r2, #1
 8003c14:	6839      	ldr	r1, [r7, #0]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f001 f842 	bl	8004ca0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a22      	ldr	r2, [pc, #136]	; (8003cac <HAL_TIM_IC_Start+0x1dc>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d01d      	beq.n	8003c62 <HAL_TIM_IC_Start+0x192>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c2e:	d018      	beq.n	8003c62 <HAL_TIM_IC_Start+0x192>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a1e      	ldr	r2, [pc, #120]	; (8003cb0 <HAL_TIM_IC_Start+0x1e0>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d013      	beq.n	8003c62 <HAL_TIM_IC_Start+0x192>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a1d      	ldr	r2, [pc, #116]	; (8003cb4 <HAL_TIM_IC_Start+0x1e4>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d00e      	beq.n	8003c62 <HAL_TIM_IC_Start+0x192>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a1b      	ldr	r2, [pc, #108]	; (8003cb8 <HAL_TIM_IC_Start+0x1e8>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d009      	beq.n	8003c62 <HAL_TIM_IC_Start+0x192>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a1a      	ldr	r2, [pc, #104]	; (8003cbc <HAL_TIM_IC_Start+0x1ec>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d004      	beq.n	8003c62 <HAL_TIM_IC_Start+0x192>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a18      	ldr	r2, [pc, #96]	; (8003cc0 <HAL_TIM_IC_Start+0x1f0>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d115      	bne.n	8003c8e <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689a      	ldr	r2, [r3, #8]
 8003c68:	4b16      	ldr	r3, [pc, #88]	; (8003cc4 <HAL_TIM_IC_Start+0x1f4>)
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b06      	cmp	r3, #6
 8003c72:	d015      	beq.n	8003ca0 <HAL_TIM_IC_Start+0x1d0>
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c7a:	d011      	beq.n	8003ca0 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c8c:	e008      	b.n	8003ca0 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f042 0201 	orr.w	r2, r2, #1
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	e000      	b.n	8003ca2 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40012c00 	.word	0x40012c00
 8003cb0:	40000400 	.word	0x40000400
 8003cb4:	40000800 	.word	0x40000800
 8003cb8:	40000c00 	.word	0x40000c00
 8003cbc:	40013400 	.word	0x40013400
 8003cc0:	40014000 	.word	0x40014000
 8003cc4:	00010007 	.word	0x00010007

08003cc8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d101      	bne.n	8003ce6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	e088      	b.n	8003df8 <HAL_TIM_IC_ConfigChannel+0x130>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d11b      	bne.n	8003d2c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6818      	ldr	r0, [r3, #0]
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	6819      	ldr	r1, [r3, #0]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	f000 fe0e 	bl	8004924 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	699a      	ldr	r2, [r3, #24]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 020c 	bic.w	r2, r2, #12
 8003d16:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6999      	ldr	r1, [r3, #24]
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	619a      	str	r2, [r3, #24]
 8003d2a:	e060      	b.n	8003dee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	d11c      	bne.n	8003d6c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	6819      	ldr	r1, [r3, #0]
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	685a      	ldr	r2, [r3, #4]
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	f000 fe8c 	bl	8004a5e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	699a      	ldr	r2, [r3, #24]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003d54:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6999      	ldr	r1, [r3, #24]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	021a      	lsls	r2, r3, #8
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	619a      	str	r2, [r3, #24]
 8003d6a:	e040      	b.n	8003dee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b08      	cmp	r3, #8
 8003d70:	d11b      	bne.n	8003daa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6818      	ldr	r0, [r3, #0]
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	6819      	ldr	r1, [r3, #0]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f000 fed9 	bl	8004b38 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	69da      	ldr	r2, [r3, #28]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 020c 	bic.w	r2, r2, #12
 8003d94:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	69d9      	ldr	r1, [r3, #28]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	61da      	str	r2, [r3, #28]
 8003da8:	e021      	b.n	8003dee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b0c      	cmp	r3, #12
 8003dae:	d11c      	bne.n	8003dea <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6818      	ldr	r0, [r3, #0]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	6819      	ldr	r1, [r3, #0]
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f000 fef6 	bl	8004bb0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	69da      	ldr	r2, [r3, #28]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003dd2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	69d9      	ldr	r1, [r3, #28]
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	021a      	lsls	r2, r3, #8
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	61da      	str	r2, [r3, #28]
 8003de8:	e001      	b.n	8003dee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d101      	bne.n	8003e1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e0ff      	b.n	800401e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b14      	cmp	r3, #20
 8003e2a:	f200 80f0 	bhi.w	800400e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003e2e:	a201      	add	r2, pc, #4	; (adr r2, 8003e34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e34:	08003e89 	.word	0x08003e89
 8003e38:	0800400f 	.word	0x0800400f
 8003e3c:	0800400f 	.word	0x0800400f
 8003e40:	0800400f 	.word	0x0800400f
 8003e44:	08003ec9 	.word	0x08003ec9
 8003e48:	0800400f 	.word	0x0800400f
 8003e4c:	0800400f 	.word	0x0800400f
 8003e50:	0800400f 	.word	0x0800400f
 8003e54:	08003f0b 	.word	0x08003f0b
 8003e58:	0800400f 	.word	0x0800400f
 8003e5c:	0800400f 	.word	0x0800400f
 8003e60:	0800400f 	.word	0x0800400f
 8003e64:	08003f4b 	.word	0x08003f4b
 8003e68:	0800400f 	.word	0x0800400f
 8003e6c:	0800400f 	.word	0x0800400f
 8003e70:	0800400f 	.word	0x0800400f
 8003e74:	08003f8d 	.word	0x08003f8d
 8003e78:	0800400f 	.word	0x0800400f
 8003e7c:	0800400f 	.word	0x0800400f
 8003e80:	0800400f 	.word	0x0800400f
 8003e84:	08003fcd 	.word	0x08003fcd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68b9      	ldr	r1, [r7, #8]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 fa72 	bl	8004378 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	699a      	ldr	r2, [r3, #24]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0208 	orr.w	r2, r2, #8
 8003ea2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	699a      	ldr	r2, [r3, #24]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 0204 	bic.w	r2, r2, #4
 8003eb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6999      	ldr	r1, [r3, #24]
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	691a      	ldr	r2, [r3, #16]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	619a      	str	r2, [r3, #24]
      break;
 8003ec6:	e0a5      	b.n	8004014 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68b9      	ldr	r1, [r7, #8]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fae2 	bl	8004498 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	699a      	ldr	r2, [r3, #24]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ee2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	699a      	ldr	r2, [r3, #24]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ef2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	6999      	ldr	r1, [r3, #24]
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	021a      	lsls	r2, r3, #8
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	430a      	orrs	r2, r1
 8003f06:	619a      	str	r2, [r3, #24]
      break;
 8003f08:	e084      	b.n	8004014 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68b9      	ldr	r1, [r7, #8]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f000 fb4b 	bl	80045ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	69da      	ldr	r2, [r3, #28]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f042 0208 	orr.w	r2, r2, #8
 8003f24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	69da      	ldr	r2, [r3, #28]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 0204 	bic.w	r2, r2, #4
 8003f34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	69d9      	ldr	r1, [r3, #28]
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	691a      	ldr	r2, [r3, #16]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	61da      	str	r2, [r3, #28]
      break;
 8003f48:	e064      	b.n	8004014 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68b9      	ldr	r1, [r7, #8]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 fbb3 	bl	80046bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	69da      	ldr	r2, [r3, #28]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	69da      	ldr	r2, [r3, #28]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	69d9      	ldr	r1, [r3, #28]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	021a      	lsls	r2, r3, #8
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	430a      	orrs	r2, r1
 8003f88:	61da      	str	r2, [r3, #28]
      break;
 8003f8a:	e043      	b.n	8004014 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68b9      	ldr	r1, [r7, #8]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 fbfc 	bl	8004790 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0208 	orr.w	r2, r2, #8
 8003fa6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 0204 	bic.w	r2, r2, #4
 8003fb6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	691a      	ldr	r2, [r3, #16]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003fca:	e023      	b.n	8004014 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68b9      	ldr	r1, [r7, #8]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 fc40 	bl	8004858 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fe6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ff6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	021a      	lsls	r2, r3, #8
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	430a      	orrs	r2, r1
 800400a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800400c:	e002      	b.n	8004014 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	75fb      	strb	r3, [r7, #23]
      break;
 8004012:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800401c:	7dfb      	ldrb	r3, [r7, #23]
}
 800401e:	4618      	mov	r0, r3
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop

08004028 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004032:	2300      	movs	r3, #0
 8004034:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800403c:	2b01      	cmp	r3, #1
 800403e:	d101      	bne.n	8004044 <HAL_TIM_ConfigClockSource+0x1c>
 8004040:	2302      	movs	r3, #2
 8004042:	e0b6      	b.n	80041b2 <HAL_TIM_ConfigClockSource+0x18a>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004062:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800406e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004080:	d03e      	beq.n	8004100 <HAL_TIM_ConfigClockSource+0xd8>
 8004082:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004086:	f200 8087 	bhi.w	8004198 <HAL_TIM_ConfigClockSource+0x170>
 800408a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800408e:	f000 8086 	beq.w	800419e <HAL_TIM_ConfigClockSource+0x176>
 8004092:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004096:	d87f      	bhi.n	8004198 <HAL_TIM_ConfigClockSource+0x170>
 8004098:	2b70      	cmp	r3, #112	; 0x70
 800409a:	d01a      	beq.n	80040d2 <HAL_TIM_ConfigClockSource+0xaa>
 800409c:	2b70      	cmp	r3, #112	; 0x70
 800409e:	d87b      	bhi.n	8004198 <HAL_TIM_ConfigClockSource+0x170>
 80040a0:	2b60      	cmp	r3, #96	; 0x60
 80040a2:	d050      	beq.n	8004146 <HAL_TIM_ConfigClockSource+0x11e>
 80040a4:	2b60      	cmp	r3, #96	; 0x60
 80040a6:	d877      	bhi.n	8004198 <HAL_TIM_ConfigClockSource+0x170>
 80040a8:	2b50      	cmp	r3, #80	; 0x50
 80040aa:	d03c      	beq.n	8004126 <HAL_TIM_ConfigClockSource+0xfe>
 80040ac:	2b50      	cmp	r3, #80	; 0x50
 80040ae:	d873      	bhi.n	8004198 <HAL_TIM_ConfigClockSource+0x170>
 80040b0:	2b40      	cmp	r3, #64	; 0x40
 80040b2:	d058      	beq.n	8004166 <HAL_TIM_ConfigClockSource+0x13e>
 80040b4:	2b40      	cmp	r3, #64	; 0x40
 80040b6:	d86f      	bhi.n	8004198 <HAL_TIM_ConfigClockSource+0x170>
 80040b8:	2b30      	cmp	r3, #48	; 0x30
 80040ba:	d064      	beq.n	8004186 <HAL_TIM_ConfigClockSource+0x15e>
 80040bc:	2b30      	cmp	r3, #48	; 0x30
 80040be:	d86b      	bhi.n	8004198 <HAL_TIM_ConfigClockSource+0x170>
 80040c0:	2b20      	cmp	r3, #32
 80040c2:	d060      	beq.n	8004186 <HAL_TIM_ConfigClockSource+0x15e>
 80040c4:	2b20      	cmp	r3, #32
 80040c6:	d867      	bhi.n	8004198 <HAL_TIM_ConfigClockSource+0x170>
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d05c      	beq.n	8004186 <HAL_TIM_ConfigClockSource+0x15e>
 80040cc:	2b10      	cmp	r3, #16
 80040ce:	d05a      	beq.n	8004186 <HAL_TIM_ConfigClockSource+0x15e>
 80040d0:	e062      	b.n	8004198 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6818      	ldr	r0, [r3, #0]
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	6899      	ldr	r1, [r3, #8]
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f000 fdbd 	bl	8004c60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80040f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68ba      	ldr	r2, [r7, #8]
 80040fc:	609a      	str	r2, [r3, #8]
      break;
 80040fe:	e04f      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6818      	ldr	r0, [r3, #0]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	6899      	ldr	r1, [r3, #8]
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	f000 fda6 	bl	8004c60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	689a      	ldr	r2, [r3, #8]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004122:	609a      	str	r2, [r3, #8]
      break;
 8004124:	e03c      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6818      	ldr	r0, [r3, #0]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	6859      	ldr	r1, [r3, #4]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	461a      	mov	r2, r3
 8004134:	f000 fc64 	bl	8004a00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2150      	movs	r1, #80	; 0x50
 800413e:	4618      	mov	r0, r3
 8004140:	f000 fd73 	bl	8004c2a <TIM_ITRx_SetConfig>
      break;
 8004144:	e02c      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6818      	ldr	r0, [r3, #0]
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	6859      	ldr	r1, [r3, #4]
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	461a      	mov	r2, r3
 8004154:	f000 fcc0 	bl	8004ad8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2160      	movs	r1, #96	; 0x60
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fd63 	bl	8004c2a <TIM_ITRx_SetConfig>
      break;
 8004164:	e01c      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6818      	ldr	r0, [r3, #0]
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	6859      	ldr	r1, [r3, #4]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	461a      	mov	r2, r3
 8004174:	f000 fc44 	bl	8004a00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2140      	movs	r1, #64	; 0x40
 800417e:	4618      	mov	r0, r3
 8004180:	f000 fd53 	bl	8004c2a <TIM_ITRx_SetConfig>
      break;
 8004184:	e00c      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4619      	mov	r1, r3
 8004190:	4610      	mov	r0, r2
 8004192:	f000 fd4a 	bl	8004c2a <TIM_ITRx_SetConfig>
      break;
 8004196:	e003      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	73fb      	strb	r3, [r7, #15]
      break;
 800419c:	e000      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800419e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
	...

080041bc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	2b0c      	cmp	r3, #12
 80041ce:	d831      	bhi.n	8004234 <HAL_TIM_ReadCapturedValue+0x78>
 80041d0:	a201      	add	r2, pc, #4	; (adr r2, 80041d8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80041d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d6:	bf00      	nop
 80041d8:	0800420d 	.word	0x0800420d
 80041dc:	08004235 	.word	0x08004235
 80041e0:	08004235 	.word	0x08004235
 80041e4:	08004235 	.word	0x08004235
 80041e8:	08004217 	.word	0x08004217
 80041ec:	08004235 	.word	0x08004235
 80041f0:	08004235 	.word	0x08004235
 80041f4:	08004235 	.word	0x08004235
 80041f8:	08004221 	.word	0x08004221
 80041fc:	08004235 	.word	0x08004235
 8004200:	08004235 	.word	0x08004235
 8004204:	08004235 	.word	0x08004235
 8004208:	0800422b 	.word	0x0800422b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004212:	60fb      	str	r3, [r7, #12]

      break;
 8004214:	e00f      	b.n	8004236 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421c:	60fb      	str	r3, [r7, #12]

      break;
 800421e:	e00a      	b.n	8004236 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004226:	60fb      	str	r3, [r7, #12]

      break;
 8004228:	e005      	b.n	8004236 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004230:	60fb      	str	r3, [r7, #12]

      break;
 8004232:	e000      	b.n	8004236 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004234:	bf00      	nop
  }

  return tmpreg;
 8004236:	68fb      	ldr	r3, [r7, #12]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3714      	adds	r7, #20
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a40      	ldr	r2, [pc, #256]	; (8004358 <TIM_Base_SetConfig+0x114>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d013      	beq.n	8004284 <TIM_Base_SetConfig+0x40>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004262:	d00f      	beq.n	8004284 <TIM_Base_SetConfig+0x40>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a3d      	ldr	r2, [pc, #244]	; (800435c <TIM_Base_SetConfig+0x118>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d00b      	beq.n	8004284 <TIM_Base_SetConfig+0x40>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a3c      	ldr	r2, [pc, #240]	; (8004360 <TIM_Base_SetConfig+0x11c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d007      	beq.n	8004284 <TIM_Base_SetConfig+0x40>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a3b      	ldr	r2, [pc, #236]	; (8004364 <TIM_Base_SetConfig+0x120>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d003      	beq.n	8004284 <TIM_Base_SetConfig+0x40>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a3a      	ldr	r2, [pc, #232]	; (8004368 <TIM_Base_SetConfig+0x124>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d108      	bne.n	8004296 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800428a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	4313      	orrs	r3, r2
 8004294:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a2f      	ldr	r2, [pc, #188]	; (8004358 <TIM_Base_SetConfig+0x114>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d01f      	beq.n	80042de <TIM_Base_SetConfig+0x9a>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042a4:	d01b      	beq.n	80042de <TIM_Base_SetConfig+0x9a>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a2c      	ldr	r2, [pc, #176]	; (800435c <TIM_Base_SetConfig+0x118>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d017      	beq.n	80042de <TIM_Base_SetConfig+0x9a>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a2b      	ldr	r2, [pc, #172]	; (8004360 <TIM_Base_SetConfig+0x11c>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d013      	beq.n	80042de <TIM_Base_SetConfig+0x9a>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a2a      	ldr	r2, [pc, #168]	; (8004364 <TIM_Base_SetConfig+0x120>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d00f      	beq.n	80042de <TIM_Base_SetConfig+0x9a>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a29      	ldr	r2, [pc, #164]	; (8004368 <TIM_Base_SetConfig+0x124>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d00b      	beq.n	80042de <TIM_Base_SetConfig+0x9a>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a28      	ldr	r2, [pc, #160]	; (800436c <TIM_Base_SetConfig+0x128>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d007      	beq.n	80042de <TIM_Base_SetConfig+0x9a>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a27      	ldr	r2, [pc, #156]	; (8004370 <TIM_Base_SetConfig+0x12c>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d003      	beq.n	80042de <TIM_Base_SetConfig+0x9a>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a26      	ldr	r2, [pc, #152]	; (8004374 <TIM_Base_SetConfig+0x130>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d108      	bne.n	80042f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	689a      	ldr	r2, [r3, #8]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a10      	ldr	r2, [pc, #64]	; (8004358 <TIM_Base_SetConfig+0x114>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d00f      	beq.n	800433c <TIM_Base_SetConfig+0xf8>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a12      	ldr	r2, [pc, #72]	; (8004368 <TIM_Base_SetConfig+0x124>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d00b      	beq.n	800433c <TIM_Base_SetConfig+0xf8>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a11      	ldr	r2, [pc, #68]	; (800436c <TIM_Base_SetConfig+0x128>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d007      	beq.n	800433c <TIM_Base_SetConfig+0xf8>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a10      	ldr	r2, [pc, #64]	; (8004370 <TIM_Base_SetConfig+0x12c>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d003      	beq.n	800433c <TIM_Base_SetConfig+0xf8>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a0f      	ldr	r2, [pc, #60]	; (8004374 <TIM_Base_SetConfig+0x130>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d103      	bne.n	8004344 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	691a      	ldr	r2, [r3, #16]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	615a      	str	r2, [r3, #20]
}
 800434a:	bf00      	nop
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	40012c00 	.word	0x40012c00
 800435c:	40000400 	.word	0x40000400
 8004360:	40000800 	.word	0x40000800
 8004364:	40000c00 	.word	0x40000c00
 8004368:	40013400 	.word	0x40013400
 800436c:	40014000 	.word	0x40014000
 8004370:	40014400 	.word	0x40014400
 8004374:	40014800 	.word	0x40014800

08004378 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004378:	b480      	push	{r7}
 800437a:	b087      	sub	sp, #28
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	f023 0201 	bic.w	r2, r3, #1
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f023 0303 	bic.w	r3, r3, #3
 80043b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f023 0302 	bic.w	r3, r3, #2
 80043c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a2c      	ldr	r2, [pc, #176]	; (8004484 <TIM_OC1_SetConfig+0x10c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d00f      	beq.n	80043f8 <TIM_OC1_SetConfig+0x80>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a2b      	ldr	r2, [pc, #172]	; (8004488 <TIM_OC1_SetConfig+0x110>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d00b      	beq.n	80043f8 <TIM_OC1_SetConfig+0x80>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a2a      	ldr	r2, [pc, #168]	; (800448c <TIM_OC1_SetConfig+0x114>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d007      	beq.n	80043f8 <TIM_OC1_SetConfig+0x80>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a29      	ldr	r2, [pc, #164]	; (8004490 <TIM_OC1_SetConfig+0x118>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d003      	beq.n	80043f8 <TIM_OC1_SetConfig+0x80>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a28      	ldr	r2, [pc, #160]	; (8004494 <TIM_OC1_SetConfig+0x11c>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d10c      	bne.n	8004412 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	f023 0308 	bic.w	r3, r3, #8
 80043fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	4313      	orrs	r3, r2
 8004408:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	f023 0304 	bic.w	r3, r3, #4
 8004410:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a1b      	ldr	r2, [pc, #108]	; (8004484 <TIM_OC1_SetConfig+0x10c>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00f      	beq.n	800443a <TIM_OC1_SetConfig+0xc2>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a1a      	ldr	r2, [pc, #104]	; (8004488 <TIM_OC1_SetConfig+0x110>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d00b      	beq.n	800443a <TIM_OC1_SetConfig+0xc2>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a19      	ldr	r2, [pc, #100]	; (800448c <TIM_OC1_SetConfig+0x114>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d007      	beq.n	800443a <TIM_OC1_SetConfig+0xc2>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a18      	ldr	r2, [pc, #96]	; (8004490 <TIM_OC1_SetConfig+0x118>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d003      	beq.n	800443a <TIM_OC1_SetConfig+0xc2>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a17      	ldr	r2, [pc, #92]	; (8004494 <TIM_OC1_SetConfig+0x11c>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d111      	bne.n	800445e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004440:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004448:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4313      	orrs	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	685a      	ldr	r2, [r3, #4]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	621a      	str	r2, [r3, #32]
}
 8004478:	bf00      	nop
 800447a:	371c      	adds	r7, #28
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr
 8004484:	40012c00 	.word	0x40012c00
 8004488:	40013400 	.word	0x40013400
 800448c:	40014000 	.word	0x40014000
 8004490:	40014400 	.word	0x40014400
 8004494:	40014800 	.word	0x40014800

08004498 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004498:	b480      	push	{r7}
 800449a:	b087      	sub	sp, #28
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a1b      	ldr	r3, [r3, #32]
 80044a6:	f023 0210 	bic.w	r2, r3, #16
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	4313      	orrs	r3, r2
 80044de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	f023 0320 	bic.w	r3, r3, #32
 80044e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	011b      	lsls	r3, r3, #4
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a28      	ldr	r2, [pc, #160]	; (8004598 <TIM_OC2_SetConfig+0x100>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d003      	beq.n	8004504 <TIM_OC2_SetConfig+0x6c>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a27      	ldr	r2, [pc, #156]	; (800459c <TIM_OC2_SetConfig+0x104>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d10d      	bne.n	8004520 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800450a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	011b      	lsls	r3, r3, #4
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	4313      	orrs	r3, r2
 8004516:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800451e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a1d      	ldr	r2, [pc, #116]	; (8004598 <TIM_OC2_SetConfig+0x100>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d00f      	beq.n	8004548 <TIM_OC2_SetConfig+0xb0>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a1c      	ldr	r2, [pc, #112]	; (800459c <TIM_OC2_SetConfig+0x104>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00b      	beq.n	8004548 <TIM_OC2_SetConfig+0xb0>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a1b      	ldr	r2, [pc, #108]	; (80045a0 <TIM_OC2_SetConfig+0x108>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d007      	beq.n	8004548 <TIM_OC2_SetConfig+0xb0>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a1a      	ldr	r2, [pc, #104]	; (80045a4 <TIM_OC2_SetConfig+0x10c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d003      	beq.n	8004548 <TIM_OC2_SetConfig+0xb0>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a19      	ldr	r2, [pc, #100]	; (80045a8 <TIM_OC2_SetConfig+0x110>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d113      	bne.n	8004570 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800454e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	4313      	orrs	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4313      	orrs	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	621a      	str	r2, [r3, #32]
}
 800458a:	bf00      	nop
 800458c:	371c      	adds	r7, #28
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	40012c00 	.word	0x40012c00
 800459c:	40013400 	.word	0x40013400
 80045a0:	40014000 	.word	0x40014000
 80045a4:	40014400 	.word	0x40014400
 80045a8:	40014800 	.word	0x40014800

080045ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b087      	sub	sp, #28
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f023 0303 	bic.w	r3, r3, #3
 80045e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	021b      	lsls	r3, r3, #8
 8004600:	697a      	ldr	r2, [r7, #20]
 8004602:	4313      	orrs	r3, r2
 8004604:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a27      	ldr	r2, [pc, #156]	; (80046a8 <TIM_OC3_SetConfig+0xfc>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d003      	beq.n	8004616 <TIM_OC3_SetConfig+0x6a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a26      	ldr	r2, [pc, #152]	; (80046ac <TIM_OC3_SetConfig+0x100>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d10d      	bne.n	8004632 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800461c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	021b      	lsls	r3, r3, #8
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	4313      	orrs	r3, r2
 8004628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a1c      	ldr	r2, [pc, #112]	; (80046a8 <TIM_OC3_SetConfig+0xfc>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d00f      	beq.n	800465a <TIM_OC3_SetConfig+0xae>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a1b      	ldr	r2, [pc, #108]	; (80046ac <TIM_OC3_SetConfig+0x100>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d00b      	beq.n	800465a <TIM_OC3_SetConfig+0xae>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a1a      	ldr	r2, [pc, #104]	; (80046b0 <TIM_OC3_SetConfig+0x104>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d007      	beq.n	800465a <TIM_OC3_SetConfig+0xae>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a19      	ldr	r2, [pc, #100]	; (80046b4 <TIM_OC3_SetConfig+0x108>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d003      	beq.n	800465a <TIM_OC3_SetConfig+0xae>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a18      	ldr	r2, [pc, #96]	; (80046b8 <TIM_OC3_SetConfig+0x10c>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d113      	bne.n	8004682 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004660:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004668:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	4313      	orrs	r3, r2
 8004674:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	011b      	lsls	r3, r3, #4
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	621a      	str	r2, [r3, #32]
}
 800469c:	bf00      	nop
 800469e:	371c      	adds	r7, #28
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	40012c00 	.word	0x40012c00
 80046ac:	40013400 	.word	0x40013400
 80046b0:	40014000 	.word	0x40014000
 80046b4:	40014400 	.word	0x40014400
 80046b8:	40014800 	.word	0x40014800

080046bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046bc:	b480      	push	{r7}
 80046be:	b087      	sub	sp, #28
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	021b      	lsls	r3, r3, #8
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	4313      	orrs	r3, r2
 8004702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800470a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	031b      	lsls	r3, r3, #12
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	4313      	orrs	r3, r2
 8004716:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a18      	ldr	r2, [pc, #96]	; (800477c <TIM_OC4_SetConfig+0xc0>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d00f      	beq.n	8004740 <TIM_OC4_SetConfig+0x84>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a17      	ldr	r2, [pc, #92]	; (8004780 <TIM_OC4_SetConfig+0xc4>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d00b      	beq.n	8004740 <TIM_OC4_SetConfig+0x84>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a16      	ldr	r2, [pc, #88]	; (8004784 <TIM_OC4_SetConfig+0xc8>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d007      	beq.n	8004740 <TIM_OC4_SetConfig+0x84>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a15      	ldr	r2, [pc, #84]	; (8004788 <TIM_OC4_SetConfig+0xcc>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d003      	beq.n	8004740 <TIM_OC4_SetConfig+0x84>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a14      	ldr	r2, [pc, #80]	; (800478c <TIM_OC4_SetConfig+0xd0>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d109      	bne.n	8004754 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004746:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	019b      	lsls	r3, r3, #6
 800474e:	697a      	ldr	r2, [r7, #20]
 8004750:	4313      	orrs	r3, r2
 8004752:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685a      	ldr	r2, [r3, #4]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	621a      	str	r2, [r3, #32]
}
 800476e:	bf00      	nop
 8004770:	371c      	adds	r7, #28
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	40012c00 	.word	0x40012c00
 8004780:	40013400 	.word	0x40013400
 8004784:	40014000 	.word	0x40014000
 8004788:	40014400 	.word	0x40014400
 800478c:	40014800 	.word	0x40014800

08004790 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80047d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	041b      	lsls	r3, r3, #16
 80047dc:	693a      	ldr	r2, [r7, #16]
 80047de:	4313      	orrs	r3, r2
 80047e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a17      	ldr	r2, [pc, #92]	; (8004844 <TIM_OC5_SetConfig+0xb4>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d00f      	beq.n	800480a <TIM_OC5_SetConfig+0x7a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a16      	ldr	r2, [pc, #88]	; (8004848 <TIM_OC5_SetConfig+0xb8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d00b      	beq.n	800480a <TIM_OC5_SetConfig+0x7a>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a15      	ldr	r2, [pc, #84]	; (800484c <TIM_OC5_SetConfig+0xbc>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d007      	beq.n	800480a <TIM_OC5_SetConfig+0x7a>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a14      	ldr	r2, [pc, #80]	; (8004850 <TIM_OC5_SetConfig+0xc0>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d003      	beq.n	800480a <TIM_OC5_SetConfig+0x7a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a13      	ldr	r2, [pc, #76]	; (8004854 <TIM_OC5_SetConfig+0xc4>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d109      	bne.n	800481e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004810:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	021b      	lsls	r3, r3, #8
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	4313      	orrs	r3, r2
 800481c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	621a      	str	r2, [r3, #32]
}
 8004838:	bf00      	nop
 800483a:	371c      	adds	r7, #28
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	40012c00 	.word	0x40012c00
 8004848:	40013400 	.word	0x40013400
 800484c:	40014000 	.word	0x40014000
 8004850:	40014400 	.word	0x40014400
 8004854:	40014800 	.word	0x40014800

08004858 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800487e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004886:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800488a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	021b      	lsls	r3, r3, #8
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	4313      	orrs	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800489e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	051b      	lsls	r3, r3, #20
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a18      	ldr	r2, [pc, #96]	; (8004910 <TIM_OC6_SetConfig+0xb8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00f      	beq.n	80048d4 <TIM_OC6_SetConfig+0x7c>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a17      	ldr	r2, [pc, #92]	; (8004914 <TIM_OC6_SetConfig+0xbc>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d00b      	beq.n	80048d4 <TIM_OC6_SetConfig+0x7c>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a16      	ldr	r2, [pc, #88]	; (8004918 <TIM_OC6_SetConfig+0xc0>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d007      	beq.n	80048d4 <TIM_OC6_SetConfig+0x7c>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a15      	ldr	r2, [pc, #84]	; (800491c <TIM_OC6_SetConfig+0xc4>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d003      	beq.n	80048d4 <TIM_OC6_SetConfig+0x7c>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a14      	ldr	r2, [pc, #80]	; (8004920 <TIM_OC6_SetConfig+0xc8>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d109      	bne.n	80048e8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	029b      	lsls	r3, r3, #10
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	621a      	str	r2, [r3, #32]
}
 8004902:	bf00      	nop
 8004904:	371c      	adds	r7, #28
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40012c00 	.word	0x40012c00
 8004914:	40013400 	.word	0x40013400
 8004918:	40014000 	.word	0x40014000
 800491c:	40014400 	.word	0x40014400
 8004920:	40014800 	.word	0x40014800

08004924 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
 8004930:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	f023 0201 	bic.w	r2, r3, #1
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6a1b      	ldr	r3, [r3, #32]
 8004948:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	4a26      	ldr	r2, [pc, #152]	; (80049e8 <TIM_TI1_SetConfig+0xc4>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d017      	beq.n	8004982 <TIM_TI1_SetConfig+0x5e>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004958:	d013      	beq.n	8004982 <TIM_TI1_SetConfig+0x5e>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	4a23      	ldr	r2, [pc, #140]	; (80049ec <TIM_TI1_SetConfig+0xc8>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d00f      	beq.n	8004982 <TIM_TI1_SetConfig+0x5e>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	4a22      	ldr	r2, [pc, #136]	; (80049f0 <TIM_TI1_SetConfig+0xcc>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d00b      	beq.n	8004982 <TIM_TI1_SetConfig+0x5e>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	4a21      	ldr	r2, [pc, #132]	; (80049f4 <TIM_TI1_SetConfig+0xd0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d007      	beq.n	8004982 <TIM_TI1_SetConfig+0x5e>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	4a20      	ldr	r2, [pc, #128]	; (80049f8 <TIM_TI1_SetConfig+0xd4>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d003      	beq.n	8004982 <TIM_TI1_SetConfig+0x5e>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	4a1f      	ldr	r2, [pc, #124]	; (80049fc <TIM_TI1_SetConfig+0xd8>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d101      	bne.n	8004986 <TIM_TI1_SetConfig+0x62>
 8004982:	2301      	movs	r3, #1
 8004984:	e000      	b.n	8004988 <TIM_TI1_SetConfig+0x64>
 8004986:	2300      	movs	r3, #0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d008      	beq.n	800499e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	f023 0303 	bic.w	r3, r3, #3
 8004992:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004994:	697a      	ldr	r2, [r7, #20]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]
 800499c:	e003      	b.n	80049a6 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	f043 0301 	orr.w	r3, r3, #1
 80049a4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	f023 030a 	bic.w	r3, r3, #10
 80049c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	f003 030a 	and.w	r3, r3, #10
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	697a      	ldr	r2, [r7, #20]
 80049d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	621a      	str	r2, [r3, #32]
}
 80049da:	bf00      	nop
 80049dc:	371c      	adds	r7, #28
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	40012c00 	.word	0x40012c00
 80049ec:	40000400 	.word	0x40000400
 80049f0:	40000800 	.word	0x40000800
 80049f4:	40000c00 	.word	0x40000c00
 80049f8:	40013400 	.word	0x40013400
 80049fc:	40014000 	.word	0x40014000

08004a00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b087      	sub	sp, #28
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	f023 0201 	bic.w	r2, r3, #1
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f023 030a 	bic.w	r3, r3, #10
 8004a3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	621a      	str	r2, [r3, #32]
}
 8004a52:	bf00      	nop
 8004a54:	371c      	adds	r7, #28
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr

08004a5e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b087      	sub	sp, #28
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	60f8      	str	r0, [r7, #12]
 8004a66:	60b9      	str	r1, [r7, #8]
 8004a68:	607a      	str	r2, [r7, #4]
 8004a6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	f023 0210 	bic.w	r2, r3, #16
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a8a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	021b      	lsls	r3, r3, #8
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	031b      	lsls	r3, r3, #12
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ab0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	621a      	str	r2, [r3, #32]
}
 8004acc:	bf00      	nop
 8004ace:	371c      	adds	r7, #28
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b087      	sub	sp, #28
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	f023 0210 	bic.w	r2, r3, #16
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	031b      	lsls	r3, r3, #12
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	621a      	str	r2, [r3, #32]
}
 8004b2c:	bf00      	nop
 8004b2e:	371c      	adds	r7, #28
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b087      	sub	sp, #28
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	607a      	str	r2, [r7, #4]
 8004b44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6a1b      	ldr	r3, [r3, #32]
 8004b5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f023 0303 	bic.w	r3, r3, #3
 8004b64:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b74:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004b88:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	021b      	lsls	r3, r3, #8
 8004b8e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004b92:	693a      	ldr	r2, [r7, #16]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	621a      	str	r2, [r3, #32]
}
 8004ba4:	bf00      	nop
 8004ba6:	371c      	adds	r7, #28
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bdc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	021b      	lsls	r3, r3, #8
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004bee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	031b      	lsls	r3, r3, #12
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004c02:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	031b      	lsls	r3, r3, #12
 8004c08:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	693a      	ldr	r2, [r7, #16]
 8004c1c:	621a      	str	r2, [r3, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr

08004c2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b085      	sub	sp, #20
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
 8004c32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	f043 0307 	orr.w	r3, r3, #7
 8004c4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	609a      	str	r2, [r3, #8]
}
 8004c54:	bf00      	nop
 8004c56:	3714      	adds	r7, #20
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b087      	sub	sp, #28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
 8004c6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	021a      	lsls	r2, r3, #8
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	431a      	orrs	r2, r3
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	609a      	str	r2, [r3, #8]
}
 8004c94:	bf00      	nop
 8004c96:	371c      	adds	r7, #28
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f003 031f 	and.w	r3, r3, #31
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6a1a      	ldr	r2, [r3, #32]
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	43db      	mvns	r3, r3
 8004cc2:	401a      	ands	r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6a1a      	ldr	r2, [r3, #32]
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	f003 031f 	and.w	r3, r3, #31
 8004cd2:	6879      	ldr	r1, [r7, #4]
 8004cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	621a      	str	r2, [r3, #32]
}
 8004cde:	bf00      	nop
 8004ce0:	371c      	adds	r7, #28
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
	...

08004cec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d101      	bne.n	8004d04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d00:	2302      	movs	r3, #2
 8004d02:	e068      	b.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2202      	movs	r2, #2
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a2e      	ldr	r2, [pc, #184]	; (8004de4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d004      	beq.n	8004d38 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a2d      	ldr	r2, [pc, #180]	; (8004de8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d108      	bne.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004d3e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d50:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a1e      	ldr	r2, [pc, #120]	; (8004de4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d01d      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d76:	d018      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a1b      	ldr	r2, [pc, #108]	; (8004dec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d013      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a1a      	ldr	r2, [pc, #104]	; (8004df0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d00e      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a18      	ldr	r2, [pc, #96]	; (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d009      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a13      	ldr	r2, [pc, #76]	; (8004de8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d004      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a14      	ldr	r2, [pc, #80]	; (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d10c      	bne.n	8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004db0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	40012c00 	.word	0x40012c00
 8004de8:	40013400 	.word	0x40013400
 8004dec:	40000400 	.word	0x40000400
 8004df0:	40000800 	.word	0x40000800
 8004df4:	40000c00 	.word	0x40000c00
 8004df8:	40014000 	.word	0x40014000

08004dfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e14:	2302      	movs	r3, #2
 8004e16:	e065      	b.n	8004ee4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	041b      	lsls	r3, r3, #16
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a16      	ldr	r2, [pc, #88]	; (8004ef0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d004      	beq.n	8004ea6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a14      	ldr	r2, [pc, #80]	; (8004ef4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d115      	bne.n	8004ed2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb0:	051b      	lsls	r3, r3, #20
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	69db      	ldr	r3, [r3, #28]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3714      	adds	r7, #20
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	40012c00 	.word	0x40012c00
 8004ef4:	40013400 	.word	0x40013400

08004ef8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e040      	b.n	8004f8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d106      	bne.n	8004f20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fc fb3e 	bl	800159c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2224      	movs	r2, #36	; 0x24
 8004f24:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 0201 	bic.w	r2, r2, #1
 8004f34:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 fbc2 	bl	80056c0 <UART_SetConfig>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d101      	bne.n	8004f46 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e022      	b.n	8004f8c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d002      	beq.n	8004f54 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fe6e 	bl	8005c30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	685a      	ldr	r2, [r3, #4]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689a      	ldr	r2, [r3, #8]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0201 	orr.w	r2, r2, #1
 8004f82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 fef5 	bl	8005d74 <UART_CheckIdleState>
 8004f8a:	4603      	mov	r3, r0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3708      	adds	r7, #8
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b08a      	sub	sp, #40	; 0x28
 8004f98:	af02      	add	r7, sp, #8
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	603b      	str	r3, [r7, #0]
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fa8:	2b20      	cmp	r3, #32
 8004faa:	f040 8082 	bne.w	80050b2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d002      	beq.n	8004fba <HAL_UART_Transmit+0x26>
 8004fb4:	88fb      	ldrh	r3, [r7, #6]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e07a      	b.n	80050b4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_UART_Transmit+0x38>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e073      	b.n	80050b4 <HAL_UART_Transmit+0x120>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2221      	movs	r2, #33	; 0x21
 8004fe0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fe2:	f7fc fcdd 	bl	80019a0 <HAL_GetTick>
 8004fe6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	88fa      	ldrh	r2, [r7, #6]
 8004fec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	88fa      	ldrh	r2, [r7, #6]
 8004ff4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005000:	d108      	bne.n	8005014 <HAL_UART_Transmit+0x80>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d104      	bne.n	8005014 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800500a:	2300      	movs	r3, #0
 800500c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	61bb      	str	r3, [r7, #24]
 8005012:	e003      	b.n	800501c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005018:	2300      	movs	r3, #0
 800501a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005024:	e02d      	b.n	8005082 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	2200      	movs	r2, #0
 800502e:	2180      	movs	r1, #128	; 0x80
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 fee8 	bl	8005e06 <UART_WaitOnFlagUntilTimeout>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d001      	beq.n	8005040 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e039      	b.n	80050b4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10b      	bne.n	800505e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	881a      	ldrh	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005052:	b292      	uxth	r2, r2
 8005054:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	3302      	adds	r3, #2
 800505a:	61bb      	str	r3, [r7, #24]
 800505c:	e008      	b.n	8005070 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	781a      	ldrb	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	b292      	uxth	r2, r2
 8005068:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	3301      	adds	r3, #1
 800506e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005076:	b29b      	uxth	r3, r3
 8005078:	3b01      	subs	r3, #1
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1cb      	bne.n	8005026 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2200      	movs	r2, #0
 8005096:	2140      	movs	r1, #64	; 0x40
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 feb4 	bl	8005e06 <UART_WaitOnFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e005      	b.n	80050b4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2220      	movs	r2, #32
 80050ac:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80050ae:	2300      	movs	r3, #0
 80050b0:	e000      	b.n	80050b4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80050b2:	2302      	movs	r3, #2
  }
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3720      	adds	r7, #32
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b0ba      	sub	sp, #232	; 0xe8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80050e6:	f640 030f 	movw	r3, #2063	; 0x80f
 80050ea:	4013      	ands	r3, r2
 80050ec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80050f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d115      	bne.n	8005124 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80050f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fc:	f003 0320 	and.w	r3, r3, #32
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00f      	beq.n	8005124 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005108:	f003 0320 	and.w	r3, r3, #32
 800510c:	2b00      	cmp	r3, #0
 800510e:	d009      	beq.n	8005124 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 82a6 	beq.w	8005666 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	4798      	blx	r3
      }
      return;
 8005122:	e2a0      	b.n	8005666 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005124:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005128:	2b00      	cmp	r3, #0
 800512a:	f000 8117 	beq.w	800535c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800512e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b00      	cmp	r3, #0
 8005138:	d106      	bne.n	8005148 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800513a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800513e:	4b85      	ldr	r3, [pc, #532]	; (8005354 <HAL_UART_IRQHandler+0x298>)
 8005140:	4013      	ands	r3, r2
 8005142:	2b00      	cmp	r3, #0
 8005144:	f000 810a 	beq.w	800535c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	2b00      	cmp	r3, #0
 8005152:	d011      	beq.n	8005178 <HAL_UART_IRQHandler+0xbc>
 8005154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00b      	beq.n	8005178 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2201      	movs	r2, #1
 8005166:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800516e:	f043 0201 	orr.w	r2, r3, #1
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800517c:	f003 0302 	and.w	r3, r3, #2
 8005180:	2b00      	cmp	r3, #0
 8005182:	d011      	beq.n	80051a8 <HAL_UART_IRQHandler+0xec>
 8005184:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005188:	f003 0301 	and.w	r3, r3, #1
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00b      	beq.n	80051a8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2202      	movs	r2, #2
 8005196:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800519e:	f043 0204 	orr.w	r2, r3, #4
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051ac:	f003 0304 	and.w	r3, r3, #4
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d011      	beq.n	80051d8 <HAL_UART_IRQHandler+0x11c>
 80051b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00b      	beq.n	80051d8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2204      	movs	r2, #4
 80051c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051ce:	f043 0202 	orr.w	r2, r3, #2
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80051d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051dc:	f003 0308 	and.w	r3, r3, #8
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d017      	beq.n	8005214 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051e8:	f003 0320 	and.w	r3, r3, #32
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d105      	bne.n	80051fc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80051f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051f4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00b      	beq.n	8005214 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2208      	movs	r2, #8
 8005202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800520a:	f043 0208 	orr.w	r2, r3, #8
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005218:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800521c:	2b00      	cmp	r3, #0
 800521e:	d012      	beq.n	8005246 <HAL_UART_IRQHandler+0x18a>
 8005220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005224:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00c      	beq.n	8005246 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005234:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800523c:	f043 0220 	orr.w	r2, r3, #32
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 820c 	beq.w	800566a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005256:	f003 0320 	and.w	r3, r3, #32
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00d      	beq.n	800527a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800525e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005262:	f003 0320 	and.w	r3, r3, #32
 8005266:	2b00      	cmp	r3, #0
 8005268:	d007      	beq.n	800527a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800526e:	2b00      	cmp	r3, #0
 8005270:	d003      	beq.n	800527a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005280:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800528e:	2b40      	cmp	r3, #64	; 0x40
 8005290:	d005      	beq.n	800529e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005292:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005296:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800529a:	2b00      	cmp	r3, #0
 800529c:	d04f      	beq.n	800533e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 fe75 	bl	8005f8e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ae:	2b40      	cmp	r3, #64	; 0x40
 80052b0:	d141      	bne.n	8005336 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3308      	adds	r3, #8
 80052b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80052c0:	e853 3f00 	ldrex	r3, [r3]
 80052c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80052c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80052cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	3308      	adds	r3, #8
 80052da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80052de:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80052e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80052ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80052ee:	e841 2300 	strex	r3, r2, [r1]
 80052f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80052f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1d9      	bne.n	80052b2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005302:	2b00      	cmp	r3, #0
 8005304:	d013      	beq.n	800532e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800530a:	4a13      	ldr	r2, [pc, #76]	; (8005358 <HAL_UART_IRQHandler+0x29c>)
 800530c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005312:	4618      	mov	r0, r3
 8005314:	f7fc fcc3 	bl	8001c9e <HAL_DMA_Abort_IT>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d017      	beq.n	800534e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005328:	4610      	mov	r0, r2
 800532a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800532c:	e00f      	b.n	800534e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 f9b0 	bl	8005694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005334:	e00b      	b.n	800534e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f9ac 	bl	8005694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800533c:	e007      	b.n	800534e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f9a8 	bl	8005694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800534c:	e18d      	b.n	800566a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800534e:	bf00      	nop
    return;
 8005350:	e18b      	b.n	800566a <HAL_UART_IRQHandler+0x5ae>
 8005352:	bf00      	nop
 8005354:	04000120 	.word	0x04000120
 8005358:	08006055 	.word	0x08006055

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005360:	2b01      	cmp	r3, #1
 8005362:	f040 8146 	bne.w	80055f2 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800536a:	f003 0310 	and.w	r3, r3, #16
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 813f 	beq.w	80055f2 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005378:	f003 0310 	and.w	r3, r3, #16
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 8138 	beq.w	80055f2 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2210      	movs	r2, #16
 8005388:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005394:	2b40      	cmp	r3, #64	; 0x40
 8005396:	f040 80b4 	bne.w	8005502 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80053a6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f000 815f 	beq.w	800566e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80053b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80053ba:	429a      	cmp	r2, r3
 80053bc:	f080 8157 	bcs.w	800566e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80053c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0320 	and.w	r3, r3, #32
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f040 8085 	bne.w	80054e6 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053e8:	e853 3f00 	ldrex	r3, [r3]
 80053ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80053f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	461a      	mov	r2, r3
 8005402:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005406:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800540a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005412:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005416:	e841 2300 	strex	r3, r2, [r1]
 800541a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800541e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1da      	bne.n	80053dc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	3308      	adds	r3, #8
 800542c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005430:	e853 3f00 	ldrex	r3, [r3]
 8005434:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005436:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005438:	f023 0301 	bic.w	r3, r3, #1
 800543c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	3308      	adds	r3, #8
 8005446:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800544a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800544e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005450:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005452:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005456:	e841 2300 	strex	r3, r2, [r1]
 800545a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800545c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1e1      	bne.n	8005426 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	3308      	adds	r3, #8
 8005468:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800546a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800546c:	e853 3f00 	ldrex	r3, [r3]
 8005470:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005472:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005474:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005478:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	3308      	adds	r3, #8
 8005482:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005486:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005488:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800548c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800548e:	e841 2300 	strex	r3, r2, [r1]
 8005492:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005494:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1e3      	bne.n	8005462 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2220      	movs	r2, #32
 800549e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ae:	e853 3f00 	ldrex	r3, [r3]
 80054b2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80054b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054b6:	f023 0310 	bic.w	r3, r3, #16
 80054ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	461a      	mov	r2, r3
 80054c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80054c8:	65bb      	str	r3, [r7, #88]	; 0x58
 80054ca:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054cc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80054ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80054d0:	e841 2300 	strex	r3, r2, [r1]
 80054d4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80054d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1e4      	bne.n	80054a6 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7fc fb9e 	bl	8001c22 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	4619      	mov	r1, r3
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f8d4 	bl	80056a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005500:	e0b5      	b.n	800566e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800550e:	b29b      	uxth	r3, r3
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800551c:	b29b      	uxth	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	f000 80a7 	beq.w	8005672 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8005524:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005528:	2b00      	cmp	r3, #0
 800552a:	f000 80a2 	beq.w	8005672 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005536:	e853 3f00 	ldrex	r3, [r3]
 800553a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800553c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800553e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005542:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	461a      	mov	r2, r3
 800554c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005550:	647b      	str	r3, [r7, #68]	; 0x44
 8005552:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005554:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005556:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005558:	e841 2300 	strex	r3, r2, [r1]
 800555c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800555e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1e4      	bne.n	800552e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3308      	adds	r3, #8
 800556a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556e:	e853 3f00 	ldrex	r3, [r3]
 8005572:	623b      	str	r3, [r7, #32]
   return(result);
 8005574:	6a3b      	ldr	r3, [r7, #32]
 8005576:	f023 0301 	bic.w	r3, r3, #1
 800557a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	3308      	adds	r3, #8
 8005584:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005588:	633a      	str	r2, [r7, #48]	; 0x30
 800558a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800558e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005590:	e841 2300 	strex	r3, r2, [r1]
 8005594:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1e3      	bne.n	8005564 <HAL_UART_IRQHandler+0x4a8>
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2220      	movs	r2, #32
 80055a0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	e853 3f00 	ldrex	r3, [r3]
 80055ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f023 0310 	bic.w	r3, r3, #16
 80055c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	461a      	mov	r2, r3
 80055cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055d0:	61fb      	str	r3, [r7, #28]
 80055d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d4:	69b9      	ldr	r1, [r7, #24]
 80055d6:	69fa      	ldr	r2, [r7, #28]
 80055d8:	e841 2300 	strex	r3, r2, [r1]
 80055dc:	617b      	str	r3, [r7, #20]
   return(result);
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1e4      	bne.n	80055ae <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055e8:	4619      	mov	r1, r3
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f85c 	bl	80056a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80055f0:	e03f      	b.n	8005672 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80055f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00e      	beq.n	800561c <HAL_UART_IRQHandler+0x560>
 80055fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d008      	beq.n	800561c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005612:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 fd5d 	bl	80060d4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800561a:	e02d      	b.n	8005678 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800561c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00e      	beq.n	8005646 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800562c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005630:	2b00      	cmp	r3, #0
 8005632:	d008      	beq.n	8005646 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005638:	2b00      	cmp	r3, #0
 800563a:	d01c      	beq.n	8005676 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	4798      	blx	r3
    }
    return;
 8005644:	e017      	b.n	8005676 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800564a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800564e:	2b00      	cmp	r3, #0
 8005650:	d012      	beq.n	8005678 <HAL_UART_IRQHandler+0x5bc>
 8005652:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00c      	beq.n	8005678 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 fd0e 	bl	8006080 <UART_EndTransmit_IT>
    return;
 8005664:	e008      	b.n	8005678 <HAL_UART_IRQHandler+0x5bc>
      return;
 8005666:	bf00      	nop
 8005668:	e006      	b.n	8005678 <HAL_UART_IRQHandler+0x5bc>
    return;
 800566a:	bf00      	nop
 800566c:	e004      	b.n	8005678 <HAL_UART_IRQHandler+0x5bc>
      return;
 800566e:	bf00      	nop
 8005670:	e002      	b.n	8005678 <HAL_UART_IRQHandler+0x5bc>
      return;
 8005672:	bf00      	nop
 8005674:	e000      	b.n	8005678 <HAL_UART_IRQHandler+0x5bc>
    return;
 8005676:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005678:	37e8      	adds	r7, #232	; 0xe8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop

08005680 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	460b      	mov	r3, r1
 80056b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056b4:	bf00      	nop
 80056b6:	370c      	adds	r7, #12
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056c4:	b08a      	sub	sp, #40	; 0x28
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	689a      	ldr	r2, [r3, #8]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	431a      	orrs	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	431a      	orrs	r2, r3
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	4ba4      	ldr	r3, [pc, #656]	; (8005980 <UART_SetConfig+0x2c0>)
 80056f0:	4013      	ands	r3, r2
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	6812      	ldr	r2, [r2, #0]
 80056f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056f8:	430b      	orrs	r3, r1
 80056fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	68da      	ldr	r2, [r3, #12]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a99      	ldr	r2, [pc, #612]	; (8005984 <UART_SetConfig+0x2c4>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d004      	beq.n	800572c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005728:	4313      	orrs	r3, r2
 800572a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800573c:	430a      	orrs	r2, r1
 800573e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a90      	ldr	r2, [pc, #576]	; (8005988 <UART_SetConfig+0x2c8>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d126      	bne.n	8005798 <UART_SetConfig+0xd8>
 800574a:	4b90      	ldr	r3, [pc, #576]	; (800598c <UART_SetConfig+0x2cc>)
 800574c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005750:	f003 0303 	and.w	r3, r3, #3
 8005754:	2b03      	cmp	r3, #3
 8005756:	d81b      	bhi.n	8005790 <UART_SetConfig+0xd0>
 8005758:	a201      	add	r2, pc, #4	; (adr r2, 8005760 <UART_SetConfig+0xa0>)
 800575a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575e:	bf00      	nop
 8005760:	08005771 	.word	0x08005771
 8005764:	08005781 	.word	0x08005781
 8005768:	08005779 	.word	0x08005779
 800576c:	08005789 	.word	0x08005789
 8005770:	2301      	movs	r3, #1
 8005772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005776:	e116      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005778:	2302      	movs	r3, #2
 800577a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800577e:	e112      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005780:	2304      	movs	r3, #4
 8005782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005786:	e10e      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005788:	2308      	movs	r3, #8
 800578a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800578e:	e10a      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005790:	2310      	movs	r3, #16
 8005792:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005796:	e106      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a7c      	ldr	r2, [pc, #496]	; (8005990 <UART_SetConfig+0x2d0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d138      	bne.n	8005814 <UART_SetConfig+0x154>
 80057a2:	4b7a      	ldr	r3, [pc, #488]	; (800598c <UART_SetConfig+0x2cc>)
 80057a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057a8:	f003 030c 	and.w	r3, r3, #12
 80057ac:	2b0c      	cmp	r3, #12
 80057ae:	d82d      	bhi.n	800580c <UART_SetConfig+0x14c>
 80057b0:	a201      	add	r2, pc, #4	; (adr r2, 80057b8 <UART_SetConfig+0xf8>)
 80057b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b6:	bf00      	nop
 80057b8:	080057ed 	.word	0x080057ed
 80057bc:	0800580d 	.word	0x0800580d
 80057c0:	0800580d 	.word	0x0800580d
 80057c4:	0800580d 	.word	0x0800580d
 80057c8:	080057fd 	.word	0x080057fd
 80057cc:	0800580d 	.word	0x0800580d
 80057d0:	0800580d 	.word	0x0800580d
 80057d4:	0800580d 	.word	0x0800580d
 80057d8:	080057f5 	.word	0x080057f5
 80057dc:	0800580d 	.word	0x0800580d
 80057e0:	0800580d 	.word	0x0800580d
 80057e4:	0800580d 	.word	0x0800580d
 80057e8:	08005805 	.word	0x08005805
 80057ec:	2300      	movs	r3, #0
 80057ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057f2:	e0d8      	b.n	80059a6 <UART_SetConfig+0x2e6>
 80057f4:	2302      	movs	r3, #2
 80057f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057fa:	e0d4      	b.n	80059a6 <UART_SetConfig+0x2e6>
 80057fc:	2304      	movs	r3, #4
 80057fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005802:	e0d0      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005804:	2308      	movs	r3, #8
 8005806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800580a:	e0cc      	b.n	80059a6 <UART_SetConfig+0x2e6>
 800580c:	2310      	movs	r3, #16
 800580e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005812:	e0c8      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a5e      	ldr	r2, [pc, #376]	; (8005994 <UART_SetConfig+0x2d4>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d125      	bne.n	800586a <UART_SetConfig+0x1aa>
 800581e:	4b5b      	ldr	r3, [pc, #364]	; (800598c <UART_SetConfig+0x2cc>)
 8005820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005824:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005828:	2b30      	cmp	r3, #48	; 0x30
 800582a:	d016      	beq.n	800585a <UART_SetConfig+0x19a>
 800582c:	2b30      	cmp	r3, #48	; 0x30
 800582e:	d818      	bhi.n	8005862 <UART_SetConfig+0x1a2>
 8005830:	2b20      	cmp	r3, #32
 8005832:	d00a      	beq.n	800584a <UART_SetConfig+0x18a>
 8005834:	2b20      	cmp	r3, #32
 8005836:	d814      	bhi.n	8005862 <UART_SetConfig+0x1a2>
 8005838:	2b00      	cmp	r3, #0
 800583a:	d002      	beq.n	8005842 <UART_SetConfig+0x182>
 800583c:	2b10      	cmp	r3, #16
 800583e:	d008      	beq.n	8005852 <UART_SetConfig+0x192>
 8005840:	e00f      	b.n	8005862 <UART_SetConfig+0x1a2>
 8005842:	2300      	movs	r3, #0
 8005844:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005848:	e0ad      	b.n	80059a6 <UART_SetConfig+0x2e6>
 800584a:	2302      	movs	r3, #2
 800584c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005850:	e0a9      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005852:	2304      	movs	r3, #4
 8005854:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005858:	e0a5      	b.n	80059a6 <UART_SetConfig+0x2e6>
 800585a:	2308      	movs	r3, #8
 800585c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005860:	e0a1      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005862:	2310      	movs	r3, #16
 8005864:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005868:	e09d      	b.n	80059a6 <UART_SetConfig+0x2e6>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a4a      	ldr	r2, [pc, #296]	; (8005998 <UART_SetConfig+0x2d8>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d125      	bne.n	80058c0 <UART_SetConfig+0x200>
 8005874:	4b45      	ldr	r3, [pc, #276]	; (800598c <UART_SetConfig+0x2cc>)
 8005876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800587a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800587e:	2bc0      	cmp	r3, #192	; 0xc0
 8005880:	d016      	beq.n	80058b0 <UART_SetConfig+0x1f0>
 8005882:	2bc0      	cmp	r3, #192	; 0xc0
 8005884:	d818      	bhi.n	80058b8 <UART_SetConfig+0x1f8>
 8005886:	2b80      	cmp	r3, #128	; 0x80
 8005888:	d00a      	beq.n	80058a0 <UART_SetConfig+0x1e0>
 800588a:	2b80      	cmp	r3, #128	; 0x80
 800588c:	d814      	bhi.n	80058b8 <UART_SetConfig+0x1f8>
 800588e:	2b00      	cmp	r3, #0
 8005890:	d002      	beq.n	8005898 <UART_SetConfig+0x1d8>
 8005892:	2b40      	cmp	r3, #64	; 0x40
 8005894:	d008      	beq.n	80058a8 <UART_SetConfig+0x1e8>
 8005896:	e00f      	b.n	80058b8 <UART_SetConfig+0x1f8>
 8005898:	2300      	movs	r3, #0
 800589a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800589e:	e082      	b.n	80059a6 <UART_SetConfig+0x2e6>
 80058a0:	2302      	movs	r3, #2
 80058a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058a6:	e07e      	b.n	80059a6 <UART_SetConfig+0x2e6>
 80058a8:	2304      	movs	r3, #4
 80058aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058ae:	e07a      	b.n	80059a6 <UART_SetConfig+0x2e6>
 80058b0:	2308      	movs	r3, #8
 80058b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058b6:	e076      	b.n	80059a6 <UART_SetConfig+0x2e6>
 80058b8:	2310      	movs	r3, #16
 80058ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058be:	e072      	b.n	80059a6 <UART_SetConfig+0x2e6>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a35      	ldr	r2, [pc, #212]	; (800599c <UART_SetConfig+0x2dc>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d12a      	bne.n	8005920 <UART_SetConfig+0x260>
 80058ca:	4b30      	ldr	r3, [pc, #192]	; (800598c <UART_SetConfig+0x2cc>)
 80058cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058d8:	d01a      	beq.n	8005910 <UART_SetConfig+0x250>
 80058da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058de:	d81b      	bhi.n	8005918 <UART_SetConfig+0x258>
 80058e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058e4:	d00c      	beq.n	8005900 <UART_SetConfig+0x240>
 80058e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058ea:	d815      	bhi.n	8005918 <UART_SetConfig+0x258>
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d003      	beq.n	80058f8 <UART_SetConfig+0x238>
 80058f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058f4:	d008      	beq.n	8005908 <UART_SetConfig+0x248>
 80058f6:	e00f      	b.n	8005918 <UART_SetConfig+0x258>
 80058f8:	2300      	movs	r3, #0
 80058fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058fe:	e052      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005900:	2302      	movs	r3, #2
 8005902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005906:	e04e      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005908:	2304      	movs	r3, #4
 800590a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800590e:	e04a      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005910:	2308      	movs	r3, #8
 8005912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005916:	e046      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005918:	2310      	movs	r3, #16
 800591a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800591e:	e042      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a17      	ldr	r2, [pc, #92]	; (8005984 <UART_SetConfig+0x2c4>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d13a      	bne.n	80059a0 <UART_SetConfig+0x2e0>
 800592a:	4b18      	ldr	r3, [pc, #96]	; (800598c <UART_SetConfig+0x2cc>)
 800592c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005930:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005934:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005938:	d01a      	beq.n	8005970 <UART_SetConfig+0x2b0>
 800593a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800593e:	d81b      	bhi.n	8005978 <UART_SetConfig+0x2b8>
 8005940:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005944:	d00c      	beq.n	8005960 <UART_SetConfig+0x2a0>
 8005946:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800594a:	d815      	bhi.n	8005978 <UART_SetConfig+0x2b8>
 800594c:	2b00      	cmp	r3, #0
 800594e:	d003      	beq.n	8005958 <UART_SetConfig+0x298>
 8005950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005954:	d008      	beq.n	8005968 <UART_SetConfig+0x2a8>
 8005956:	e00f      	b.n	8005978 <UART_SetConfig+0x2b8>
 8005958:	2300      	movs	r3, #0
 800595a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800595e:	e022      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005960:	2302      	movs	r3, #2
 8005962:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005966:	e01e      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005968:	2304      	movs	r3, #4
 800596a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800596e:	e01a      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005970:	2308      	movs	r3, #8
 8005972:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005976:	e016      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005978:	2310      	movs	r3, #16
 800597a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800597e:	e012      	b.n	80059a6 <UART_SetConfig+0x2e6>
 8005980:	efff69f3 	.word	0xefff69f3
 8005984:	40008000 	.word	0x40008000
 8005988:	40013800 	.word	0x40013800
 800598c:	40021000 	.word	0x40021000
 8005990:	40004400 	.word	0x40004400
 8005994:	40004800 	.word	0x40004800
 8005998:	40004c00 	.word	0x40004c00
 800599c:	40005000 	.word	0x40005000
 80059a0:	2310      	movs	r3, #16
 80059a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a9f      	ldr	r2, [pc, #636]	; (8005c28 <UART_SetConfig+0x568>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d17a      	bne.n	8005aa6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80059b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d824      	bhi.n	8005a02 <UART_SetConfig+0x342>
 80059b8:	a201      	add	r2, pc, #4	; (adr r2, 80059c0 <UART_SetConfig+0x300>)
 80059ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059be:	bf00      	nop
 80059c0:	080059e5 	.word	0x080059e5
 80059c4:	08005a03 	.word	0x08005a03
 80059c8:	080059ed 	.word	0x080059ed
 80059cc:	08005a03 	.word	0x08005a03
 80059d0:	080059f3 	.word	0x080059f3
 80059d4:	08005a03 	.word	0x08005a03
 80059d8:	08005a03 	.word	0x08005a03
 80059dc:	08005a03 	.word	0x08005a03
 80059e0:	080059fb 	.word	0x080059fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059e4:	f7fd f90c 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 80059e8:	61f8      	str	r0, [r7, #28]
        break;
 80059ea:	e010      	b.n	8005a0e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059ec:	4b8f      	ldr	r3, [pc, #572]	; (8005c2c <UART_SetConfig+0x56c>)
 80059ee:	61fb      	str	r3, [r7, #28]
        break;
 80059f0:	e00d      	b.n	8005a0e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059f2:	f7fd f86d 	bl	8002ad0 <HAL_RCC_GetSysClockFreq>
 80059f6:	61f8      	str	r0, [r7, #28]
        break;
 80059f8:	e009      	b.n	8005a0e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059fe:	61fb      	str	r3, [r7, #28]
        break;
 8005a00:	e005      	b.n	8005a0e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005a02:	2300      	movs	r3, #0
 8005a04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005a0c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 80fb 	beq.w	8005c0c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	005b      	lsls	r3, r3, #1
 8005a1e:	4413      	add	r3, r2
 8005a20:	69fa      	ldr	r2, [r7, #28]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d305      	bcc.n	8005a32 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a2c:	69fa      	ldr	r2, [r7, #28]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d903      	bls.n	8005a3a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005a38:	e0e8      	b.n	8005c0c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	461c      	mov	r4, r3
 8005a40:	4615      	mov	r5, r2
 8005a42:	f04f 0200 	mov.w	r2, #0
 8005a46:	f04f 0300 	mov.w	r3, #0
 8005a4a:	022b      	lsls	r3, r5, #8
 8005a4c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005a50:	0222      	lsls	r2, r4, #8
 8005a52:	68f9      	ldr	r1, [r7, #12]
 8005a54:	6849      	ldr	r1, [r1, #4]
 8005a56:	0849      	lsrs	r1, r1, #1
 8005a58:	2000      	movs	r0, #0
 8005a5a:	4688      	mov	r8, r1
 8005a5c:	4681      	mov	r9, r0
 8005a5e:	eb12 0a08 	adds.w	sl, r2, r8
 8005a62:	eb43 0b09 	adc.w	fp, r3, r9
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	603b      	str	r3, [r7, #0]
 8005a6e:	607a      	str	r2, [r7, #4]
 8005a70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a74:	4650      	mov	r0, sl
 8005a76:	4659      	mov	r1, fp
 8005a78:	f7fb f896 	bl	8000ba8 <__aeabi_uldivmod>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	460b      	mov	r3, r1
 8005a80:	4613      	mov	r3, r2
 8005a82:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a8a:	d308      	bcc.n	8005a9e <UART_SetConfig+0x3de>
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a92:	d204      	bcs.n	8005a9e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	60da      	str	r2, [r3, #12]
 8005a9c:	e0b6      	b.n	8005c0c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005aa4:	e0b2      	b.n	8005c0c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	69db      	ldr	r3, [r3, #28]
 8005aaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aae:	d15e      	bne.n	8005b6e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ab0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d828      	bhi.n	8005b0a <UART_SetConfig+0x44a>
 8005ab8:	a201      	add	r2, pc, #4	; (adr r2, 8005ac0 <UART_SetConfig+0x400>)
 8005aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005abe:	bf00      	nop
 8005ac0:	08005ae5 	.word	0x08005ae5
 8005ac4:	08005aed 	.word	0x08005aed
 8005ac8:	08005af5 	.word	0x08005af5
 8005acc:	08005b0b 	.word	0x08005b0b
 8005ad0:	08005afb 	.word	0x08005afb
 8005ad4:	08005b0b 	.word	0x08005b0b
 8005ad8:	08005b0b 	.word	0x08005b0b
 8005adc:	08005b0b 	.word	0x08005b0b
 8005ae0:	08005b03 	.word	0x08005b03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ae4:	f7fd f88c 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 8005ae8:	61f8      	str	r0, [r7, #28]
        break;
 8005aea:	e014      	b.n	8005b16 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005aec:	f7fd f89e 	bl	8002c2c <HAL_RCC_GetPCLK2Freq>
 8005af0:	61f8      	str	r0, [r7, #28]
        break;
 8005af2:	e010      	b.n	8005b16 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005af4:	4b4d      	ldr	r3, [pc, #308]	; (8005c2c <UART_SetConfig+0x56c>)
 8005af6:	61fb      	str	r3, [r7, #28]
        break;
 8005af8:	e00d      	b.n	8005b16 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005afa:	f7fc ffe9 	bl	8002ad0 <HAL_RCC_GetSysClockFreq>
 8005afe:	61f8      	str	r0, [r7, #28]
        break;
 8005b00:	e009      	b.n	8005b16 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b06:	61fb      	str	r3, [r7, #28]
        break;
 8005b08:	e005      	b.n	8005b16 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005b14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d077      	beq.n	8005c0c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	005a      	lsls	r2, r3, #1
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	085b      	lsrs	r3, r3, #1
 8005b26:	441a      	add	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b30:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	2b0f      	cmp	r3, #15
 8005b36:	d916      	bls.n	8005b66 <UART_SetConfig+0x4a6>
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b3e:	d212      	bcs.n	8005b66 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	f023 030f 	bic.w	r3, r3, #15
 8005b48:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	085b      	lsrs	r3, r3, #1
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	f003 0307 	and.w	r3, r3, #7
 8005b54:	b29a      	uxth	r2, r3
 8005b56:	8afb      	ldrh	r3, [r7, #22]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	8afa      	ldrh	r2, [r7, #22]
 8005b62:	60da      	str	r2, [r3, #12]
 8005b64:	e052      	b.n	8005c0c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005b6c:	e04e      	b.n	8005c0c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b72:	2b08      	cmp	r3, #8
 8005b74:	d827      	bhi.n	8005bc6 <UART_SetConfig+0x506>
 8005b76:	a201      	add	r2, pc, #4	; (adr r2, 8005b7c <UART_SetConfig+0x4bc>)
 8005b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7c:	08005ba1 	.word	0x08005ba1
 8005b80:	08005ba9 	.word	0x08005ba9
 8005b84:	08005bb1 	.word	0x08005bb1
 8005b88:	08005bc7 	.word	0x08005bc7
 8005b8c:	08005bb7 	.word	0x08005bb7
 8005b90:	08005bc7 	.word	0x08005bc7
 8005b94:	08005bc7 	.word	0x08005bc7
 8005b98:	08005bc7 	.word	0x08005bc7
 8005b9c:	08005bbf 	.word	0x08005bbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ba0:	f7fd f82e 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 8005ba4:	61f8      	str	r0, [r7, #28]
        break;
 8005ba6:	e014      	b.n	8005bd2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ba8:	f7fd f840 	bl	8002c2c <HAL_RCC_GetPCLK2Freq>
 8005bac:	61f8      	str	r0, [r7, #28]
        break;
 8005bae:	e010      	b.n	8005bd2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bb0:	4b1e      	ldr	r3, [pc, #120]	; (8005c2c <UART_SetConfig+0x56c>)
 8005bb2:	61fb      	str	r3, [r7, #28]
        break;
 8005bb4:	e00d      	b.n	8005bd2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bb6:	f7fc ff8b 	bl	8002ad0 <HAL_RCC_GetSysClockFreq>
 8005bba:	61f8      	str	r0, [r7, #28]
        break;
 8005bbc:	e009      	b.n	8005bd2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bc2:	61fb      	str	r3, [r7, #28]
        break;
 8005bc4:	e005      	b.n	8005bd2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005bd0:	bf00      	nop
    }

    if (pclk != 0U)
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d019      	beq.n	8005c0c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	085a      	lsrs	r2, r3, #1
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	441a      	add	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bea:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	2b0f      	cmp	r3, #15
 8005bf0:	d909      	bls.n	8005c06 <UART_SetConfig+0x546>
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bf8:	d205      	bcs.n	8005c06 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	b29a      	uxth	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	60da      	str	r2, [r3, #12]
 8005c04:	e002      	b.n	8005c0c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005c18:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3728      	adds	r7, #40	; 0x28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c26:	bf00      	nop
 8005c28:	40008000 	.word	0x40008000
 8005c2c:	00f42400 	.word	0x00f42400

08005c30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00a      	beq.n	8005c5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	430a      	orrs	r2, r1
 8005c58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00a      	beq.n	8005c7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c80:	f003 0304 	and.w	r3, r3, #4
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d00a      	beq.n	8005c9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca2:	f003 0308 	and.w	r3, r3, #8
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00a      	beq.n	8005cc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc4:	f003 0310 	and.w	r3, r3, #16
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00a      	beq.n	8005ce2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	430a      	orrs	r2, r1
 8005ce0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce6:	f003 0320 	and.w	r3, r3, #32
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d00a      	beq.n	8005d04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	430a      	orrs	r2, r1
 8005d02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d01a      	beq.n	8005d46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	430a      	orrs	r2, r1
 8005d24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d2e:	d10a      	bne.n	8005d46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	430a      	orrs	r2, r1
 8005d44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00a      	beq.n	8005d68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	430a      	orrs	r2, r1
 8005d66:	605a      	str	r2, [r3, #4]
  }
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b086      	sub	sp, #24
 8005d78:	af02      	add	r7, sp, #8
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d84:	f7fb fe0c 	bl	80019a0 <HAL_GetTick>
 8005d88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0308 	and.w	r3, r3, #8
 8005d94:	2b08      	cmp	r3, #8
 8005d96:	d10e      	bne.n	8005db6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f82d 	bl	8005e06 <UART_WaitOnFlagUntilTimeout>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d001      	beq.n	8005db6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e023      	b.n	8005dfe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0304 	and.w	r3, r3, #4
 8005dc0:	2b04      	cmp	r3, #4
 8005dc2:	d10e      	bne.n	8005de2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005dc8:	9300      	str	r3, [sp, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f817 	bl	8005e06 <UART_WaitOnFlagUntilTimeout>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e00d      	b.n	8005dfe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2220      	movs	r2, #32
 8005de6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2220      	movs	r2, #32
 8005dec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3710      	adds	r7, #16
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}

08005e06 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b09c      	sub	sp, #112	; 0x70
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	60b9      	str	r1, [r7, #8]
 8005e10:	603b      	str	r3, [r7, #0]
 8005e12:	4613      	mov	r3, r2
 8005e14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e16:	e0a5      	b.n	8005f64 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e1e:	f000 80a1 	beq.w	8005f64 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e22:	f7fb fdbd 	bl	80019a0 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d302      	bcc.n	8005e38 <UART_WaitOnFlagUntilTimeout+0x32>
 8005e32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d13e      	bne.n	8005eb6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e40:	e853 3f00 	ldrex	r3, [r3]
 8005e44:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005e46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e48:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e4c:	667b      	str	r3, [r7, #100]	; 0x64
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e58:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005e5c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005e5e:	e841 2300 	strex	r3, r2, [r1]
 8005e62:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005e64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1e6      	bne.n	8005e38 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	3308      	adds	r3, #8
 8005e70:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e74:	e853 3f00 	ldrex	r3, [r3]
 8005e78:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e7c:	f023 0301 	bic.w	r3, r3, #1
 8005e80:	663b      	str	r3, [r7, #96]	; 0x60
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	3308      	adds	r3, #8
 8005e88:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005e8a:	64ba      	str	r2, [r7, #72]	; 0x48
 8005e8c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005e90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e92:	e841 2300 	strex	r3, r2, [r1]
 8005e96:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005e98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1e5      	bne.n	8005e6a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2220      	movs	r2, #32
 8005ea2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e067      	b.n	8005f86 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0304 	and.w	r3, r3, #4
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d04f      	beq.n	8005f64 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ece:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ed2:	d147      	bne.n	8005f64 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005edc:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee6:	e853 3f00 	ldrex	r3, [r3]
 8005eea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005ef2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	461a      	mov	r2, r3
 8005efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005efc:	637b      	str	r3, [r7, #52]	; 0x34
 8005efe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f04:	e841 2300 	strex	r3, r2, [r1]
 8005f08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1e6      	bne.n	8005ede <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3308      	adds	r3, #8
 8005f16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	e853 3f00 	ldrex	r3, [r3]
 8005f1e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	f023 0301 	bic.w	r3, r3, #1
 8005f26:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	3308      	adds	r3, #8
 8005f2e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005f30:	623a      	str	r2, [r7, #32]
 8005f32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f34:	69f9      	ldr	r1, [r7, #28]
 8005f36:	6a3a      	ldr	r2, [r7, #32]
 8005f38:	e841 2300 	strex	r3, r2, [r1]
 8005f3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d1e5      	bne.n	8005f10 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2220      	movs	r2, #32
 8005f48:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2220      	movs	r2, #32
 8005f4e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2220      	movs	r2, #32
 8005f54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e010      	b.n	8005f86 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	69da      	ldr	r2, [r3, #28]
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	bf0c      	ite	eq
 8005f74:	2301      	moveq	r3, #1
 8005f76:	2300      	movne	r3, #0
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	79fb      	ldrb	r3, [r7, #7]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	f43f af4a 	beq.w	8005e18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3770      	adds	r7, #112	; 0x70
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b095      	sub	sp, #84	; 0x54
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f9e:	e853 3f00 	ldrex	r3, [r3]
 8005fa2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fb4:	643b      	str	r3, [r7, #64]	; 0x40
 8005fb6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005fba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005fbc:	e841 2300 	strex	r3, r2, [r1]
 8005fc0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1e6      	bne.n	8005f96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	3308      	adds	r3, #8
 8005fce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd0:	6a3b      	ldr	r3, [r7, #32]
 8005fd2:	e853 3f00 	ldrex	r3, [r3]
 8005fd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	f023 0301 	bic.w	r3, r3, #1
 8005fde:	64bb      	str	r3, [r7, #72]	; 0x48
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	3308      	adds	r3, #8
 8005fe6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005fe8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ff0:	e841 2300 	strex	r3, r2, [r1]
 8005ff4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1e5      	bne.n	8005fc8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006000:	2b01      	cmp	r3, #1
 8006002:	d118      	bne.n	8006036 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	e853 3f00 	ldrex	r3, [r3]
 8006010:	60bb      	str	r3, [r7, #8]
   return(result);
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	f023 0310 	bic.w	r3, r3, #16
 8006018:	647b      	str	r3, [r7, #68]	; 0x44
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	461a      	mov	r2, r3
 8006020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006022:	61bb      	str	r3, [r7, #24]
 8006024:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006026:	6979      	ldr	r1, [r7, #20]
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	e841 2300 	strex	r3, r2, [r1]
 800602e:	613b      	str	r3, [r7, #16]
   return(result);
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e6      	bne.n	8006004 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2220      	movs	r2, #32
 800603a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006048:	bf00      	nop
 800604a:	3754      	adds	r7, #84	; 0x54
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006060:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	f7ff fb0e 	bl	8005694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006078:	bf00      	nop
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b088      	sub	sp, #32
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	e853 3f00 	ldrex	r3, [r3]
 8006094:	60bb      	str	r3, [r7, #8]
   return(result);
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800609c:	61fb      	str	r3, [r7, #28]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	461a      	mov	r2, r3
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	61bb      	str	r3, [r7, #24]
 80060a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060aa:	6979      	ldr	r1, [r7, #20]
 80060ac:	69ba      	ldr	r2, [r7, #24]
 80060ae:	e841 2300 	strex	r3, r2, [r1]
 80060b2:	613b      	str	r3, [r7, #16]
   return(result);
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d1e6      	bne.n	8006088 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2220      	movs	r2, #32
 80060be:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7ff fada 	bl	8005680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060cc:	bf00      	nop
 80060ce:	3720      	adds	r7, #32
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <__errno>:
 80060e8:	4b01      	ldr	r3, [pc, #4]	; (80060f0 <__errno+0x8>)
 80060ea:	6818      	ldr	r0, [r3, #0]
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	2000000c 	.word	0x2000000c

080060f4 <__libc_init_array>:
 80060f4:	b570      	push	{r4, r5, r6, lr}
 80060f6:	4d0d      	ldr	r5, [pc, #52]	; (800612c <__libc_init_array+0x38>)
 80060f8:	4c0d      	ldr	r4, [pc, #52]	; (8006130 <__libc_init_array+0x3c>)
 80060fa:	1b64      	subs	r4, r4, r5
 80060fc:	10a4      	asrs	r4, r4, #2
 80060fe:	2600      	movs	r6, #0
 8006100:	42a6      	cmp	r6, r4
 8006102:	d109      	bne.n	8006118 <__libc_init_array+0x24>
 8006104:	4d0b      	ldr	r5, [pc, #44]	; (8006134 <__libc_init_array+0x40>)
 8006106:	4c0c      	ldr	r4, [pc, #48]	; (8006138 <__libc_init_array+0x44>)
 8006108:	f002 fd4e 	bl	8008ba8 <_init>
 800610c:	1b64      	subs	r4, r4, r5
 800610e:	10a4      	asrs	r4, r4, #2
 8006110:	2600      	movs	r6, #0
 8006112:	42a6      	cmp	r6, r4
 8006114:	d105      	bne.n	8006122 <__libc_init_array+0x2e>
 8006116:	bd70      	pop	{r4, r5, r6, pc}
 8006118:	f855 3b04 	ldr.w	r3, [r5], #4
 800611c:	4798      	blx	r3
 800611e:	3601      	adds	r6, #1
 8006120:	e7ee      	b.n	8006100 <__libc_init_array+0xc>
 8006122:	f855 3b04 	ldr.w	r3, [r5], #4
 8006126:	4798      	blx	r3
 8006128:	3601      	adds	r6, #1
 800612a:	e7f2      	b.n	8006112 <__libc_init_array+0x1e>
 800612c:	08008ff4 	.word	0x08008ff4
 8006130:	08008ff4 	.word	0x08008ff4
 8006134:	08008ff4 	.word	0x08008ff4
 8006138:	08008ff8 	.word	0x08008ff8

0800613c <memset>:
 800613c:	4402      	add	r2, r0
 800613e:	4603      	mov	r3, r0
 8006140:	4293      	cmp	r3, r2
 8006142:	d100      	bne.n	8006146 <memset+0xa>
 8006144:	4770      	bx	lr
 8006146:	f803 1b01 	strb.w	r1, [r3], #1
 800614a:	e7f9      	b.n	8006140 <memset+0x4>

0800614c <__cvt>:
 800614c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006150:	ec55 4b10 	vmov	r4, r5, d0
 8006154:	2d00      	cmp	r5, #0
 8006156:	460e      	mov	r6, r1
 8006158:	4619      	mov	r1, r3
 800615a:	462b      	mov	r3, r5
 800615c:	bfbb      	ittet	lt
 800615e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006162:	461d      	movlt	r5, r3
 8006164:	2300      	movge	r3, #0
 8006166:	232d      	movlt	r3, #45	; 0x2d
 8006168:	700b      	strb	r3, [r1, #0]
 800616a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800616c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006170:	4691      	mov	r9, r2
 8006172:	f023 0820 	bic.w	r8, r3, #32
 8006176:	bfbc      	itt	lt
 8006178:	4622      	movlt	r2, r4
 800617a:	4614      	movlt	r4, r2
 800617c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006180:	d005      	beq.n	800618e <__cvt+0x42>
 8006182:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006186:	d100      	bne.n	800618a <__cvt+0x3e>
 8006188:	3601      	adds	r6, #1
 800618a:	2102      	movs	r1, #2
 800618c:	e000      	b.n	8006190 <__cvt+0x44>
 800618e:	2103      	movs	r1, #3
 8006190:	ab03      	add	r3, sp, #12
 8006192:	9301      	str	r3, [sp, #4]
 8006194:	ab02      	add	r3, sp, #8
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	ec45 4b10 	vmov	d0, r4, r5
 800619c:	4653      	mov	r3, sl
 800619e:	4632      	mov	r2, r6
 80061a0:	f000 fce2 	bl	8006b68 <_dtoa_r>
 80061a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80061a8:	4607      	mov	r7, r0
 80061aa:	d102      	bne.n	80061b2 <__cvt+0x66>
 80061ac:	f019 0f01 	tst.w	r9, #1
 80061b0:	d022      	beq.n	80061f8 <__cvt+0xac>
 80061b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061b6:	eb07 0906 	add.w	r9, r7, r6
 80061ba:	d110      	bne.n	80061de <__cvt+0x92>
 80061bc:	783b      	ldrb	r3, [r7, #0]
 80061be:	2b30      	cmp	r3, #48	; 0x30
 80061c0:	d10a      	bne.n	80061d8 <__cvt+0x8c>
 80061c2:	2200      	movs	r2, #0
 80061c4:	2300      	movs	r3, #0
 80061c6:	4620      	mov	r0, r4
 80061c8:	4629      	mov	r1, r5
 80061ca:	f7fa fc7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80061ce:	b918      	cbnz	r0, 80061d8 <__cvt+0x8c>
 80061d0:	f1c6 0601 	rsb	r6, r6, #1
 80061d4:	f8ca 6000 	str.w	r6, [sl]
 80061d8:	f8da 3000 	ldr.w	r3, [sl]
 80061dc:	4499      	add	r9, r3
 80061de:	2200      	movs	r2, #0
 80061e0:	2300      	movs	r3, #0
 80061e2:	4620      	mov	r0, r4
 80061e4:	4629      	mov	r1, r5
 80061e6:	f7fa fc6f 	bl	8000ac8 <__aeabi_dcmpeq>
 80061ea:	b108      	cbz	r0, 80061f0 <__cvt+0xa4>
 80061ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80061f0:	2230      	movs	r2, #48	; 0x30
 80061f2:	9b03      	ldr	r3, [sp, #12]
 80061f4:	454b      	cmp	r3, r9
 80061f6:	d307      	bcc.n	8006208 <__cvt+0xbc>
 80061f8:	9b03      	ldr	r3, [sp, #12]
 80061fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061fc:	1bdb      	subs	r3, r3, r7
 80061fe:	4638      	mov	r0, r7
 8006200:	6013      	str	r3, [r2, #0]
 8006202:	b004      	add	sp, #16
 8006204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006208:	1c59      	adds	r1, r3, #1
 800620a:	9103      	str	r1, [sp, #12]
 800620c:	701a      	strb	r2, [r3, #0]
 800620e:	e7f0      	b.n	80061f2 <__cvt+0xa6>

08006210 <__exponent>:
 8006210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006212:	4603      	mov	r3, r0
 8006214:	2900      	cmp	r1, #0
 8006216:	bfb8      	it	lt
 8006218:	4249      	neglt	r1, r1
 800621a:	f803 2b02 	strb.w	r2, [r3], #2
 800621e:	bfb4      	ite	lt
 8006220:	222d      	movlt	r2, #45	; 0x2d
 8006222:	222b      	movge	r2, #43	; 0x2b
 8006224:	2909      	cmp	r1, #9
 8006226:	7042      	strb	r2, [r0, #1]
 8006228:	dd2a      	ble.n	8006280 <__exponent+0x70>
 800622a:	f10d 0407 	add.w	r4, sp, #7
 800622e:	46a4      	mov	ip, r4
 8006230:	270a      	movs	r7, #10
 8006232:	46a6      	mov	lr, r4
 8006234:	460a      	mov	r2, r1
 8006236:	fb91 f6f7 	sdiv	r6, r1, r7
 800623a:	fb07 1516 	mls	r5, r7, r6, r1
 800623e:	3530      	adds	r5, #48	; 0x30
 8006240:	2a63      	cmp	r2, #99	; 0x63
 8006242:	f104 34ff 	add.w	r4, r4, #4294967295
 8006246:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800624a:	4631      	mov	r1, r6
 800624c:	dcf1      	bgt.n	8006232 <__exponent+0x22>
 800624e:	3130      	adds	r1, #48	; 0x30
 8006250:	f1ae 0502 	sub.w	r5, lr, #2
 8006254:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006258:	1c44      	adds	r4, r0, #1
 800625a:	4629      	mov	r1, r5
 800625c:	4561      	cmp	r1, ip
 800625e:	d30a      	bcc.n	8006276 <__exponent+0x66>
 8006260:	f10d 0209 	add.w	r2, sp, #9
 8006264:	eba2 020e 	sub.w	r2, r2, lr
 8006268:	4565      	cmp	r5, ip
 800626a:	bf88      	it	hi
 800626c:	2200      	movhi	r2, #0
 800626e:	4413      	add	r3, r2
 8006270:	1a18      	subs	r0, r3, r0
 8006272:	b003      	add	sp, #12
 8006274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006276:	f811 2b01 	ldrb.w	r2, [r1], #1
 800627a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800627e:	e7ed      	b.n	800625c <__exponent+0x4c>
 8006280:	2330      	movs	r3, #48	; 0x30
 8006282:	3130      	adds	r1, #48	; 0x30
 8006284:	7083      	strb	r3, [r0, #2]
 8006286:	70c1      	strb	r1, [r0, #3]
 8006288:	1d03      	adds	r3, r0, #4
 800628a:	e7f1      	b.n	8006270 <__exponent+0x60>

0800628c <_printf_float>:
 800628c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006290:	ed2d 8b02 	vpush	{d8}
 8006294:	b08d      	sub	sp, #52	; 0x34
 8006296:	460c      	mov	r4, r1
 8006298:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800629c:	4616      	mov	r6, r2
 800629e:	461f      	mov	r7, r3
 80062a0:	4605      	mov	r5, r0
 80062a2:	f001 fb45 	bl	8007930 <_localeconv_r>
 80062a6:	f8d0 a000 	ldr.w	sl, [r0]
 80062aa:	4650      	mov	r0, sl
 80062ac:	f7f9 ff90 	bl	80001d0 <strlen>
 80062b0:	2300      	movs	r3, #0
 80062b2:	930a      	str	r3, [sp, #40]	; 0x28
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	9305      	str	r3, [sp, #20]
 80062b8:	f8d8 3000 	ldr.w	r3, [r8]
 80062bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80062c0:	3307      	adds	r3, #7
 80062c2:	f023 0307 	bic.w	r3, r3, #7
 80062c6:	f103 0208 	add.w	r2, r3, #8
 80062ca:	f8c8 2000 	str.w	r2, [r8]
 80062ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80062d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80062da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80062de:	9307      	str	r3, [sp, #28]
 80062e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80062e4:	ee08 0a10 	vmov	s16, r0
 80062e8:	4b9f      	ldr	r3, [pc, #636]	; (8006568 <_printf_float+0x2dc>)
 80062ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ee:	f04f 32ff 	mov.w	r2, #4294967295
 80062f2:	f7fa fc1b 	bl	8000b2c <__aeabi_dcmpun>
 80062f6:	bb88      	cbnz	r0, 800635c <_printf_float+0xd0>
 80062f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062fc:	4b9a      	ldr	r3, [pc, #616]	; (8006568 <_printf_float+0x2dc>)
 80062fe:	f04f 32ff 	mov.w	r2, #4294967295
 8006302:	f7fa fbf5 	bl	8000af0 <__aeabi_dcmple>
 8006306:	bb48      	cbnz	r0, 800635c <_printf_float+0xd0>
 8006308:	2200      	movs	r2, #0
 800630a:	2300      	movs	r3, #0
 800630c:	4640      	mov	r0, r8
 800630e:	4649      	mov	r1, r9
 8006310:	f7fa fbe4 	bl	8000adc <__aeabi_dcmplt>
 8006314:	b110      	cbz	r0, 800631c <_printf_float+0x90>
 8006316:	232d      	movs	r3, #45	; 0x2d
 8006318:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800631c:	4b93      	ldr	r3, [pc, #588]	; (800656c <_printf_float+0x2e0>)
 800631e:	4894      	ldr	r0, [pc, #592]	; (8006570 <_printf_float+0x2e4>)
 8006320:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006324:	bf94      	ite	ls
 8006326:	4698      	movls	r8, r3
 8006328:	4680      	movhi	r8, r0
 800632a:	2303      	movs	r3, #3
 800632c:	6123      	str	r3, [r4, #16]
 800632e:	9b05      	ldr	r3, [sp, #20]
 8006330:	f023 0204 	bic.w	r2, r3, #4
 8006334:	6022      	str	r2, [r4, #0]
 8006336:	f04f 0900 	mov.w	r9, #0
 800633a:	9700      	str	r7, [sp, #0]
 800633c:	4633      	mov	r3, r6
 800633e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006340:	4621      	mov	r1, r4
 8006342:	4628      	mov	r0, r5
 8006344:	f000 f9d8 	bl	80066f8 <_printf_common>
 8006348:	3001      	adds	r0, #1
 800634a:	f040 8090 	bne.w	800646e <_printf_float+0x1e2>
 800634e:	f04f 30ff 	mov.w	r0, #4294967295
 8006352:	b00d      	add	sp, #52	; 0x34
 8006354:	ecbd 8b02 	vpop	{d8}
 8006358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800635c:	4642      	mov	r2, r8
 800635e:	464b      	mov	r3, r9
 8006360:	4640      	mov	r0, r8
 8006362:	4649      	mov	r1, r9
 8006364:	f7fa fbe2 	bl	8000b2c <__aeabi_dcmpun>
 8006368:	b140      	cbz	r0, 800637c <_printf_float+0xf0>
 800636a:	464b      	mov	r3, r9
 800636c:	2b00      	cmp	r3, #0
 800636e:	bfbc      	itt	lt
 8006370:	232d      	movlt	r3, #45	; 0x2d
 8006372:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006376:	487f      	ldr	r0, [pc, #508]	; (8006574 <_printf_float+0x2e8>)
 8006378:	4b7f      	ldr	r3, [pc, #508]	; (8006578 <_printf_float+0x2ec>)
 800637a:	e7d1      	b.n	8006320 <_printf_float+0x94>
 800637c:	6863      	ldr	r3, [r4, #4]
 800637e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006382:	9206      	str	r2, [sp, #24]
 8006384:	1c5a      	adds	r2, r3, #1
 8006386:	d13f      	bne.n	8006408 <_printf_float+0x17c>
 8006388:	2306      	movs	r3, #6
 800638a:	6063      	str	r3, [r4, #4]
 800638c:	9b05      	ldr	r3, [sp, #20]
 800638e:	6861      	ldr	r1, [r4, #4]
 8006390:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006394:	2300      	movs	r3, #0
 8006396:	9303      	str	r3, [sp, #12]
 8006398:	ab0a      	add	r3, sp, #40	; 0x28
 800639a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800639e:	ab09      	add	r3, sp, #36	; 0x24
 80063a0:	ec49 8b10 	vmov	d0, r8, r9
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	6022      	str	r2, [r4, #0]
 80063a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80063ac:	4628      	mov	r0, r5
 80063ae:	f7ff fecd 	bl	800614c <__cvt>
 80063b2:	9b06      	ldr	r3, [sp, #24]
 80063b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063b6:	2b47      	cmp	r3, #71	; 0x47
 80063b8:	4680      	mov	r8, r0
 80063ba:	d108      	bne.n	80063ce <_printf_float+0x142>
 80063bc:	1cc8      	adds	r0, r1, #3
 80063be:	db02      	blt.n	80063c6 <_printf_float+0x13a>
 80063c0:	6863      	ldr	r3, [r4, #4]
 80063c2:	4299      	cmp	r1, r3
 80063c4:	dd41      	ble.n	800644a <_printf_float+0x1be>
 80063c6:	f1ab 0b02 	sub.w	fp, fp, #2
 80063ca:	fa5f fb8b 	uxtb.w	fp, fp
 80063ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063d2:	d820      	bhi.n	8006416 <_printf_float+0x18a>
 80063d4:	3901      	subs	r1, #1
 80063d6:	465a      	mov	r2, fp
 80063d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80063dc:	9109      	str	r1, [sp, #36]	; 0x24
 80063de:	f7ff ff17 	bl	8006210 <__exponent>
 80063e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063e4:	1813      	adds	r3, r2, r0
 80063e6:	2a01      	cmp	r2, #1
 80063e8:	4681      	mov	r9, r0
 80063ea:	6123      	str	r3, [r4, #16]
 80063ec:	dc02      	bgt.n	80063f4 <_printf_float+0x168>
 80063ee:	6822      	ldr	r2, [r4, #0]
 80063f0:	07d2      	lsls	r2, r2, #31
 80063f2:	d501      	bpl.n	80063f8 <_printf_float+0x16c>
 80063f4:	3301      	adds	r3, #1
 80063f6:	6123      	str	r3, [r4, #16]
 80063f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d09c      	beq.n	800633a <_printf_float+0xae>
 8006400:	232d      	movs	r3, #45	; 0x2d
 8006402:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006406:	e798      	b.n	800633a <_printf_float+0xae>
 8006408:	9a06      	ldr	r2, [sp, #24]
 800640a:	2a47      	cmp	r2, #71	; 0x47
 800640c:	d1be      	bne.n	800638c <_printf_float+0x100>
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1bc      	bne.n	800638c <_printf_float+0x100>
 8006412:	2301      	movs	r3, #1
 8006414:	e7b9      	b.n	800638a <_printf_float+0xfe>
 8006416:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800641a:	d118      	bne.n	800644e <_printf_float+0x1c2>
 800641c:	2900      	cmp	r1, #0
 800641e:	6863      	ldr	r3, [r4, #4]
 8006420:	dd0b      	ble.n	800643a <_printf_float+0x1ae>
 8006422:	6121      	str	r1, [r4, #16]
 8006424:	b913      	cbnz	r3, 800642c <_printf_float+0x1a0>
 8006426:	6822      	ldr	r2, [r4, #0]
 8006428:	07d0      	lsls	r0, r2, #31
 800642a:	d502      	bpl.n	8006432 <_printf_float+0x1a6>
 800642c:	3301      	adds	r3, #1
 800642e:	440b      	add	r3, r1
 8006430:	6123      	str	r3, [r4, #16]
 8006432:	65a1      	str	r1, [r4, #88]	; 0x58
 8006434:	f04f 0900 	mov.w	r9, #0
 8006438:	e7de      	b.n	80063f8 <_printf_float+0x16c>
 800643a:	b913      	cbnz	r3, 8006442 <_printf_float+0x1b6>
 800643c:	6822      	ldr	r2, [r4, #0]
 800643e:	07d2      	lsls	r2, r2, #31
 8006440:	d501      	bpl.n	8006446 <_printf_float+0x1ba>
 8006442:	3302      	adds	r3, #2
 8006444:	e7f4      	b.n	8006430 <_printf_float+0x1a4>
 8006446:	2301      	movs	r3, #1
 8006448:	e7f2      	b.n	8006430 <_printf_float+0x1a4>
 800644a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800644e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006450:	4299      	cmp	r1, r3
 8006452:	db05      	blt.n	8006460 <_printf_float+0x1d4>
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	6121      	str	r1, [r4, #16]
 8006458:	07d8      	lsls	r0, r3, #31
 800645a:	d5ea      	bpl.n	8006432 <_printf_float+0x1a6>
 800645c:	1c4b      	adds	r3, r1, #1
 800645e:	e7e7      	b.n	8006430 <_printf_float+0x1a4>
 8006460:	2900      	cmp	r1, #0
 8006462:	bfd4      	ite	le
 8006464:	f1c1 0202 	rsble	r2, r1, #2
 8006468:	2201      	movgt	r2, #1
 800646a:	4413      	add	r3, r2
 800646c:	e7e0      	b.n	8006430 <_printf_float+0x1a4>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	055a      	lsls	r2, r3, #21
 8006472:	d407      	bmi.n	8006484 <_printf_float+0x1f8>
 8006474:	6923      	ldr	r3, [r4, #16]
 8006476:	4642      	mov	r2, r8
 8006478:	4631      	mov	r1, r6
 800647a:	4628      	mov	r0, r5
 800647c:	47b8      	blx	r7
 800647e:	3001      	adds	r0, #1
 8006480:	d12c      	bne.n	80064dc <_printf_float+0x250>
 8006482:	e764      	b.n	800634e <_printf_float+0xc2>
 8006484:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006488:	f240 80e0 	bls.w	800664c <_printf_float+0x3c0>
 800648c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006490:	2200      	movs	r2, #0
 8006492:	2300      	movs	r3, #0
 8006494:	f7fa fb18 	bl	8000ac8 <__aeabi_dcmpeq>
 8006498:	2800      	cmp	r0, #0
 800649a:	d034      	beq.n	8006506 <_printf_float+0x27a>
 800649c:	4a37      	ldr	r2, [pc, #220]	; (800657c <_printf_float+0x2f0>)
 800649e:	2301      	movs	r3, #1
 80064a0:	4631      	mov	r1, r6
 80064a2:	4628      	mov	r0, r5
 80064a4:	47b8      	blx	r7
 80064a6:	3001      	adds	r0, #1
 80064a8:	f43f af51 	beq.w	800634e <_printf_float+0xc2>
 80064ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064b0:	429a      	cmp	r2, r3
 80064b2:	db02      	blt.n	80064ba <_printf_float+0x22e>
 80064b4:	6823      	ldr	r3, [r4, #0]
 80064b6:	07d8      	lsls	r0, r3, #31
 80064b8:	d510      	bpl.n	80064dc <_printf_float+0x250>
 80064ba:	ee18 3a10 	vmov	r3, s16
 80064be:	4652      	mov	r2, sl
 80064c0:	4631      	mov	r1, r6
 80064c2:	4628      	mov	r0, r5
 80064c4:	47b8      	blx	r7
 80064c6:	3001      	adds	r0, #1
 80064c8:	f43f af41 	beq.w	800634e <_printf_float+0xc2>
 80064cc:	f04f 0800 	mov.w	r8, #0
 80064d0:	f104 091a 	add.w	r9, r4, #26
 80064d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d6:	3b01      	subs	r3, #1
 80064d8:	4543      	cmp	r3, r8
 80064da:	dc09      	bgt.n	80064f0 <_printf_float+0x264>
 80064dc:	6823      	ldr	r3, [r4, #0]
 80064de:	079b      	lsls	r3, r3, #30
 80064e0:	f100 8105 	bmi.w	80066ee <_printf_float+0x462>
 80064e4:	68e0      	ldr	r0, [r4, #12]
 80064e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064e8:	4298      	cmp	r0, r3
 80064ea:	bfb8      	it	lt
 80064ec:	4618      	movlt	r0, r3
 80064ee:	e730      	b.n	8006352 <_printf_float+0xc6>
 80064f0:	2301      	movs	r3, #1
 80064f2:	464a      	mov	r2, r9
 80064f4:	4631      	mov	r1, r6
 80064f6:	4628      	mov	r0, r5
 80064f8:	47b8      	blx	r7
 80064fa:	3001      	adds	r0, #1
 80064fc:	f43f af27 	beq.w	800634e <_printf_float+0xc2>
 8006500:	f108 0801 	add.w	r8, r8, #1
 8006504:	e7e6      	b.n	80064d4 <_printf_float+0x248>
 8006506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006508:	2b00      	cmp	r3, #0
 800650a:	dc39      	bgt.n	8006580 <_printf_float+0x2f4>
 800650c:	4a1b      	ldr	r2, [pc, #108]	; (800657c <_printf_float+0x2f0>)
 800650e:	2301      	movs	r3, #1
 8006510:	4631      	mov	r1, r6
 8006512:	4628      	mov	r0, r5
 8006514:	47b8      	blx	r7
 8006516:	3001      	adds	r0, #1
 8006518:	f43f af19 	beq.w	800634e <_printf_float+0xc2>
 800651c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006520:	4313      	orrs	r3, r2
 8006522:	d102      	bne.n	800652a <_printf_float+0x29e>
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	07d9      	lsls	r1, r3, #31
 8006528:	d5d8      	bpl.n	80064dc <_printf_float+0x250>
 800652a:	ee18 3a10 	vmov	r3, s16
 800652e:	4652      	mov	r2, sl
 8006530:	4631      	mov	r1, r6
 8006532:	4628      	mov	r0, r5
 8006534:	47b8      	blx	r7
 8006536:	3001      	adds	r0, #1
 8006538:	f43f af09 	beq.w	800634e <_printf_float+0xc2>
 800653c:	f04f 0900 	mov.w	r9, #0
 8006540:	f104 0a1a 	add.w	sl, r4, #26
 8006544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006546:	425b      	negs	r3, r3
 8006548:	454b      	cmp	r3, r9
 800654a:	dc01      	bgt.n	8006550 <_printf_float+0x2c4>
 800654c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800654e:	e792      	b.n	8006476 <_printf_float+0x1ea>
 8006550:	2301      	movs	r3, #1
 8006552:	4652      	mov	r2, sl
 8006554:	4631      	mov	r1, r6
 8006556:	4628      	mov	r0, r5
 8006558:	47b8      	blx	r7
 800655a:	3001      	adds	r0, #1
 800655c:	f43f aef7 	beq.w	800634e <_printf_float+0xc2>
 8006560:	f109 0901 	add.w	r9, r9, #1
 8006564:	e7ee      	b.n	8006544 <_printf_float+0x2b8>
 8006566:	bf00      	nop
 8006568:	7fefffff 	.word	0x7fefffff
 800656c:	08008c18 	.word	0x08008c18
 8006570:	08008c1c 	.word	0x08008c1c
 8006574:	08008c24 	.word	0x08008c24
 8006578:	08008c20 	.word	0x08008c20
 800657c:	08008c28 	.word	0x08008c28
 8006580:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006582:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006584:	429a      	cmp	r2, r3
 8006586:	bfa8      	it	ge
 8006588:	461a      	movge	r2, r3
 800658a:	2a00      	cmp	r2, #0
 800658c:	4691      	mov	r9, r2
 800658e:	dc37      	bgt.n	8006600 <_printf_float+0x374>
 8006590:	f04f 0b00 	mov.w	fp, #0
 8006594:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006598:	f104 021a 	add.w	r2, r4, #26
 800659c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800659e:	9305      	str	r3, [sp, #20]
 80065a0:	eba3 0309 	sub.w	r3, r3, r9
 80065a4:	455b      	cmp	r3, fp
 80065a6:	dc33      	bgt.n	8006610 <_printf_float+0x384>
 80065a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065ac:	429a      	cmp	r2, r3
 80065ae:	db3b      	blt.n	8006628 <_printf_float+0x39c>
 80065b0:	6823      	ldr	r3, [r4, #0]
 80065b2:	07da      	lsls	r2, r3, #31
 80065b4:	d438      	bmi.n	8006628 <_printf_float+0x39c>
 80065b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065b8:	9a05      	ldr	r2, [sp, #20]
 80065ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065bc:	1a9a      	subs	r2, r3, r2
 80065be:	eba3 0901 	sub.w	r9, r3, r1
 80065c2:	4591      	cmp	r9, r2
 80065c4:	bfa8      	it	ge
 80065c6:	4691      	movge	r9, r2
 80065c8:	f1b9 0f00 	cmp.w	r9, #0
 80065cc:	dc35      	bgt.n	800663a <_printf_float+0x3ae>
 80065ce:	f04f 0800 	mov.w	r8, #0
 80065d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065d6:	f104 0a1a 	add.w	sl, r4, #26
 80065da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065de:	1a9b      	subs	r3, r3, r2
 80065e0:	eba3 0309 	sub.w	r3, r3, r9
 80065e4:	4543      	cmp	r3, r8
 80065e6:	f77f af79 	ble.w	80064dc <_printf_float+0x250>
 80065ea:	2301      	movs	r3, #1
 80065ec:	4652      	mov	r2, sl
 80065ee:	4631      	mov	r1, r6
 80065f0:	4628      	mov	r0, r5
 80065f2:	47b8      	blx	r7
 80065f4:	3001      	adds	r0, #1
 80065f6:	f43f aeaa 	beq.w	800634e <_printf_float+0xc2>
 80065fa:	f108 0801 	add.w	r8, r8, #1
 80065fe:	e7ec      	b.n	80065da <_printf_float+0x34e>
 8006600:	4613      	mov	r3, r2
 8006602:	4631      	mov	r1, r6
 8006604:	4642      	mov	r2, r8
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	d1c0      	bne.n	8006590 <_printf_float+0x304>
 800660e:	e69e      	b.n	800634e <_printf_float+0xc2>
 8006610:	2301      	movs	r3, #1
 8006612:	4631      	mov	r1, r6
 8006614:	4628      	mov	r0, r5
 8006616:	9205      	str	r2, [sp, #20]
 8006618:	47b8      	blx	r7
 800661a:	3001      	adds	r0, #1
 800661c:	f43f ae97 	beq.w	800634e <_printf_float+0xc2>
 8006620:	9a05      	ldr	r2, [sp, #20]
 8006622:	f10b 0b01 	add.w	fp, fp, #1
 8006626:	e7b9      	b.n	800659c <_printf_float+0x310>
 8006628:	ee18 3a10 	vmov	r3, s16
 800662c:	4652      	mov	r2, sl
 800662e:	4631      	mov	r1, r6
 8006630:	4628      	mov	r0, r5
 8006632:	47b8      	blx	r7
 8006634:	3001      	adds	r0, #1
 8006636:	d1be      	bne.n	80065b6 <_printf_float+0x32a>
 8006638:	e689      	b.n	800634e <_printf_float+0xc2>
 800663a:	9a05      	ldr	r2, [sp, #20]
 800663c:	464b      	mov	r3, r9
 800663e:	4442      	add	r2, r8
 8006640:	4631      	mov	r1, r6
 8006642:	4628      	mov	r0, r5
 8006644:	47b8      	blx	r7
 8006646:	3001      	adds	r0, #1
 8006648:	d1c1      	bne.n	80065ce <_printf_float+0x342>
 800664a:	e680      	b.n	800634e <_printf_float+0xc2>
 800664c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800664e:	2a01      	cmp	r2, #1
 8006650:	dc01      	bgt.n	8006656 <_printf_float+0x3ca>
 8006652:	07db      	lsls	r3, r3, #31
 8006654:	d538      	bpl.n	80066c8 <_printf_float+0x43c>
 8006656:	2301      	movs	r3, #1
 8006658:	4642      	mov	r2, r8
 800665a:	4631      	mov	r1, r6
 800665c:	4628      	mov	r0, r5
 800665e:	47b8      	blx	r7
 8006660:	3001      	adds	r0, #1
 8006662:	f43f ae74 	beq.w	800634e <_printf_float+0xc2>
 8006666:	ee18 3a10 	vmov	r3, s16
 800666a:	4652      	mov	r2, sl
 800666c:	4631      	mov	r1, r6
 800666e:	4628      	mov	r0, r5
 8006670:	47b8      	blx	r7
 8006672:	3001      	adds	r0, #1
 8006674:	f43f ae6b 	beq.w	800634e <_printf_float+0xc2>
 8006678:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800667c:	2200      	movs	r2, #0
 800667e:	2300      	movs	r3, #0
 8006680:	f7fa fa22 	bl	8000ac8 <__aeabi_dcmpeq>
 8006684:	b9d8      	cbnz	r0, 80066be <_printf_float+0x432>
 8006686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006688:	f108 0201 	add.w	r2, r8, #1
 800668c:	3b01      	subs	r3, #1
 800668e:	4631      	mov	r1, r6
 8006690:	4628      	mov	r0, r5
 8006692:	47b8      	blx	r7
 8006694:	3001      	adds	r0, #1
 8006696:	d10e      	bne.n	80066b6 <_printf_float+0x42a>
 8006698:	e659      	b.n	800634e <_printf_float+0xc2>
 800669a:	2301      	movs	r3, #1
 800669c:	4652      	mov	r2, sl
 800669e:	4631      	mov	r1, r6
 80066a0:	4628      	mov	r0, r5
 80066a2:	47b8      	blx	r7
 80066a4:	3001      	adds	r0, #1
 80066a6:	f43f ae52 	beq.w	800634e <_printf_float+0xc2>
 80066aa:	f108 0801 	add.w	r8, r8, #1
 80066ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066b0:	3b01      	subs	r3, #1
 80066b2:	4543      	cmp	r3, r8
 80066b4:	dcf1      	bgt.n	800669a <_printf_float+0x40e>
 80066b6:	464b      	mov	r3, r9
 80066b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066bc:	e6dc      	b.n	8006478 <_printf_float+0x1ec>
 80066be:	f04f 0800 	mov.w	r8, #0
 80066c2:	f104 0a1a 	add.w	sl, r4, #26
 80066c6:	e7f2      	b.n	80066ae <_printf_float+0x422>
 80066c8:	2301      	movs	r3, #1
 80066ca:	4642      	mov	r2, r8
 80066cc:	e7df      	b.n	800668e <_printf_float+0x402>
 80066ce:	2301      	movs	r3, #1
 80066d0:	464a      	mov	r2, r9
 80066d2:	4631      	mov	r1, r6
 80066d4:	4628      	mov	r0, r5
 80066d6:	47b8      	blx	r7
 80066d8:	3001      	adds	r0, #1
 80066da:	f43f ae38 	beq.w	800634e <_printf_float+0xc2>
 80066de:	f108 0801 	add.w	r8, r8, #1
 80066e2:	68e3      	ldr	r3, [r4, #12]
 80066e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066e6:	1a5b      	subs	r3, r3, r1
 80066e8:	4543      	cmp	r3, r8
 80066ea:	dcf0      	bgt.n	80066ce <_printf_float+0x442>
 80066ec:	e6fa      	b.n	80064e4 <_printf_float+0x258>
 80066ee:	f04f 0800 	mov.w	r8, #0
 80066f2:	f104 0919 	add.w	r9, r4, #25
 80066f6:	e7f4      	b.n	80066e2 <_printf_float+0x456>

080066f8 <_printf_common>:
 80066f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066fc:	4616      	mov	r6, r2
 80066fe:	4699      	mov	r9, r3
 8006700:	688a      	ldr	r2, [r1, #8]
 8006702:	690b      	ldr	r3, [r1, #16]
 8006704:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006708:	4293      	cmp	r3, r2
 800670a:	bfb8      	it	lt
 800670c:	4613      	movlt	r3, r2
 800670e:	6033      	str	r3, [r6, #0]
 8006710:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006714:	4607      	mov	r7, r0
 8006716:	460c      	mov	r4, r1
 8006718:	b10a      	cbz	r2, 800671e <_printf_common+0x26>
 800671a:	3301      	adds	r3, #1
 800671c:	6033      	str	r3, [r6, #0]
 800671e:	6823      	ldr	r3, [r4, #0]
 8006720:	0699      	lsls	r1, r3, #26
 8006722:	bf42      	ittt	mi
 8006724:	6833      	ldrmi	r3, [r6, #0]
 8006726:	3302      	addmi	r3, #2
 8006728:	6033      	strmi	r3, [r6, #0]
 800672a:	6825      	ldr	r5, [r4, #0]
 800672c:	f015 0506 	ands.w	r5, r5, #6
 8006730:	d106      	bne.n	8006740 <_printf_common+0x48>
 8006732:	f104 0a19 	add.w	sl, r4, #25
 8006736:	68e3      	ldr	r3, [r4, #12]
 8006738:	6832      	ldr	r2, [r6, #0]
 800673a:	1a9b      	subs	r3, r3, r2
 800673c:	42ab      	cmp	r3, r5
 800673e:	dc26      	bgt.n	800678e <_printf_common+0x96>
 8006740:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006744:	1e13      	subs	r3, r2, #0
 8006746:	6822      	ldr	r2, [r4, #0]
 8006748:	bf18      	it	ne
 800674a:	2301      	movne	r3, #1
 800674c:	0692      	lsls	r2, r2, #26
 800674e:	d42b      	bmi.n	80067a8 <_printf_common+0xb0>
 8006750:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006754:	4649      	mov	r1, r9
 8006756:	4638      	mov	r0, r7
 8006758:	47c0      	blx	r8
 800675a:	3001      	adds	r0, #1
 800675c:	d01e      	beq.n	800679c <_printf_common+0xa4>
 800675e:	6823      	ldr	r3, [r4, #0]
 8006760:	68e5      	ldr	r5, [r4, #12]
 8006762:	6832      	ldr	r2, [r6, #0]
 8006764:	f003 0306 	and.w	r3, r3, #6
 8006768:	2b04      	cmp	r3, #4
 800676a:	bf08      	it	eq
 800676c:	1aad      	subeq	r5, r5, r2
 800676e:	68a3      	ldr	r3, [r4, #8]
 8006770:	6922      	ldr	r2, [r4, #16]
 8006772:	bf0c      	ite	eq
 8006774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006778:	2500      	movne	r5, #0
 800677a:	4293      	cmp	r3, r2
 800677c:	bfc4      	itt	gt
 800677e:	1a9b      	subgt	r3, r3, r2
 8006780:	18ed      	addgt	r5, r5, r3
 8006782:	2600      	movs	r6, #0
 8006784:	341a      	adds	r4, #26
 8006786:	42b5      	cmp	r5, r6
 8006788:	d11a      	bne.n	80067c0 <_printf_common+0xc8>
 800678a:	2000      	movs	r0, #0
 800678c:	e008      	b.n	80067a0 <_printf_common+0xa8>
 800678e:	2301      	movs	r3, #1
 8006790:	4652      	mov	r2, sl
 8006792:	4649      	mov	r1, r9
 8006794:	4638      	mov	r0, r7
 8006796:	47c0      	blx	r8
 8006798:	3001      	adds	r0, #1
 800679a:	d103      	bne.n	80067a4 <_printf_common+0xac>
 800679c:	f04f 30ff 	mov.w	r0, #4294967295
 80067a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067a4:	3501      	adds	r5, #1
 80067a6:	e7c6      	b.n	8006736 <_printf_common+0x3e>
 80067a8:	18e1      	adds	r1, r4, r3
 80067aa:	1c5a      	adds	r2, r3, #1
 80067ac:	2030      	movs	r0, #48	; 0x30
 80067ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067b2:	4422      	add	r2, r4
 80067b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067bc:	3302      	adds	r3, #2
 80067be:	e7c7      	b.n	8006750 <_printf_common+0x58>
 80067c0:	2301      	movs	r3, #1
 80067c2:	4622      	mov	r2, r4
 80067c4:	4649      	mov	r1, r9
 80067c6:	4638      	mov	r0, r7
 80067c8:	47c0      	blx	r8
 80067ca:	3001      	adds	r0, #1
 80067cc:	d0e6      	beq.n	800679c <_printf_common+0xa4>
 80067ce:	3601      	adds	r6, #1
 80067d0:	e7d9      	b.n	8006786 <_printf_common+0x8e>
	...

080067d4 <_printf_i>:
 80067d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067d8:	7e0f      	ldrb	r7, [r1, #24]
 80067da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067dc:	2f78      	cmp	r7, #120	; 0x78
 80067de:	4691      	mov	r9, r2
 80067e0:	4680      	mov	r8, r0
 80067e2:	460c      	mov	r4, r1
 80067e4:	469a      	mov	sl, r3
 80067e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80067ea:	d807      	bhi.n	80067fc <_printf_i+0x28>
 80067ec:	2f62      	cmp	r7, #98	; 0x62
 80067ee:	d80a      	bhi.n	8006806 <_printf_i+0x32>
 80067f0:	2f00      	cmp	r7, #0
 80067f2:	f000 80d8 	beq.w	80069a6 <_printf_i+0x1d2>
 80067f6:	2f58      	cmp	r7, #88	; 0x58
 80067f8:	f000 80a3 	beq.w	8006942 <_printf_i+0x16e>
 80067fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006800:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006804:	e03a      	b.n	800687c <_printf_i+0xa8>
 8006806:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800680a:	2b15      	cmp	r3, #21
 800680c:	d8f6      	bhi.n	80067fc <_printf_i+0x28>
 800680e:	a101      	add	r1, pc, #4	; (adr r1, 8006814 <_printf_i+0x40>)
 8006810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006814:	0800686d 	.word	0x0800686d
 8006818:	08006881 	.word	0x08006881
 800681c:	080067fd 	.word	0x080067fd
 8006820:	080067fd 	.word	0x080067fd
 8006824:	080067fd 	.word	0x080067fd
 8006828:	080067fd 	.word	0x080067fd
 800682c:	08006881 	.word	0x08006881
 8006830:	080067fd 	.word	0x080067fd
 8006834:	080067fd 	.word	0x080067fd
 8006838:	080067fd 	.word	0x080067fd
 800683c:	080067fd 	.word	0x080067fd
 8006840:	0800698d 	.word	0x0800698d
 8006844:	080068b1 	.word	0x080068b1
 8006848:	0800696f 	.word	0x0800696f
 800684c:	080067fd 	.word	0x080067fd
 8006850:	080067fd 	.word	0x080067fd
 8006854:	080069af 	.word	0x080069af
 8006858:	080067fd 	.word	0x080067fd
 800685c:	080068b1 	.word	0x080068b1
 8006860:	080067fd 	.word	0x080067fd
 8006864:	080067fd 	.word	0x080067fd
 8006868:	08006977 	.word	0x08006977
 800686c:	682b      	ldr	r3, [r5, #0]
 800686e:	1d1a      	adds	r2, r3, #4
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	602a      	str	r2, [r5, #0]
 8006874:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006878:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800687c:	2301      	movs	r3, #1
 800687e:	e0a3      	b.n	80069c8 <_printf_i+0x1f4>
 8006880:	6820      	ldr	r0, [r4, #0]
 8006882:	6829      	ldr	r1, [r5, #0]
 8006884:	0606      	lsls	r6, r0, #24
 8006886:	f101 0304 	add.w	r3, r1, #4
 800688a:	d50a      	bpl.n	80068a2 <_printf_i+0xce>
 800688c:	680e      	ldr	r6, [r1, #0]
 800688e:	602b      	str	r3, [r5, #0]
 8006890:	2e00      	cmp	r6, #0
 8006892:	da03      	bge.n	800689c <_printf_i+0xc8>
 8006894:	232d      	movs	r3, #45	; 0x2d
 8006896:	4276      	negs	r6, r6
 8006898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800689c:	485e      	ldr	r0, [pc, #376]	; (8006a18 <_printf_i+0x244>)
 800689e:	230a      	movs	r3, #10
 80068a0:	e019      	b.n	80068d6 <_printf_i+0x102>
 80068a2:	680e      	ldr	r6, [r1, #0]
 80068a4:	602b      	str	r3, [r5, #0]
 80068a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068aa:	bf18      	it	ne
 80068ac:	b236      	sxthne	r6, r6
 80068ae:	e7ef      	b.n	8006890 <_printf_i+0xbc>
 80068b0:	682b      	ldr	r3, [r5, #0]
 80068b2:	6820      	ldr	r0, [r4, #0]
 80068b4:	1d19      	adds	r1, r3, #4
 80068b6:	6029      	str	r1, [r5, #0]
 80068b8:	0601      	lsls	r1, r0, #24
 80068ba:	d501      	bpl.n	80068c0 <_printf_i+0xec>
 80068bc:	681e      	ldr	r6, [r3, #0]
 80068be:	e002      	b.n	80068c6 <_printf_i+0xf2>
 80068c0:	0646      	lsls	r6, r0, #25
 80068c2:	d5fb      	bpl.n	80068bc <_printf_i+0xe8>
 80068c4:	881e      	ldrh	r6, [r3, #0]
 80068c6:	4854      	ldr	r0, [pc, #336]	; (8006a18 <_printf_i+0x244>)
 80068c8:	2f6f      	cmp	r7, #111	; 0x6f
 80068ca:	bf0c      	ite	eq
 80068cc:	2308      	moveq	r3, #8
 80068ce:	230a      	movne	r3, #10
 80068d0:	2100      	movs	r1, #0
 80068d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068d6:	6865      	ldr	r5, [r4, #4]
 80068d8:	60a5      	str	r5, [r4, #8]
 80068da:	2d00      	cmp	r5, #0
 80068dc:	bfa2      	ittt	ge
 80068de:	6821      	ldrge	r1, [r4, #0]
 80068e0:	f021 0104 	bicge.w	r1, r1, #4
 80068e4:	6021      	strge	r1, [r4, #0]
 80068e6:	b90e      	cbnz	r6, 80068ec <_printf_i+0x118>
 80068e8:	2d00      	cmp	r5, #0
 80068ea:	d04d      	beq.n	8006988 <_printf_i+0x1b4>
 80068ec:	4615      	mov	r5, r2
 80068ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80068f2:	fb03 6711 	mls	r7, r3, r1, r6
 80068f6:	5dc7      	ldrb	r7, [r0, r7]
 80068f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80068fc:	4637      	mov	r7, r6
 80068fe:	42bb      	cmp	r3, r7
 8006900:	460e      	mov	r6, r1
 8006902:	d9f4      	bls.n	80068ee <_printf_i+0x11a>
 8006904:	2b08      	cmp	r3, #8
 8006906:	d10b      	bne.n	8006920 <_printf_i+0x14c>
 8006908:	6823      	ldr	r3, [r4, #0]
 800690a:	07de      	lsls	r6, r3, #31
 800690c:	d508      	bpl.n	8006920 <_printf_i+0x14c>
 800690e:	6923      	ldr	r3, [r4, #16]
 8006910:	6861      	ldr	r1, [r4, #4]
 8006912:	4299      	cmp	r1, r3
 8006914:	bfde      	ittt	le
 8006916:	2330      	movle	r3, #48	; 0x30
 8006918:	f805 3c01 	strble.w	r3, [r5, #-1]
 800691c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006920:	1b52      	subs	r2, r2, r5
 8006922:	6122      	str	r2, [r4, #16]
 8006924:	f8cd a000 	str.w	sl, [sp]
 8006928:	464b      	mov	r3, r9
 800692a:	aa03      	add	r2, sp, #12
 800692c:	4621      	mov	r1, r4
 800692e:	4640      	mov	r0, r8
 8006930:	f7ff fee2 	bl	80066f8 <_printf_common>
 8006934:	3001      	adds	r0, #1
 8006936:	d14c      	bne.n	80069d2 <_printf_i+0x1fe>
 8006938:	f04f 30ff 	mov.w	r0, #4294967295
 800693c:	b004      	add	sp, #16
 800693e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006942:	4835      	ldr	r0, [pc, #212]	; (8006a18 <_printf_i+0x244>)
 8006944:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006948:	6829      	ldr	r1, [r5, #0]
 800694a:	6823      	ldr	r3, [r4, #0]
 800694c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006950:	6029      	str	r1, [r5, #0]
 8006952:	061d      	lsls	r5, r3, #24
 8006954:	d514      	bpl.n	8006980 <_printf_i+0x1ac>
 8006956:	07df      	lsls	r7, r3, #31
 8006958:	bf44      	itt	mi
 800695a:	f043 0320 	orrmi.w	r3, r3, #32
 800695e:	6023      	strmi	r3, [r4, #0]
 8006960:	b91e      	cbnz	r6, 800696a <_printf_i+0x196>
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	f023 0320 	bic.w	r3, r3, #32
 8006968:	6023      	str	r3, [r4, #0]
 800696a:	2310      	movs	r3, #16
 800696c:	e7b0      	b.n	80068d0 <_printf_i+0xfc>
 800696e:	6823      	ldr	r3, [r4, #0]
 8006970:	f043 0320 	orr.w	r3, r3, #32
 8006974:	6023      	str	r3, [r4, #0]
 8006976:	2378      	movs	r3, #120	; 0x78
 8006978:	4828      	ldr	r0, [pc, #160]	; (8006a1c <_printf_i+0x248>)
 800697a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800697e:	e7e3      	b.n	8006948 <_printf_i+0x174>
 8006980:	0659      	lsls	r1, r3, #25
 8006982:	bf48      	it	mi
 8006984:	b2b6      	uxthmi	r6, r6
 8006986:	e7e6      	b.n	8006956 <_printf_i+0x182>
 8006988:	4615      	mov	r5, r2
 800698a:	e7bb      	b.n	8006904 <_printf_i+0x130>
 800698c:	682b      	ldr	r3, [r5, #0]
 800698e:	6826      	ldr	r6, [r4, #0]
 8006990:	6961      	ldr	r1, [r4, #20]
 8006992:	1d18      	adds	r0, r3, #4
 8006994:	6028      	str	r0, [r5, #0]
 8006996:	0635      	lsls	r5, r6, #24
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	d501      	bpl.n	80069a0 <_printf_i+0x1cc>
 800699c:	6019      	str	r1, [r3, #0]
 800699e:	e002      	b.n	80069a6 <_printf_i+0x1d2>
 80069a0:	0670      	lsls	r0, r6, #25
 80069a2:	d5fb      	bpl.n	800699c <_printf_i+0x1c8>
 80069a4:	8019      	strh	r1, [r3, #0]
 80069a6:	2300      	movs	r3, #0
 80069a8:	6123      	str	r3, [r4, #16]
 80069aa:	4615      	mov	r5, r2
 80069ac:	e7ba      	b.n	8006924 <_printf_i+0x150>
 80069ae:	682b      	ldr	r3, [r5, #0]
 80069b0:	1d1a      	adds	r2, r3, #4
 80069b2:	602a      	str	r2, [r5, #0]
 80069b4:	681d      	ldr	r5, [r3, #0]
 80069b6:	6862      	ldr	r2, [r4, #4]
 80069b8:	2100      	movs	r1, #0
 80069ba:	4628      	mov	r0, r5
 80069bc:	f7f9 fc10 	bl	80001e0 <memchr>
 80069c0:	b108      	cbz	r0, 80069c6 <_printf_i+0x1f2>
 80069c2:	1b40      	subs	r0, r0, r5
 80069c4:	6060      	str	r0, [r4, #4]
 80069c6:	6863      	ldr	r3, [r4, #4]
 80069c8:	6123      	str	r3, [r4, #16]
 80069ca:	2300      	movs	r3, #0
 80069cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069d0:	e7a8      	b.n	8006924 <_printf_i+0x150>
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	462a      	mov	r2, r5
 80069d6:	4649      	mov	r1, r9
 80069d8:	4640      	mov	r0, r8
 80069da:	47d0      	blx	sl
 80069dc:	3001      	adds	r0, #1
 80069de:	d0ab      	beq.n	8006938 <_printf_i+0x164>
 80069e0:	6823      	ldr	r3, [r4, #0]
 80069e2:	079b      	lsls	r3, r3, #30
 80069e4:	d413      	bmi.n	8006a0e <_printf_i+0x23a>
 80069e6:	68e0      	ldr	r0, [r4, #12]
 80069e8:	9b03      	ldr	r3, [sp, #12]
 80069ea:	4298      	cmp	r0, r3
 80069ec:	bfb8      	it	lt
 80069ee:	4618      	movlt	r0, r3
 80069f0:	e7a4      	b.n	800693c <_printf_i+0x168>
 80069f2:	2301      	movs	r3, #1
 80069f4:	4632      	mov	r2, r6
 80069f6:	4649      	mov	r1, r9
 80069f8:	4640      	mov	r0, r8
 80069fa:	47d0      	blx	sl
 80069fc:	3001      	adds	r0, #1
 80069fe:	d09b      	beq.n	8006938 <_printf_i+0x164>
 8006a00:	3501      	adds	r5, #1
 8006a02:	68e3      	ldr	r3, [r4, #12]
 8006a04:	9903      	ldr	r1, [sp, #12]
 8006a06:	1a5b      	subs	r3, r3, r1
 8006a08:	42ab      	cmp	r3, r5
 8006a0a:	dcf2      	bgt.n	80069f2 <_printf_i+0x21e>
 8006a0c:	e7eb      	b.n	80069e6 <_printf_i+0x212>
 8006a0e:	2500      	movs	r5, #0
 8006a10:	f104 0619 	add.w	r6, r4, #25
 8006a14:	e7f5      	b.n	8006a02 <_printf_i+0x22e>
 8006a16:	bf00      	nop
 8006a18:	08008c2a 	.word	0x08008c2a
 8006a1c:	08008c3b 	.word	0x08008c3b

08006a20 <iprintf>:
 8006a20:	b40f      	push	{r0, r1, r2, r3}
 8006a22:	4b0a      	ldr	r3, [pc, #40]	; (8006a4c <iprintf+0x2c>)
 8006a24:	b513      	push	{r0, r1, r4, lr}
 8006a26:	681c      	ldr	r4, [r3, #0]
 8006a28:	b124      	cbz	r4, 8006a34 <iprintf+0x14>
 8006a2a:	69a3      	ldr	r3, [r4, #24]
 8006a2c:	b913      	cbnz	r3, 8006a34 <iprintf+0x14>
 8006a2e:	4620      	mov	r0, r4
 8006a30:	f000 fee0 	bl	80077f4 <__sinit>
 8006a34:	ab05      	add	r3, sp, #20
 8006a36:	9a04      	ldr	r2, [sp, #16]
 8006a38:	68a1      	ldr	r1, [r4, #8]
 8006a3a:	9301      	str	r3, [sp, #4]
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	f001 fc39 	bl	80082b4 <_vfiprintf_r>
 8006a42:	b002      	add	sp, #8
 8006a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a48:	b004      	add	sp, #16
 8006a4a:	4770      	bx	lr
 8006a4c:	2000000c 	.word	0x2000000c

08006a50 <quorem>:
 8006a50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a54:	6903      	ldr	r3, [r0, #16]
 8006a56:	690c      	ldr	r4, [r1, #16]
 8006a58:	42a3      	cmp	r3, r4
 8006a5a:	4607      	mov	r7, r0
 8006a5c:	f2c0 8081 	blt.w	8006b62 <quorem+0x112>
 8006a60:	3c01      	subs	r4, #1
 8006a62:	f101 0814 	add.w	r8, r1, #20
 8006a66:	f100 0514 	add.w	r5, r0, #20
 8006a6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a6e:	9301      	str	r3, [sp, #4]
 8006a70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a78:	3301      	adds	r3, #1
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006a80:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a84:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a88:	d331      	bcc.n	8006aee <quorem+0x9e>
 8006a8a:	f04f 0e00 	mov.w	lr, #0
 8006a8e:	4640      	mov	r0, r8
 8006a90:	46ac      	mov	ip, r5
 8006a92:	46f2      	mov	sl, lr
 8006a94:	f850 2b04 	ldr.w	r2, [r0], #4
 8006a98:	b293      	uxth	r3, r2
 8006a9a:	fb06 e303 	mla	r3, r6, r3, lr
 8006a9e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	ebaa 0303 	sub.w	r3, sl, r3
 8006aa8:	f8dc a000 	ldr.w	sl, [ip]
 8006aac:	0c12      	lsrs	r2, r2, #16
 8006aae:	fa13 f38a 	uxtah	r3, r3, sl
 8006ab2:	fb06 e202 	mla	r2, r6, r2, lr
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	9b00      	ldr	r3, [sp, #0]
 8006aba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006abe:	b292      	uxth	r2, r2
 8006ac0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006ac4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ac8:	f8bd 3000 	ldrh.w	r3, [sp]
 8006acc:	4581      	cmp	r9, r0
 8006ace:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ad2:	f84c 3b04 	str.w	r3, [ip], #4
 8006ad6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ada:	d2db      	bcs.n	8006a94 <quorem+0x44>
 8006adc:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ae0:	b92b      	cbnz	r3, 8006aee <quorem+0x9e>
 8006ae2:	9b01      	ldr	r3, [sp, #4]
 8006ae4:	3b04      	subs	r3, #4
 8006ae6:	429d      	cmp	r5, r3
 8006ae8:	461a      	mov	r2, r3
 8006aea:	d32e      	bcc.n	8006b4a <quorem+0xfa>
 8006aec:	613c      	str	r4, [r7, #16]
 8006aee:	4638      	mov	r0, r7
 8006af0:	f001 f9be 	bl	8007e70 <__mcmp>
 8006af4:	2800      	cmp	r0, #0
 8006af6:	db24      	blt.n	8006b42 <quorem+0xf2>
 8006af8:	3601      	adds	r6, #1
 8006afa:	4628      	mov	r0, r5
 8006afc:	f04f 0c00 	mov.w	ip, #0
 8006b00:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b04:	f8d0 e000 	ldr.w	lr, [r0]
 8006b08:	b293      	uxth	r3, r2
 8006b0a:	ebac 0303 	sub.w	r3, ip, r3
 8006b0e:	0c12      	lsrs	r2, r2, #16
 8006b10:	fa13 f38e 	uxtah	r3, r3, lr
 8006b14:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006b18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b22:	45c1      	cmp	r9, r8
 8006b24:	f840 3b04 	str.w	r3, [r0], #4
 8006b28:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b2c:	d2e8      	bcs.n	8006b00 <quorem+0xb0>
 8006b2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b36:	b922      	cbnz	r2, 8006b42 <quorem+0xf2>
 8006b38:	3b04      	subs	r3, #4
 8006b3a:	429d      	cmp	r5, r3
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	d30a      	bcc.n	8006b56 <quorem+0x106>
 8006b40:	613c      	str	r4, [r7, #16]
 8006b42:	4630      	mov	r0, r6
 8006b44:	b003      	add	sp, #12
 8006b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b4a:	6812      	ldr	r2, [r2, #0]
 8006b4c:	3b04      	subs	r3, #4
 8006b4e:	2a00      	cmp	r2, #0
 8006b50:	d1cc      	bne.n	8006aec <quorem+0x9c>
 8006b52:	3c01      	subs	r4, #1
 8006b54:	e7c7      	b.n	8006ae6 <quorem+0x96>
 8006b56:	6812      	ldr	r2, [r2, #0]
 8006b58:	3b04      	subs	r3, #4
 8006b5a:	2a00      	cmp	r2, #0
 8006b5c:	d1f0      	bne.n	8006b40 <quorem+0xf0>
 8006b5e:	3c01      	subs	r4, #1
 8006b60:	e7eb      	b.n	8006b3a <quorem+0xea>
 8006b62:	2000      	movs	r0, #0
 8006b64:	e7ee      	b.n	8006b44 <quorem+0xf4>
	...

08006b68 <_dtoa_r>:
 8006b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b6c:	ed2d 8b04 	vpush	{d8-d9}
 8006b70:	ec57 6b10 	vmov	r6, r7, d0
 8006b74:	b093      	sub	sp, #76	; 0x4c
 8006b76:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006b78:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006b7c:	9106      	str	r1, [sp, #24]
 8006b7e:	ee10 aa10 	vmov	sl, s0
 8006b82:	4604      	mov	r4, r0
 8006b84:	9209      	str	r2, [sp, #36]	; 0x24
 8006b86:	930c      	str	r3, [sp, #48]	; 0x30
 8006b88:	46bb      	mov	fp, r7
 8006b8a:	b975      	cbnz	r5, 8006baa <_dtoa_r+0x42>
 8006b8c:	2010      	movs	r0, #16
 8006b8e:	f000 fed7 	bl	8007940 <malloc>
 8006b92:	4602      	mov	r2, r0
 8006b94:	6260      	str	r0, [r4, #36]	; 0x24
 8006b96:	b920      	cbnz	r0, 8006ba2 <_dtoa_r+0x3a>
 8006b98:	4ba7      	ldr	r3, [pc, #668]	; (8006e38 <_dtoa_r+0x2d0>)
 8006b9a:	21ea      	movs	r1, #234	; 0xea
 8006b9c:	48a7      	ldr	r0, [pc, #668]	; (8006e3c <_dtoa_r+0x2d4>)
 8006b9e:	f001 fddf 	bl	8008760 <__assert_func>
 8006ba2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006ba6:	6005      	str	r5, [r0, #0]
 8006ba8:	60c5      	str	r5, [r0, #12]
 8006baa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bac:	6819      	ldr	r1, [r3, #0]
 8006bae:	b151      	cbz	r1, 8006bc6 <_dtoa_r+0x5e>
 8006bb0:	685a      	ldr	r2, [r3, #4]
 8006bb2:	604a      	str	r2, [r1, #4]
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	4093      	lsls	r3, r2
 8006bb8:	608b      	str	r3, [r1, #8]
 8006bba:	4620      	mov	r0, r4
 8006bbc:	f000 ff16 	bl	80079ec <_Bfree>
 8006bc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	601a      	str	r2, [r3, #0]
 8006bc6:	1e3b      	subs	r3, r7, #0
 8006bc8:	bfaa      	itet	ge
 8006bca:	2300      	movge	r3, #0
 8006bcc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006bd0:	f8c8 3000 	strge.w	r3, [r8]
 8006bd4:	4b9a      	ldr	r3, [pc, #616]	; (8006e40 <_dtoa_r+0x2d8>)
 8006bd6:	bfbc      	itt	lt
 8006bd8:	2201      	movlt	r2, #1
 8006bda:	f8c8 2000 	strlt.w	r2, [r8]
 8006bde:	ea33 030b 	bics.w	r3, r3, fp
 8006be2:	d11b      	bne.n	8006c1c <_dtoa_r+0xb4>
 8006be4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006be6:	f242 730f 	movw	r3, #9999	; 0x270f
 8006bea:	6013      	str	r3, [r2, #0]
 8006bec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bf0:	4333      	orrs	r3, r6
 8006bf2:	f000 8592 	beq.w	800771a <_dtoa_r+0xbb2>
 8006bf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bf8:	b963      	cbnz	r3, 8006c14 <_dtoa_r+0xac>
 8006bfa:	4b92      	ldr	r3, [pc, #584]	; (8006e44 <_dtoa_r+0x2dc>)
 8006bfc:	e022      	b.n	8006c44 <_dtoa_r+0xdc>
 8006bfe:	4b92      	ldr	r3, [pc, #584]	; (8006e48 <_dtoa_r+0x2e0>)
 8006c00:	9301      	str	r3, [sp, #4]
 8006c02:	3308      	adds	r3, #8
 8006c04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006c06:	6013      	str	r3, [r2, #0]
 8006c08:	9801      	ldr	r0, [sp, #4]
 8006c0a:	b013      	add	sp, #76	; 0x4c
 8006c0c:	ecbd 8b04 	vpop	{d8-d9}
 8006c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c14:	4b8b      	ldr	r3, [pc, #556]	; (8006e44 <_dtoa_r+0x2dc>)
 8006c16:	9301      	str	r3, [sp, #4]
 8006c18:	3303      	adds	r3, #3
 8006c1a:	e7f3      	b.n	8006c04 <_dtoa_r+0x9c>
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	2300      	movs	r3, #0
 8006c20:	4650      	mov	r0, sl
 8006c22:	4659      	mov	r1, fp
 8006c24:	f7f9 ff50 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c28:	ec4b ab19 	vmov	d9, sl, fp
 8006c2c:	4680      	mov	r8, r0
 8006c2e:	b158      	cbz	r0, 8006c48 <_dtoa_r+0xe0>
 8006c30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c32:	2301      	movs	r3, #1
 8006c34:	6013      	str	r3, [r2, #0]
 8006c36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f000 856b 	beq.w	8007714 <_dtoa_r+0xbac>
 8006c3e:	4883      	ldr	r0, [pc, #524]	; (8006e4c <_dtoa_r+0x2e4>)
 8006c40:	6018      	str	r0, [r3, #0]
 8006c42:	1e43      	subs	r3, r0, #1
 8006c44:	9301      	str	r3, [sp, #4]
 8006c46:	e7df      	b.n	8006c08 <_dtoa_r+0xa0>
 8006c48:	ec4b ab10 	vmov	d0, sl, fp
 8006c4c:	aa10      	add	r2, sp, #64	; 0x40
 8006c4e:	a911      	add	r1, sp, #68	; 0x44
 8006c50:	4620      	mov	r0, r4
 8006c52:	f001 f9b3 	bl	8007fbc <__d2b>
 8006c56:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006c5a:	ee08 0a10 	vmov	s16, r0
 8006c5e:	2d00      	cmp	r5, #0
 8006c60:	f000 8084 	beq.w	8006d6c <_dtoa_r+0x204>
 8006c64:	ee19 3a90 	vmov	r3, s19
 8006c68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c6c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006c70:	4656      	mov	r6, sl
 8006c72:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006c76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006c7a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006c7e:	4b74      	ldr	r3, [pc, #464]	; (8006e50 <_dtoa_r+0x2e8>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	4630      	mov	r0, r6
 8006c84:	4639      	mov	r1, r7
 8006c86:	f7f9 faff 	bl	8000288 <__aeabi_dsub>
 8006c8a:	a365      	add	r3, pc, #404	; (adr r3, 8006e20 <_dtoa_r+0x2b8>)
 8006c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c90:	f7f9 fcb2 	bl	80005f8 <__aeabi_dmul>
 8006c94:	a364      	add	r3, pc, #400	; (adr r3, 8006e28 <_dtoa_r+0x2c0>)
 8006c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c9a:	f7f9 faf7 	bl	800028c <__adddf3>
 8006c9e:	4606      	mov	r6, r0
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	460f      	mov	r7, r1
 8006ca4:	f7f9 fc3e 	bl	8000524 <__aeabi_i2d>
 8006ca8:	a361      	add	r3, pc, #388	; (adr r3, 8006e30 <_dtoa_r+0x2c8>)
 8006caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cae:	f7f9 fca3 	bl	80005f8 <__aeabi_dmul>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	4639      	mov	r1, r7
 8006cba:	f7f9 fae7 	bl	800028c <__adddf3>
 8006cbe:	4606      	mov	r6, r0
 8006cc0:	460f      	mov	r7, r1
 8006cc2:	f7f9 ff49 	bl	8000b58 <__aeabi_d2iz>
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	9000      	str	r0, [sp, #0]
 8006cca:	2300      	movs	r3, #0
 8006ccc:	4630      	mov	r0, r6
 8006cce:	4639      	mov	r1, r7
 8006cd0:	f7f9 ff04 	bl	8000adc <__aeabi_dcmplt>
 8006cd4:	b150      	cbz	r0, 8006cec <_dtoa_r+0x184>
 8006cd6:	9800      	ldr	r0, [sp, #0]
 8006cd8:	f7f9 fc24 	bl	8000524 <__aeabi_i2d>
 8006cdc:	4632      	mov	r2, r6
 8006cde:	463b      	mov	r3, r7
 8006ce0:	f7f9 fef2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ce4:	b910      	cbnz	r0, 8006cec <_dtoa_r+0x184>
 8006ce6:	9b00      	ldr	r3, [sp, #0]
 8006ce8:	3b01      	subs	r3, #1
 8006cea:	9300      	str	r3, [sp, #0]
 8006cec:	9b00      	ldr	r3, [sp, #0]
 8006cee:	2b16      	cmp	r3, #22
 8006cf0:	d85a      	bhi.n	8006da8 <_dtoa_r+0x240>
 8006cf2:	9a00      	ldr	r2, [sp, #0]
 8006cf4:	4b57      	ldr	r3, [pc, #348]	; (8006e54 <_dtoa_r+0x2ec>)
 8006cf6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfe:	ec51 0b19 	vmov	r0, r1, d9
 8006d02:	f7f9 feeb 	bl	8000adc <__aeabi_dcmplt>
 8006d06:	2800      	cmp	r0, #0
 8006d08:	d050      	beq.n	8006dac <_dtoa_r+0x244>
 8006d0a:	9b00      	ldr	r3, [sp, #0]
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	9300      	str	r3, [sp, #0]
 8006d10:	2300      	movs	r3, #0
 8006d12:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d16:	1b5d      	subs	r5, r3, r5
 8006d18:	1e6b      	subs	r3, r5, #1
 8006d1a:	9305      	str	r3, [sp, #20]
 8006d1c:	bf45      	ittet	mi
 8006d1e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006d22:	9304      	strmi	r3, [sp, #16]
 8006d24:	2300      	movpl	r3, #0
 8006d26:	2300      	movmi	r3, #0
 8006d28:	bf4c      	ite	mi
 8006d2a:	9305      	strmi	r3, [sp, #20]
 8006d2c:	9304      	strpl	r3, [sp, #16]
 8006d2e:	9b00      	ldr	r3, [sp, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	db3d      	blt.n	8006db0 <_dtoa_r+0x248>
 8006d34:	9b05      	ldr	r3, [sp, #20]
 8006d36:	9a00      	ldr	r2, [sp, #0]
 8006d38:	920a      	str	r2, [sp, #40]	; 0x28
 8006d3a:	4413      	add	r3, r2
 8006d3c:	9305      	str	r3, [sp, #20]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	9307      	str	r3, [sp, #28]
 8006d42:	9b06      	ldr	r3, [sp, #24]
 8006d44:	2b09      	cmp	r3, #9
 8006d46:	f200 8089 	bhi.w	8006e5c <_dtoa_r+0x2f4>
 8006d4a:	2b05      	cmp	r3, #5
 8006d4c:	bfc4      	itt	gt
 8006d4e:	3b04      	subgt	r3, #4
 8006d50:	9306      	strgt	r3, [sp, #24]
 8006d52:	9b06      	ldr	r3, [sp, #24]
 8006d54:	f1a3 0302 	sub.w	r3, r3, #2
 8006d58:	bfcc      	ite	gt
 8006d5a:	2500      	movgt	r5, #0
 8006d5c:	2501      	movle	r5, #1
 8006d5e:	2b03      	cmp	r3, #3
 8006d60:	f200 8087 	bhi.w	8006e72 <_dtoa_r+0x30a>
 8006d64:	e8df f003 	tbb	[pc, r3]
 8006d68:	59383a2d 	.word	0x59383a2d
 8006d6c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006d70:	441d      	add	r5, r3
 8006d72:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006d76:	2b20      	cmp	r3, #32
 8006d78:	bfc1      	itttt	gt
 8006d7a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006d7e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006d82:	fa0b f303 	lslgt.w	r3, fp, r3
 8006d86:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006d8a:	bfda      	itte	le
 8006d8c:	f1c3 0320 	rsble	r3, r3, #32
 8006d90:	fa06 f003 	lslle.w	r0, r6, r3
 8006d94:	4318      	orrgt	r0, r3
 8006d96:	f7f9 fbb5 	bl	8000504 <__aeabi_ui2d>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	4606      	mov	r6, r0
 8006d9e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006da2:	3d01      	subs	r5, #1
 8006da4:	930e      	str	r3, [sp, #56]	; 0x38
 8006da6:	e76a      	b.n	8006c7e <_dtoa_r+0x116>
 8006da8:	2301      	movs	r3, #1
 8006daa:	e7b2      	b.n	8006d12 <_dtoa_r+0x1aa>
 8006dac:	900b      	str	r0, [sp, #44]	; 0x2c
 8006dae:	e7b1      	b.n	8006d14 <_dtoa_r+0x1ac>
 8006db0:	9b04      	ldr	r3, [sp, #16]
 8006db2:	9a00      	ldr	r2, [sp, #0]
 8006db4:	1a9b      	subs	r3, r3, r2
 8006db6:	9304      	str	r3, [sp, #16]
 8006db8:	4253      	negs	r3, r2
 8006dba:	9307      	str	r3, [sp, #28]
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	930a      	str	r3, [sp, #40]	; 0x28
 8006dc0:	e7bf      	b.n	8006d42 <_dtoa_r+0x1da>
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	9308      	str	r3, [sp, #32]
 8006dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	dc55      	bgt.n	8006e78 <_dtoa_r+0x310>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	9209      	str	r2, [sp, #36]	; 0x24
 8006dd6:	e00c      	b.n	8006df2 <_dtoa_r+0x28a>
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e7f3      	b.n	8006dc4 <_dtoa_r+0x25c>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006de0:	9308      	str	r3, [sp, #32]
 8006de2:	9b00      	ldr	r3, [sp, #0]
 8006de4:	4413      	add	r3, r2
 8006de6:	9302      	str	r3, [sp, #8]
 8006de8:	3301      	adds	r3, #1
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	9303      	str	r3, [sp, #12]
 8006dee:	bfb8      	it	lt
 8006df0:	2301      	movlt	r3, #1
 8006df2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006df4:	2200      	movs	r2, #0
 8006df6:	6042      	str	r2, [r0, #4]
 8006df8:	2204      	movs	r2, #4
 8006dfa:	f102 0614 	add.w	r6, r2, #20
 8006dfe:	429e      	cmp	r6, r3
 8006e00:	6841      	ldr	r1, [r0, #4]
 8006e02:	d93d      	bls.n	8006e80 <_dtoa_r+0x318>
 8006e04:	4620      	mov	r0, r4
 8006e06:	f000 fdb1 	bl	800796c <_Balloc>
 8006e0a:	9001      	str	r0, [sp, #4]
 8006e0c:	2800      	cmp	r0, #0
 8006e0e:	d13b      	bne.n	8006e88 <_dtoa_r+0x320>
 8006e10:	4b11      	ldr	r3, [pc, #68]	; (8006e58 <_dtoa_r+0x2f0>)
 8006e12:	4602      	mov	r2, r0
 8006e14:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006e18:	e6c0      	b.n	8006b9c <_dtoa_r+0x34>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e7df      	b.n	8006dde <_dtoa_r+0x276>
 8006e1e:	bf00      	nop
 8006e20:	636f4361 	.word	0x636f4361
 8006e24:	3fd287a7 	.word	0x3fd287a7
 8006e28:	8b60c8b3 	.word	0x8b60c8b3
 8006e2c:	3fc68a28 	.word	0x3fc68a28
 8006e30:	509f79fb 	.word	0x509f79fb
 8006e34:	3fd34413 	.word	0x3fd34413
 8006e38:	08008c59 	.word	0x08008c59
 8006e3c:	08008c70 	.word	0x08008c70
 8006e40:	7ff00000 	.word	0x7ff00000
 8006e44:	08008c55 	.word	0x08008c55
 8006e48:	08008c4c 	.word	0x08008c4c
 8006e4c:	08008c29 	.word	0x08008c29
 8006e50:	3ff80000 	.word	0x3ff80000
 8006e54:	08008dc0 	.word	0x08008dc0
 8006e58:	08008ccb 	.word	0x08008ccb
 8006e5c:	2501      	movs	r5, #1
 8006e5e:	2300      	movs	r3, #0
 8006e60:	9306      	str	r3, [sp, #24]
 8006e62:	9508      	str	r5, [sp, #32]
 8006e64:	f04f 33ff 	mov.w	r3, #4294967295
 8006e68:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	2312      	movs	r3, #18
 8006e70:	e7b0      	b.n	8006dd4 <_dtoa_r+0x26c>
 8006e72:	2301      	movs	r3, #1
 8006e74:	9308      	str	r3, [sp, #32]
 8006e76:	e7f5      	b.n	8006e64 <_dtoa_r+0x2fc>
 8006e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e7a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006e7e:	e7b8      	b.n	8006df2 <_dtoa_r+0x28a>
 8006e80:	3101      	adds	r1, #1
 8006e82:	6041      	str	r1, [r0, #4]
 8006e84:	0052      	lsls	r2, r2, #1
 8006e86:	e7b8      	b.n	8006dfa <_dtoa_r+0x292>
 8006e88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e8a:	9a01      	ldr	r2, [sp, #4]
 8006e8c:	601a      	str	r2, [r3, #0]
 8006e8e:	9b03      	ldr	r3, [sp, #12]
 8006e90:	2b0e      	cmp	r3, #14
 8006e92:	f200 809d 	bhi.w	8006fd0 <_dtoa_r+0x468>
 8006e96:	2d00      	cmp	r5, #0
 8006e98:	f000 809a 	beq.w	8006fd0 <_dtoa_r+0x468>
 8006e9c:	9b00      	ldr	r3, [sp, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	dd32      	ble.n	8006f08 <_dtoa_r+0x3a0>
 8006ea2:	4ab7      	ldr	r2, [pc, #732]	; (8007180 <_dtoa_r+0x618>)
 8006ea4:	f003 030f 	and.w	r3, r3, #15
 8006ea8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006eac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006eb0:	9b00      	ldr	r3, [sp, #0]
 8006eb2:	05d8      	lsls	r0, r3, #23
 8006eb4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006eb8:	d516      	bpl.n	8006ee8 <_dtoa_r+0x380>
 8006eba:	4bb2      	ldr	r3, [pc, #712]	; (8007184 <_dtoa_r+0x61c>)
 8006ebc:	ec51 0b19 	vmov	r0, r1, d9
 8006ec0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ec4:	f7f9 fcc2 	bl	800084c <__aeabi_ddiv>
 8006ec8:	f007 070f 	and.w	r7, r7, #15
 8006ecc:	4682      	mov	sl, r0
 8006ece:	468b      	mov	fp, r1
 8006ed0:	2503      	movs	r5, #3
 8006ed2:	4eac      	ldr	r6, [pc, #688]	; (8007184 <_dtoa_r+0x61c>)
 8006ed4:	b957      	cbnz	r7, 8006eec <_dtoa_r+0x384>
 8006ed6:	4642      	mov	r2, r8
 8006ed8:	464b      	mov	r3, r9
 8006eda:	4650      	mov	r0, sl
 8006edc:	4659      	mov	r1, fp
 8006ede:	f7f9 fcb5 	bl	800084c <__aeabi_ddiv>
 8006ee2:	4682      	mov	sl, r0
 8006ee4:	468b      	mov	fp, r1
 8006ee6:	e028      	b.n	8006f3a <_dtoa_r+0x3d2>
 8006ee8:	2502      	movs	r5, #2
 8006eea:	e7f2      	b.n	8006ed2 <_dtoa_r+0x36a>
 8006eec:	07f9      	lsls	r1, r7, #31
 8006eee:	d508      	bpl.n	8006f02 <_dtoa_r+0x39a>
 8006ef0:	4640      	mov	r0, r8
 8006ef2:	4649      	mov	r1, r9
 8006ef4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ef8:	f7f9 fb7e 	bl	80005f8 <__aeabi_dmul>
 8006efc:	3501      	adds	r5, #1
 8006efe:	4680      	mov	r8, r0
 8006f00:	4689      	mov	r9, r1
 8006f02:	107f      	asrs	r7, r7, #1
 8006f04:	3608      	adds	r6, #8
 8006f06:	e7e5      	b.n	8006ed4 <_dtoa_r+0x36c>
 8006f08:	f000 809b 	beq.w	8007042 <_dtoa_r+0x4da>
 8006f0c:	9b00      	ldr	r3, [sp, #0]
 8006f0e:	4f9d      	ldr	r7, [pc, #628]	; (8007184 <_dtoa_r+0x61c>)
 8006f10:	425e      	negs	r6, r3
 8006f12:	4b9b      	ldr	r3, [pc, #620]	; (8007180 <_dtoa_r+0x618>)
 8006f14:	f006 020f 	and.w	r2, r6, #15
 8006f18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f20:	ec51 0b19 	vmov	r0, r1, d9
 8006f24:	f7f9 fb68 	bl	80005f8 <__aeabi_dmul>
 8006f28:	1136      	asrs	r6, r6, #4
 8006f2a:	4682      	mov	sl, r0
 8006f2c:	468b      	mov	fp, r1
 8006f2e:	2300      	movs	r3, #0
 8006f30:	2502      	movs	r5, #2
 8006f32:	2e00      	cmp	r6, #0
 8006f34:	d17a      	bne.n	800702c <_dtoa_r+0x4c4>
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d1d3      	bne.n	8006ee2 <_dtoa_r+0x37a>
 8006f3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f000 8082 	beq.w	8007046 <_dtoa_r+0x4de>
 8006f42:	4b91      	ldr	r3, [pc, #580]	; (8007188 <_dtoa_r+0x620>)
 8006f44:	2200      	movs	r2, #0
 8006f46:	4650      	mov	r0, sl
 8006f48:	4659      	mov	r1, fp
 8006f4a:	f7f9 fdc7 	bl	8000adc <__aeabi_dcmplt>
 8006f4e:	2800      	cmp	r0, #0
 8006f50:	d079      	beq.n	8007046 <_dtoa_r+0x4de>
 8006f52:	9b03      	ldr	r3, [sp, #12]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d076      	beq.n	8007046 <_dtoa_r+0x4de>
 8006f58:	9b02      	ldr	r3, [sp, #8]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	dd36      	ble.n	8006fcc <_dtoa_r+0x464>
 8006f5e:	9b00      	ldr	r3, [sp, #0]
 8006f60:	4650      	mov	r0, sl
 8006f62:	4659      	mov	r1, fp
 8006f64:	1e5f      	subs	r7, r3, #1
 8006f66:	2200      	movs	r2, #0
 8006f68:	4b88      	ldr	r3, [pc, #544]	; (800718c <_dtoa_r+0x624>)
 8006f6a:	f7f9 fb45 	bl	80005f8 <__aeabi_dmul>
 8006f6e:	9e02      	ldr	r6, [sp, #8]
 8006f70:	4682      	mov	sl, r0
 8006f72:	468b      	mov	fp, r1
 8006f74:	3501      	adds	r5, #1
 8006f76:	4628      	mov	r0, r5
 8006f78:	f7f9 fad4 	bl	8000524 <__aeabi_i2d>
 8006f7c:	4652      	mov	r2, sl
 8006f7e:	465b      	mov	r3, fp
 8006f80:	f7f9 fb3a 	bl	80005f8 <__aeabi_dmul>
 8006f84:	4b82      	ldr	r3, [pc, #520]	; (8007190 <_dtoa_r+0x628>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	f7f9 f980 	bl	800028c <__adddf3>
 8006f8c:	46d0      	mov	r8, sl
 8006f8e:	46d9      	mov	r9, fp
 8006f90:	4682      	mov	sl, r0
 8006f92:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006f96:	2e00      	cmp	r6, #0
 8006f98:	d158      	bne.n	800704c <_dtoa_r+0x4e4>
 8006f9a:	4b7e      	ldr	r3, [pc, #504]	; (8007194 <_dtoa_r+0x62c>)
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	4640      	mov	r0, r8
 8006fa0:	4649      	mov	r1, r9
 8006fa2:	f7f9 f971 	bl	8000288 <__aeabi_dsub>
 8006fa6:	4652      	mov	r2, sl
 8006fa8:	465b      	mov	r3, fp
 8006faa:	4680      	mov	r8, r0
 8006fac:	4689      	mov	r9, r1
 8006fae:	f7f9 fdb3 	bl	8000b18 <__aeabi_dcmpgt>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	f040 8295 	bne.w	80074e2 <_dtoa_r+0x97a>
 8006fb8:	4652      	mov	r2, sl
 8006fba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006fbe:	4640      	mov	r0, r8
 8006fc0:	4649      	mov	r1, r9
 8006fc2:	f7f9 fd8b 	bl	8000adc <__aeabi_dcmplt>
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	f040 8289 	bne.w	80074de <_dtoa_r+0x976>
 8006fcc:	ec5b ab19 	vmov	sl, fp, d9
 8006fd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f2c0 8148 	blt.w	8007268 <_dtoa_r+0x700>
 8006fd8:	9a00      	ldr	r2, [sp, #0]
 8006fda:	2a0e      	cmp	r2, #14
 8006fdc:	f300 8144 	bgt.w	8007268 <_dtoa_r+0x700>
 8006fe0:	4b67      	ldr	r3, [pc, #412]	; (8007180 <_dtoa_r+0x618>)
 8006fe2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fe6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f280 80d5 	bge.w	800719c <_dtoa_r+0x634>
 8006ff2:	9b03      	ldr	r3, [sp, #12]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f300 80d1 	bgt.w	800719c <_dtoa_r+0x634>
 8006ffa:	f040 826f 	bne.w	80074dc <_dtoa_r+0x974>
 8006ffe:	4b65      	ldr	r3, [pc, #404]	; (8007194 <_dtoa_r+0x62c>)
 8007000:	2200      	movs	r2, #0
 8007002:	4640      	mov	r0, r8
 8007004:	4649      	mov	r1, r9
 8007006:	f7f9 faf7 	bl	80005f8 <__aeabi_dmul>
 800700a:	4652      	mov	r2, sl
 800700c:	465b      	mov	r3, fp
 800700e:	f7f9 fd79 	bl	8000b04 <__aeabi_dcmpge>
 8007012:	9e03      	ldr	r6, [sp, #12]
 8007014:	4637      	mov	r7, r6
 8007016:	2800      	cmp	r0, #0
 8007018:	f040 8245 	bne.w	80074a6 <_dtoa_r+0x93e>
 800701c:	9d01      	ldr	r5, [sp, #4]
 800701e:	2331      	movs	r3, #49	; 0x31
 8007020:	f805 3b01 	strb.w	r3, [r5], #1
 8007024:	9b00      	ldr	r3, [sp, #0]
 8007026:	3301      	adds	r3, #1
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	e240      	b.n	80074ae <_dtoa_r+0x946>
 800702c:	07f2      	lsls	r2, r6, #31
 800702e:	d505      	bpl.n	800703c <_dtoa_r+0x4d4>
 8007030:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007034:	f7f9 fae0 	bl	80005f8 <__aeabi_dmul>
 8007038:	3501      	adds	r5, #1
 800703a:	2301      	movs	r3, #1
 800703c:	1076      	asrs	r6, r6, #1
 800703e:	3708      	adds	r7, #8
 8007040:	e777      	b.n	8006f32 <_dtoa_r+0x3ca>
 8007042:	2502      	movs	r5, #2
 8007044:	e779      	b.n	8006f3a <_dtoa_r+0x3d2>
 8007046:	9f00      	ldr	r7, [sp, #0]
 8007048:	9e03      	ldr	r6, [sp, #12]
 800704a:	e794      	b.n	8006f76 <_dtoa_r+0x40e>
 800704c:	9901      	ldr	r1, [sp, #4]
 800704e:	4b4c      	ldr	r3, [pc, #304]	; (8007180 <_dtoa_r+0x618>)
 8007050:	4431      	add	r1, r6
 8007052:	910d      	str	r1, [sp, #52]	; 0x34
 8007054:	9908      	ldr	r1, [sp, #32]
 8007056:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800705a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800705e:	2900      	cmp	r1, #0
 8007060:	d043      	beq.n	80070ea <_dtoa_r+0x582>
 8007062:	494d      	ldr	r1, [pc, #308]	; (8007198 <_dtoa_r+0x630>)
 8007064:	2000      	movs	r0, #0
 8007066:	f7f9 fbf1 	bl	800084c <__aeabi_ddiv>
 800706a:	4652      	mov	r2, sl
 800706c:	465b      	mov	r3, fp
 800706e:	f7f9 f90b 	bl	8000288 <__aeabi_dsub>
 8007072:	9d01      	ldr	r5, [sp, #4]
 8007074:	4682      	mov	sl, r0
 8007076:	468b      	mov	fp, r1
 8007078:	4649      	mov	r1, r9
 800707a:	4640      	mov	r0, r8
 800707c:	f7f9 fd6c 	bl	8000b58 <__aeabi_d2iz>
 8007080:	4606      	mov	r6, r0
 8007082:	f7f9 fa4f 	bl	8000524 <__aeabi_i2d>
 8007086:	4602      	mov	r2, r0
 8007088:	460b      	mov	r3, r1
 800708a:	4640      	mov	r0, r8
 800708c:	4649      	mov	r1, r9
 800708e:	f7f9 f8fb 	bl	8000288 <__aeabi_dsub>
 8007092:	3630      	adds	r6, #48	; 0x30
 8007094:	f805 6b01 	strb.w	r6, [r5], #1
 8007098:	4652      	mov	r2, sl
 800709a:	465b      	mov	r3, fp
 800709c:	4680      	mov	r8, r0
 800709e:	4689      	mov	r9, r1
 80070a0:	f7f9 fd1c 	bl	8000adc <__aeabi_dcmplt>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	d163      	bne.n	8007170 <_dtoa_r+0x608>
 80070a8:	4642      	mov	r2, r8
 80070aa:	464b      	mov	r3, r9
 80070ac:	4936      	ldr	r1, [pc, #216]	; (8007188 <_dtoa_r+0x620>)
 80070ae:	2000      	movs	r0, #0
 80070b0:	f7f9 f8ea 	bl	8000288 <__aeabi_dsub>
 80070b4:	4652      	mov	r2, sl
 80070b6:	465b      	mov	r3, fp
 80070b8:	f7f9 fd10 	bl	8000adc <__aeabi_dcmplt>
 80070bc:	2800      	cmp	r0, #0
 80070be:	f040 80b5 	bne.w	800722c <_dtoa_r+0x6c4>
 80070c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070c4:	429d      	cmp	r5, r3
 80070c6:	d081      	beq.n	8006fcc <_dtoa_r+0x464>
 80070c8:	4b30      	ldr	r3, [pc, #192]	; (800718c <_dtoa_r+0x624>)
 80070ca:	2200      	movs	r2, #0
 80070cc:	4650      	mov	r0, sl
 80070ce:	4659      	mov	r1, fp
 80070d0:	f7f9 fa92 	bl	80005f8 <__aeabi_dmul>
 80070d4:	4b2d      	ldr	r3, [pc, #180]	; (800718c <_dtoa_r+0x624>)
 80070d6:	4682      	mov	sl, r0
 80070d8:	468b      	mov	fp, r1
 80070da:	4640      	mov	r0, r8
 80070dc:	4649      	mov	r1, r9
 80070de:	2200      	movs	r2, #0
 80070e0:	f7f9 fa8a 	bl	80005f8 <__aeabi_dmul>
 80070e4:	4680      	mov	r8, r0
 80070e6:	4689      	mov	r9, r1
 80070e8:	e7c6      	b.n	8007078 <_dtoa_r+0x510>
 80070ea:	4650      	mov	r0, sl
 80070ec:	4659      	mov	r1, fp
 80070ee:	f7f9 fa83 	bl	80005f8 <__aeabi_dmul>
 80070f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070f4:	9d01      	ldr	r5, [sp, #4]
 80070f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80070f8:	4682      	mov	sl, r0
 80070fa:	468b      	mov	fp, r1
 80070fc:	4649      	mov	r1, r9
 80070fe:	4640      	mov	r0, r8
 8007100:	f7f9 fd2a 	bl	8000b58 <__aeabi_d2iz>
 8007104:	4606      	mov	r6, r0
 8007106:	f7f9 fa0d 	bl	8000524 <__aeabi_i2d>
 800710a:	3630      	adds	r6, #48	; 0x30
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4640      	mov	r0, r8
 8007112:	4649      	mov	r1, r9
 8007114:	f7f9 f8b8 	bl	8000288 <__aeabi_dsub>
 8007118:	f805 6b01 	strb.w	r6, [r5], #1
 800711c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800711e:	429d      	cmp	r5, r3
 8007120:	4680      	mov	r8, r0
 8007122:	4689      	mov	r9, r1
 8007124:	f04f 0200 	mov.w	r2, #0
 8007128:	d124      	bne.n	8007174 <_dtoa_r+0x60c>
 800712a:	4b1b      	ldr	r3, [pc, #108]	; (8007198 <_dtoa_r+0x630>)
 800712c:	4650      	mov	r0, sl
 800712e:	4659      	mov	r1, fp
 8007130:	f7f9 f8ac 	bl	800028c <__adddf3>
 8007134:	4602      	mov	r2, r0
 8007136:	460b      	mov	r3, r1
 8007138:	4640      	mov	r0, r8
 800713a:	4649      	mov	r1, r9
 800713c:	f7f9 fcec 	bl	8000b18 <__aeabi_dcmpgt>
 8007140:	2800      	cmp	r0, #0
 8007142:	d173      	bne.n	800722c <_dtoa_r+0x6c4>
 8007144:	4652      	mov	r2, sl
 8007146:	465b      	mov	r3, fp
 8007148:	4913      	ldr	r1, [pc, #76]	; (8007198 <_dtoa_r+0x630>)
 800714a:	2000      	movs	r0, #0
 800714c:	f7f9 f89c 	bl	8000288 <__aeabi_dsub>
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	4640      	mov	r0, r8
 8007156:	4649      	mov	r1, r9
 8007158:	f7f9 fcc0 	bl	8000adc <__aeabi_dcmplt>
 800715c:	2800      	cmp	r0, #0
 800715e:	f43f af35 	beq.w	8006fcc <_dtoa_r+0x464>
 8007162:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007164:	1e6b      	subs	r3, r5, #1
 8007166:	930f      	str	r3, [sp, #60]	; 0x3c
 8007168:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800716c:	2b30      	cmp	r3, #48	; 0x30
 800716e:	d0f8      	beq.n	8007162 <_dtoa_r+0x5fa>
 8007170:	9700      	str	r7, [sp, #0]
 8007172:	e049      	b.n	8007208 <_dtoa_r+0x6a0>
 8007174:	4b05      	ldr	r3, [pc, #20]	; (800718c <_dtoa_r+0x624>)
 8007176:	f7f9 fa3f 	bl	80005f8 <__aeabi_dmul>
 800717a:	4680      	mov	r8, r0
 800717c:	4689      	mov	r9, r1
 800717e:	e7bd      	b.n	80070fc <_dtoa_r+0x594>
 8007180:	08008dc0 	.word	0x08008dc0
 8007184:	08008d98 	.word	0x08008d98
 8007188:	3ff00000 	.word	0x3ff00000
 800718c:	40240000 	.word	0x40240000
 8007190:	401c0000 	.word	0x401c0000
 8007194:	40140000 	.word	0x40140000
 8007198:	3fe00000 	.word	0x3fe00000
 800719c:	9d01      	ldr	r5, [sp, #4]
 800719e:	4656      	mov	r6, sl
 80071a0:	465f      	mov	r7, fp
 80071a2:	4642      	mov	r2, r8
 80071a4:	464b      	mov	r3, r9
 80071a6:	4630      	mov	r0, r6
 80071a8:	4639      	mov	r1, r7
 80071aa:	f7f9 fb4f 	bl	800084c <__aeabi_ddiv>
 80071ae:	f7f9 fcd3 	bl	8000b58 <__aeabi_d2iz>
 80071b2:	4682      	mov	sl, r0
 80071b4:	f7f9 f9b6 	bl	8000524 <__aeabi_i2d>
 80071b8:	4642      	mov	r2, r8
 80071ba:	464b      	mov	r3, r9
 80071bc:	f7f9 fa1c 	bl	80005f8 <__aeabi_dmul>
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	4630      	mov	r0, r6
 80071c6:	4639      	mov	r1, r7
 80071c8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80071cc:	f7f9 f85c 	bl	8000288 <__aeabi_dsub>
 80071d0:	f805 6b01 	strb.w	r6, [r5], #1
 80071d4:	9e01      	ldr	r6, [sp, #4]
 80071d6:	9f03      	ldr	r7, [sp, #12]
 80071d8:	1bae      	subs	r6, r5, r6
 80071da:	42b7      	cmp	r7, r6
 80071dc:	4602      	mov	r2, r0
 80071de:	460b      	mov	r3, r1
 80071e0:	d135      	bne.n	800724e <_dtoa_r+0x6e6>
 80071e2:	f7f9 f853 	bl	800028c <__adddf3>
 80071e6:	4642      	mov	r2, r8
 80071e8:	464b      	mov	r3, r9
 80071ea:	4606      	mov	r6, r0
 80071ec:	460f      	mov	r7, r1
 80071ee:	f7f9 fc93 	bl	8000b18 <__aeabi_dcmpgt>
 80071f2:	b9d0      	cbnz	r0, 800722a <_dtoa_r+0x6c2>
 80071f4:	4642      	mov	r2, r8
 80071f6:	464b      	mov	r3, r9
 80071f8:	4630      	mov	r0, r6
 80071fa:	4639      	mov	r1, r7
 80071fc:	f7f9 fc64 	bl	8000ac8 <__aeabi_dcmpeq>
 8007200:	b110      	cbz	r0, 8007208 <_dtoa_r+0x6a0>
 8007202:	f01a 0f01 	tst.w	sl, #1
 8007206:	d110      	bne.n	800722a <_dtoa_r+0x6c2>
 8007208:	4620      	mov	r0, r4
 800720a:	ee18 1a10 	vmov	r1, s16
 800720e:	f000 fbed 	bl	80079ec <_Bfree>
 8007212:	2300      	movs	r3, #0
 8007214:	9800      	ldr	r0, [sp, #0]
 8007216:	702b      	strb	r3, [r5, #0]
 8007218:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800721a:	3001      	adds	r0, #1
 800721c:	6018      	str	r0, [r3, #0]
 800721e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007220:	2b00      	cmp	r3, #0
 8007222:	f43f acf1 	beq.w	8006c08 <_dtoa_r+0xa0>
 8007226:	601d      	str	r5, [r3, #0]
 8007228:	e4ee      	b.n	8006c08 <_dtoa_r+0xa0>
 800722a:	9f00      	ldr	r7, [sp, #0]
 800722c:	462b      	mov	r3, r5
 800722e:	461d      	mov	r5, r3
 8007230:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007234:	2a39      	cmp	r2, #57	; 0x39
 8007236:	d106      	bne.n	8007246 <_dtoa_r+0x6de>
 8007238:	9a01      	ldr	r2, [sp, #4]
 800723a:	429a      	cmp	r2, r3
 800723c:	d1f7      	bne.n	800722e <_dtoa_r+0x6c6>
 800723e:	9901      	ldr	r1, [sp, #4]
 8007240:	2230      	movs	r2, #48	; 0x30
 8007242:	3701      	adds	r7, #1
 8007244:	700a      	strb	r2, [r1, #0]
 8007246:	781a      	ldrb	r2, [r3, #0]
 8007248:	3201      	adds	r2, #1
 800724a:	701a      	strb	r2, [r3, #0]
 800724c:	e790      	b.n	8007170 <_dtoa_r+0x608>
 800724e:	4ba6      	ldr	r3, [pc, #664]	; (80074e8 <_dtoa_r+0x980>)
 8007250:	2200      	movs	r2, #0
 8007252:	f7f9 f9d1 	bl	80005f8 <__aeabi_dmul>
 8007256:	2200      	movs	r2, #0
 8007258:	2300      	movs	r3, #0
 800725a:	4606      	mov	r6, r0
 800725c:	460f      	mov	r7, r1
 800725e:	f7f9 fc33 	bl	8000ac8 <__aeabi_dcmpeq>
 8007262:	2800      	cmp	r0, #0
 8007264:	d09d      	beq.n	80071a2 <_dtoa_r+0x63a>
 8007266:	e7cf      	b.n	8007208 <_dtoa_r+0x6a0>
 8007268:	9a08      	ldr	r2, [sp, #32]
 800726a:	2a00      	cmp	r2, #0
 800726c:	f000 80d7 	beq.w	800741e <_dtoa_r+0x8b6>
 8007270:	9a06      	ldr	r2, [sp, #24]
 8007272:	2a01      	cmp	r2, #1
 8007274:	f300 80ba 	bgt.w	80073ec <_dtoa_r+0x884>
 8007278:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800727a:	2a00      	cmp	r2, #0
 800727c:	f000 80b2 	beq.w	80073e4 <_dtoa_r+0x87c>
 8007280:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007284:	9e07      	ldr	r6, [sp, #28]
 8007286:	9d04      	ldr	r5, [sp, #16]
 8007288:	9a04      	ldr	r2, [sp, #16]
 800728a:	441a      	add	r2, r3
 800728c:	9204      	str	r2, [sp, #16]
 800728e:	9a05      	ldr	r2, [sp, #20]
 8007290:	2101      	movs	r1, #1
 8007292:	441a      	add	r2, r3
 8007294:	4620      	mov	r0, r4
 8007296:	9205      	str	r2, [sp, #20]
 8007298:	f000 fc60 	bl	8007b5c <__i2b>
 800729c:	4607      	mov	r7, r0
 800729e:	2d00      	cmp	r5, #0
 80072a0:	dd0c      	ble.n	80072bc <_dtoa_r+0x754>
 80072a2:	9b05      	ldr	r3, [sp, #20]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	dd09      	ble.n	80072bc <_dtoa_r+0x754>
 80072a8:	42ab      	cmp	r3, r5
 80072aa:	9a04      	ldr	r2, [sp, #16]
 80072ac:	bfa8      	it	ge
 80072ae:	462b      	movge	r3, r5
 80072b0:	1ad2      	subs	r2, r2, r3
 80072b2:	9204      	str	r2, [sp, #16]
 80072b4:	9a05      	ldr	r2, [sp, #20]
 80072b6:	1aed      	subs	r5, r5, r3
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	9305      	str	r3, [sp, #20]
 80072bc:	9b07      	ldr	r3, [sp, #28]
 80072be:	b31b      	cbz	r3, 8007308 <_dtoa_r+0x7a0>
 80072c0:	9b08      	ldr	r3, [sp, #32]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 80af 	beq.w	8007426 <_dtoa_r+0x8be>
 80072c8:	2e00      	cmp	r6, #0
 80072ca:	dd13      	ble.n	80072f4 <_dtoa_r+0x78c>
 80072cc:	4639      	mov	r1, r7
 80072ce:	4632      	mov	r2, r6
 80072d0:	4620      	mov	r0, r4
 80072d2:	f000 fd03 	bl	8007cdc <__pow5mult>
 80072d6:	ee18 2a10 	vmov	r2, s16
 80072da:	4601      	mov	r1, r0
 80072dc:	4607      	mov	r7, r0
 80072de:	4620      	mov	r0, r4
 80072e0:	f000 fc52 	bl	8007b88 <__multiply>
 80072e4:	ee18 1a10 	vmov	r1, s16
 80072e8:	4680      	mov	r8, r0
 80072ea:	4620      	mov	r0, r4
 80072ec:	f000 fb7e 	bl	80079ec <_Bfree>
 80072f0:	ee08 8a10 	vmov	s16, r8
 80072f4:	9b07      	ldr	r3, [sp, #28]
 80072f6:	1b9a      	subs	r2, r3, r6
 80072f8:	d006      	beq.n	8007308 <_dtoa_r+0x7a0>
 80072fa:	ee18 1a10 	vmov	r1, s16
 80072fe:	4620      	mov	r0, r4
 8007300:	f000 fcec 	bl	8007cdc <__pow5mult>
 8007304:	ee08 0a10 	vmov	s16, r0
 8007308:	2101      	movs	r1, #1
 800730a:	4620      	mov	r0, r4
 800730c:	f000 fc26 	bl	8007b5c <__i2b>
 8007310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007312:	2b00      	cmp	r3, #0
 8007314:	4606      	mov	r6, r0
 8007316:	f340 8088 	ble.w	800742a <_dtoa_r+0x8c2>
 800731a:	461a      	mov	r2, r3
 800731c:	4601      	mov	r1, r0
 800731e:	4620      	mov	r0, r4
 8007320:	f000 fcdc 	bl	8007cdc <__pow5mult>
 8007324:	9b06      	ldr	r3, [sp, #24]
 8007326:	2b01      	cmp	r3, #1
 8007328:	4606      	mov	r6, r0
 800732a:	f340 8081 	ble.w	8007430 <_dtoa_r+0x8c8>
 800732e:	f04f 0800 	mov.w	r8, #0
 8007332:	6933      	ldr	r3, [r6, #16]
 8007334:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007338:	6918      	ldr	r0, [r3, #16]
 800733a:	f000 fbbf 	bl	8007abc <__hi0bits>
 800733e:	f1c0 0020 	rsb	r0, r0, #32
 8007342:	9b05      	ldr	r3, [sp, #20]
 8007344:	4418      	add	r0, r3
 8007346:	f010 001f 	ands.w	r0, r0, #31
 800734a:	f000 8092 	beq.w	8007472 <_dtoa_r+0x90a>
 800734e:	f1c0 0320 	rsb	r3, r0, #32
 8007352:	2b04      	cmp	r3, #4
 8007354:	f340 808a 	ble.w	800746c <_dtoa_r+0x904>
 8007358:	f1c0 001c 	rsb	r0, r0, #28
 800735c:	9b04      	ldr	r3, [sp, #16]
 800735e:	4403      	add	r3, r0
 8007360:	9304      	str	r3, [sp, #16]
 8007362:	9b05      	ldr	r3, [sp, #20]
 8007364:	4403      	add	r3, r0
 8007366:	4405      	add	r5, r0
 8007368:	9305      	str	r3, [sp, #20]
 800736a:	9b04      	ldr	r3, [sp, #16]
 800736c:	2b00      	cmp	r3, #0
 800736e:	dd07      	ble.n	8007380 <_dtoa_r+0x818>
 8007370:	ee18 1a10 	vmov	r1, s16
 8007374:	461a      	mov	r2, r3
 8007376:	4620      	mov	r0, r4
 8007378:	f000 fd0a 	bl	8007d90 <__lshift>
 800737c:	ee08 0a10 	vmov	s16, r0
 8007380:	9b05      	ldr	r3, [sp, #20]
 8007382:	2b00      	cmp	r3, #0
 8007384:	dd05      	ble.n	8007392 <_dtoa_r+0x82a>
 8007386:	4631      	mov	r1, r6
 8007388:	461a      	mov	r2, r3
 800738a:	4620      	mov	r0, r4
 800738c:	f000 fd00 	bl	8007d90 <__lshift>
 8007390:	4606      	mov	r6, r0
 8007392:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007394:	2b00      	cmp	r3, #0
 8007396:	d06e      	beq.n	8007476 <_dtoa_r+0x90e>
 8007398:	ee18 0a10 	vmov	r0, s16
 800739c:	4631      	mov	r1, r6
 800739e:	f000 fd67 	bl	8007e70 <__mcmp>
 80073a2:	2800      	cmp	r0, #0
 80073a4:	da67      	bge.n	8007476 <_dtoa_r+0x90e>
 80073a6:	9b00      	ldr	r3, [sp, #0]
 80073a8:	3b01      	subs	r3, #1
 80073aa:	ee18 1a10 	vmov	r1, s16
 80073ae:	9300      	str	r3, [sp, #0]
 80073b0:	220a      	movs	r2, #10
 80073b2:	2300      	movs	r3, #0
 80073b4:	4620      	mov	r0, r4
 80073b6:	f000 fb3b 	bl	8007a30 <__multadd>
 80073ba:	9b08      	ldr	r3, [sp, #32]
 80073bc:	ee08 0a10 	vmov	s16, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f000 81b1 	beq.w	8007728 <_dtoa_r+0xbc0>
 80073c6:	2300      	movs	r3, #0
 80073c8:	4639      	mov	r1, r7
 80073ca:	220a      	movs	r2, #10
 80073cc:	4620      	mov	r0, r4
 80073ce:	f000 fb2f 	bl	8007a30 <__multadd>
 80073d2:	9b02      	ldr	r3, [sp, #8]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	4607      	mov	r7, r0
 80073d8:	f300 808e 	bgt.w	80074f8 <_dtoa_r+0x990>
 80073dc:	9b06      	ldr	r3, [sp, #24]
 80073de:	2b02      	cmp	r3, #2
 80073e0:	dc51      	bgt.n	8007486 <_dtoa_r+0x91e>
 80073e2:	e089      	b.n	80074f8 <_dtoa_r+0x990>
 80073e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80073e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80073ea:	e74b      	b.n	8007284 <_dtoa_r+0x71c>
 80073ec:	9b03      	ldr	r3, [sp, #12]
 80073ee:	1e5e      	subs	r6, r3, #1
 80073f0:	9b07      	ldr	r3, [sp, #28]
 80073f2:	42b3      	cmp	r3, r6
 80073f4:	bfbf      	itttt	lt
 80073f6:	9b07      	ldrlt	r3, [sp, #28]
 80073f8:	9607      	strlt	r6, [sp, #28]
 80073fa:	1af2      	sublt	r2, r6, r3
 80073fc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80073fe:	bfb6      	itet	lt
 8007400:	189b      	addlt	r3, r3, r2
 8007402:	1b9e      	subge	r6, r3, r6
 8007404:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007406:	9b03      	ldr	r3, [sp, #12]
 8007408:	bfb8      	it	lt
 800740a:	2600      	movlt	r6, #0
 800740c:	2b00      	cmp	r3, #0
 800740e:	bfb7      	itett	lt
 8007410:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007414:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007418:	1a9d      	sublt	r5, r3, r2
 800741a:	2300      	movlt	r3, #0
 800741c:	e734      	b.n	8007288 <_dtoa_r+0x720>
 800741e:	9e07      	ldr	r6, [sp, #28]
 8007420:	9d04      	ldr	r5, [sp, #16]
 8007422:	9f08      	ldr	r7, [sp, #32]
 8007424:	e73b      	b.n	800729e <_dtoa_r+0x736>
 8007426:	9a07      	ldr	r2, [sp, #28]
 8007428:	e767      	b.n	80072fa <_dtoa_r+0x792>
 800742a:	9b06      	ldr	r3, [sp, #24]
 800742c:	2b01      	cmp	r3, #1
 800742e:	dc18      	bgt.n	8007462 <_dtoa_r+0x8fa>
 8007430:	f1ba 0f00 	cmp.w	sl, #0
 8007434:	d115      	bne.n	8007462 <_dtoa_r+0x8fa>
 8007436:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800743a:	b993      	cbnz	r3, 8007462 <_dtoa_r+0x8fa>
 800743c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007440:	0d1b      	lsrs	r3, r3, #20
 8007442:	051b      	lsls	r3, r3, #20
 8007444:	b183      	cbz	r3, 8007468 <_dtoa_r+0x900>
 8007446:	9b04      	ldr	r3, [sp, #16]
 8007448:	3301      	adds	r3, #1
 800744a:	9304      	str	r3, [sp, #16]
 800744c:	9b05      	ldr	r3, [sp, #20]
 800744e:	3301      	adds	r3, #1
 8007450:	9305      	str	r3, [sp, #20]
 8007452:	f04f 0801 	mov.w	r8, #1
 8007456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007458:	2b00      	cmp	r3, #0
 800745a:	f47f af6a 	bne.w	8007332 <_dtoa_r+0x7ca>
 800745e:	2001      	movs	r0, #1
 8007460:	e76f      	b.n	8007342 <_dtoa_r+0x7da>
 8007462:	f04f 0800 	mov.w	r8, #0
 8007466:	e7f6      	b.n	8007456 <_dtoa_r+0x8ee>
 8007468:	4698      	mov	r8, r3
 800746a:	e7f4      	b.n	8007456 <_dtoa_r+0x8ee>
 800746c:	f43f af7d 	beq.w	800736a <_dtoa_r+0x802>
 8007470:	4618      	mov	r0, r3
 8007472:	301c      	adds	r0, #28
 8007474:	e772      	b.n	800735c <_dtoa_r+0x7f4>
 8007476:	9b03      	ldr	r3, [sp, #12]
 8007478:	2b00      	cmp	r3, #0
 800747a:	dc37      	bgt.n	80074ec <_dtoa_r+0x984>
 800747c:	9b06      	ldr	r3, [sp, #24]
 800747e:	2b02      	cmp	r3, #2
 8007480:	dd34      	ble.n	80074ec <_dtoa_r+0x984>
 8007482:	9b03      	ldr	r3, [sp, #12]
 8007484:	9302      	str	r3, [sp, #8]
 8007486:	9b02      	ldr	r3, [sp, #8]
 8007488:	b96b      	cbnz	r3, 80074a6 <_dtoa_r+0x93e>
 800748a:	4631      	mov	r1, r6
 800748c:	2205      	movs	r2, #5
 800748e:	4620      	mov	r0, r4
 8007490:	f000 face 	bl	8007a30 <__multadd>
 8007494:	4601      	mov	r1, r0
 8007496:	4606      	mov	r6, r0
 8007498:	ee18 0a10 	vmov	r0, s16
 800749c:	f000 fce8 	bl	8007e70 <__mcmp>
 80074a0:	2800      	cmp	r0, #0
 80074a2:	f73f adbb 	bgt.w	800701c <_dtoa_r+0x4b4>
 80074a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a8:	9d01      	ldr	r5, [sp, #4]
 80074aa:	43db      	mvns	r3, r3
 80074ac:	9300      	str	r3, [sp, #0]
 80074ae:	f04f 0800 	mov.w	r8, #0
 80074b2:	4631      	mov	r1, r6
 80074b4:	4620      	mov	r0, r4
 80074b6:	f000 fa99 	bl	80079ec <_Bfree>
 80074ba:	2f00      	cmp	r7, #0
 80074bc:	f43f aea4 	beq.w	8007208 <_dtoa_r+0x6a0>
 80074c0:	f1b8 0f00 	cmp.w	r8, #0
 80074c4:	d005      	beq.n	80074d2 <_dtoa_r+0x96a>
 80074c6:	45b8      	cmp	r8, r7
 80074c8:	d003      	beq.n	80074d2 <_dtoa_r+0x96a>
 80074ca:	4641      	mov	r1, r8
 80074cc:	4620      	mov	r0, r4
 80074ce:	f000 fa8d 	bl	80079ec <_Bfree>
 80074d2:	4639      	mov	r1, r7
 80074d4:	4620      	mov	r0, r4
 80074d6:	f000 fa89 	bl	80079ec <_Bfree>
 80074da:	e695      	b.n	8007208 <_dtoa_r+0x6a0>
 80074dc:	2600      	movs	r6, #0
 80074de:	4637      	mov	r7, r6
 80074e0:	e7e1      	b.n	80074a6 <_dtoa_r+0x93e>
 80074e2:	9700      	str	r7, [sp, #0]
 80074e4:	4637      	mov	r7, r6
 80074e6:	e599      	b.n	800701c <_dtoa_r+0x4b4>
 80074e8:	40240000 	.word	0x40240000
 80074ec:	9b08      	ldr	r3, [sp, #32]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	f000 80ca 	beq.w	8007688 <_dtoa_r+0xb20>
 80074f4:	9b03      	ldr	r3, [sp, #12]
 80074f6:	9302      	str	r3, [sp, #8]
 80074f8:	2d00      	cmp	r5, #0
 80074fa:	dd05      	ble.n	8007508 <_dtoa_r+0x9a0>
 80074fc:	4639      	mov	r1, r7
 80074fe:	462a      	mov	r2, r5
 8007500:	4620      	mov	r0, r4
 8007502:	f000 fc45 	bl	8007d90 <__lshift>
 8007506:	4607      	mov	r7, r0
 8007508:	f1b8 0f00 	cmp.w	r8, #0
 800750c:	d05b      	beq.n	80075c6 <_dtoa_r+0xa5e>
 800750e:	6879      	ldr	r1, [r7, #4]
 8007510:	4620      	mov	r0, r4
 8007512:	f000 fa2b 	bl	800796c <_Balloc>
 8007516:	4605      	mov	r5, r0
 8007518:	b928      	cbnz	r0, 8007526 <_dtoa_r+0x9be>
 800751a:	4b87      	ldr	r3, [pc, #540]	; (8007738 <_dtoa_r+0xbd0>)
 800751c:	4602      	mov	r2, r0
 800751e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007522:	f7ff bb3b 	b.w	8006b9c <_dtoa_r+0x34>
 8007526:	693a      	ldr	r2, [r7, #16]
 8007528:	3202      	adds	r2, #2
 800752a:	0092      	lsls	r2, r2, #2
 800752c:	f107 010c 	add.w	r1, r7, #12
 8007530:	300c      	adds	r0, #12
 8007532:	f000 fa0d 	bl	8007950 <memcpy>
 8007536:	2201      	movs	r2, #1
 8007538:	4629      	mov	r1, r5
 800753a:	4620      	mov	r0, r4
 800753c:	f000 fc28 	bl	8007d90 <__lshift>
 8007540:	9b01      	ldr	r3, [sp, #4]
 8007542:	f103 0901 	add.w	r9, r3, #1
 8007546:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800754a:	4413      	add	r3, r2
 800754c:	9305      	str	r3, [sp, #20]
 800754e:	f00a 0301 	and.w	r3, sl, #1
 8007552:	46b8      	mov	r8, r7
 8007554:	9304      	str	r3, [sp, #16]
 8007556:	4607      	mov	r7, r0
 8007558:	4631      	mov	r1, r6
 800755a:	ee18 0a10 	vmov	r0, s16
 800755e:	f7ff fa77 	bl	8006a50 <quorem>
 8007562:	4641      	mov	r1, r8
 8007564:	9002      	str	r0, [sp, #8]
 8007566:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800756a:	ee18 0a10 	vmov	r0, s16
 800756e:	f000 fc7f 	bl	8007e70 <__mcmp>
 8007572:	463a      	mov	r2, r7
 8007574:	9003      	str	r0, [sp, #12]
 8007576:	4631      	mov	r1, r6
 8007578:	4620      	mov	r0, r4
 800757a:	f000 fc95 	bl	8007ea8 <__mdiff>
 800757e:	68c2      	ldr	r2, [r0, #12]
 8007580:	f109 3bff 	add.w	fp, r9, #4294967295
 8007584:	4605      	mov	r5, r0
 8007586:	bb02      	cbnz	r2, 80075ca <_dtoa_r+0xa62>
 8007588:	4601      	mov	r1, r0
 800758a:	ee18 0a10 	vmov	r0, s16
 800758e:	f000 fc6f 	bl	8007e70 <__mcmp>
 8007592:	4602      	mov	r2, r0
 8007594:	4629      	mov	r1, r5
 8007596:	4620      	mov	r0, r4
 8007598:	9207      	str	r2, [sp, #28]
 800759a:	f000 fa27 	bl	80079ec <_Bfree>
 800759e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80075a2:	ea43 0102 	orr.w	r1, r3, r2
 80075a6:	9b04      	ldr	r3, [sp, #16]
 80075a8:	430b      	orrs	r3, r1
 80075aa:	464d      	mov	r5, r9
 80075ac:	d10f      	bne.n	80075ce <_dtoa_r+0xa66>
 80075ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80075b2:	d02a      	beq.n	800760a <_dtoa_r+0xaa2>
 80075b4:	9b03      	ldr	r3, [sp, #12]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	dd02      	ble.n	80075c0 <_dtoa_r+0xa58>
 80075ba:	9b02      	ldr	r3, [sp, #8]
 80075bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80075c0:	f88b a000 	strb.w	sl, [fp]
 80075c4:	e775      	b.n	80074b2 <_dtoa_r+0x94a>
 80075c6:	4638      	mov	r0, r7
 80075c8:	e7ba      	b.n	8007540 <_dtoa_r+0x9d8>
 80075ca:	2201      	movs	r2, #1
 80075cc:	e7e2      	b.n	8007594 <_dtoa_r+0xa2c>
 80075ce:	9b03      	ldr	r3, [sp, #12]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	db04      	blt.n	80075de <_dtoa_r+0xa76>
 80075d4:	9906      	ldr	r1, [sp, #24]
 80075d6:	430b      	orrs	r3, r1
 80075d8:	9904      	ldr	r1, [sp, #16]
 80075da:	430b      	orrs	r3, r1
 80075dc:	d122      	bne.n	8007624 <_dtoa_r+0xabc>
 80075de:	2a00      	cmp	r2, #0
 80075e0:	ddee      	ble.n	80075c0 <_dtoa_r+0xa58>
 80075e2:	ee18 1a10 	vmov	r1, s16
 80075e6:	2201      	movs	r2, #1
 80075e8:	4620      	mov	r0, r4
 80075ea:	f000 fbd1 	bl	8007d90 <__lshift>
 80075ee:	4631      	mov	r1, r6
 80075f0:	ee08 0a10 	vmov	s16, r0
 80075f4:	f000 fc3c 	bl	8007e70 <__mcmp>
 80075f8:	2800      	cmp	r0, #0
 80075fa:	dc03      	bgt.n	8007604 <_dtoa_r+0xa9c>
 80075fc:	d1e0      	bne.n	80075c0 <_dtoa_r+0xa58>
 80075fe:	f01a 0f01 	tst.w	sl, #1
 8007602:	d0dd      	beq.n	80075c0 <_dtoa_r+0xa58>
 8007604:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007608:	d1d7      	bne.n	80075ba <_dtoa_r+0xa52>
 800760a:	2339      	movs	r3, #57	; 0x39
 800760c:	f88b 3000 	strb.w	r3, [fp]
 8007610:	462b      	mov	r3, r5
 8007612:	461d      	mov	r5, r3
 8007614:	3b01      	subs	r3, #1
 8007616:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800761a:	2a39      	cmp	r2, #57	; 0x39
 800761c:	d071      	beq.n	8007702 <_dtoa_r+0xb9a>
 800761e:	3201      	adds	r2, #1
 8007620:	701a      	strb	r2, [r3, #0]
 8007622:	e746      	b.n	80074b2 <_dtoa_r+0x94a>
 8007624:	2a00      	cmp	r2, #0
 8007626:	dd07      	ble.n	8007638 <_dtoa_r+0xad0>
 8007628:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800762c:	d0ed      	beq.n	800760a <_dtoa_r+0xaa2>
 800762e:	f10a 0301 	add.w	r3, sl, #1
 8007632:	f88b 3000 	strb.w	r3, [fp]
 8007636:	e73c      	b.n	80074b2 <_dtoa_r+0x94a>
 8007638:	9b05      	ldr	r3, [sp, #20]
 800763a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800763e:	4599      	cmp	r9, r3
 8007640:	d047      	beq.n	80076d2 <_dtoa_r+0xb6a>
 8007642:	ee18 1a10 	vmov	r1, s16
 8007646:	2300      	movs	r3, #0
 8007648:	220a      	movs	r2, #10
 800764a:	4620      	mov	r0, r4
 800764c:	f000 f9f0 	bl	8007a30 <__multadd>
 8007650:	45b8      	cmp	r8, r7
 8007652:	ee08 0a10 	vmov	s16, r0
 8007656:	f04f 0300 	mov.w	r3, #0
 800765a:	f04f 020a 	mov.w	r2, #10
 800765e:	4641      	mov	r1, r8
 8007660:	4620      	mov	r0, r4
 8007662:	d106      	bne.n	8007672 <_dtoa_r+0xb0a>
 8007664:	f000 f9e4 	bl	8007a30 <__multadd>
 8007668:	4680      	mov	r8, r0
 800766a:	4607      	mov	r7, r0
 800766c:	f109 0901 	add.w	r9, r9, #1
 8007670:	e772      	b.n	8007558 <_dtoa_r+0x9f0>
 8007672:	f000 f9dd 	bl	8007a30 <__multadd>
 8007676:	4639      	mov	r1, r7
 8007678:	4680      	mov	r8, r0
 800767a:	2300      	movs	r3, #0
 800767c:	220a      	movs	r2, #10
 800767e:	4620      	mov	r0, r4
 8007680:	f000 f9d6 	bl	8007a30 <__multadd>
 8007684:	4607      	mov	r7, r0
 8007686:	e7f1      	b.n	800766c <_dtoa_r+0xb04>
 8007688:	9b03      	ldr	r3, [sp, #12]
 800768a:	9302      	str	r3, [sp, #8]
 800768c:	9d01      	ldr	r5, [sp, #4]
 800768e:	ee18 0a10 	vmov	r0, s16
 8007692:	4631      	mov	r1, r6
 8007694:	f7ff f9dc 	bl	8006a50 <quorem>
 8007698:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800769c:	9b01      	ldr	r3, [sp, #4]
 800769e:	f805 ab01 	strb.w	sl, [r5], #1
 80076a2:	1aea      	subs	r2, r5, r3
 80076a4:	9b02      	ldr	r3, [sp, #8]
 80076a6:	4293      	cmp	r3, r2
 80076a8:	dd09      	ble.n	80076be <_dtoa_r+0xb56>
 80076aa:	ee18 1a10 	vmov	r1, s16
 80076ae:	2300      	movs	r3, #0
 80076b0:	220a      	movs	r2, #10
 80076b2:	4620      	mov	r0, r4
 80076b4:	f000 f9bc 	bl	8007a30 <__multadd>
 80076b8:	ee08 0a10 	vmov	s16, r0
 80076bc:	e7e7      	b.n	800768e <_dtoa_r+0xb26>
 80076be:	9b02      	ldr	r3, [sp, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	bfc8      	it	gt
 80076c4:	461d      	movgt	r5, r3
 80076c6:	9b01      	ldr	r3, [sp, #4]
 80076c8:	bfd8      	it	le
 80076ca:	2501      	movle	r5, #1
 80076cc:	441d      	add	r5, r3
 80076ce:	f04f 0800 	mov.w	r8, #0
 80076d2:	ee18 1a10 	vmov	r1, s16
 80076d6:	2201      	movs	r2, #1
 80076d8:	4620      	mov	r0, r4
 80076da:	f000 fb59 	bl	8007d90 <__lshift>
 80076de:	4631      	mov	r1, r6
 80076e0:	ee08 0a10 	vmov	s16, r0
 80076e4:	f000 fbc4 	bl	8007e70 <__mcmp>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	dc91      	bgt.n	8007610 <_dtoa_r+0xaa8>
 80076ec:	d102      	bne.n	80076f4 <_dtoa_r+0xb8c>
 80076ee:	f01a 0f01 	tst.w	sl, #1
 80076f2:	d18d      	bne.n	8007610 <_dtoa_r+0xaa8>
 80076f4:	462b      	mov	r3, r5
 80076f6:	461d      	mov	r5, r3
 80076f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076fc:	2a30      	cmp	r2, #48	; 0x30
 80076fe:	d0fa      	beq.n	80076f6 <_dtoa_r+0xb8e>
 8007700:	e6d7      	b.n	80074b2 <_dtoa_r+0x94a>
 8007702:	9a01      	ldr	r2, [sp, #4]
 8007704:	429a      	cmp	r2, r3
 8007706:	d184      	bne.n	8007612 <_dtoa_r+0xaaa>
 8007708:	9b00      	ldr	r3, [sp, #0]
 800770a:	3301      	adds	r3, #1
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	2331      	movs	r3, #49	; 0x31
 8007710:	7013      	strb	r3, [r2, #0]
 8007712:	e6ce      	b.n	80074b2 <_dtoa_r+0x94a>
 8007714:	4b09      	ldr	r3, [pc, #36]	; (800773c <_dtoa_r+0xbd4>)
 8007716:	f7ff ba95 	b.w	8006c44 <_dtoa_r+0xdc>
 800771a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800771c:	2b00      	cmp	r3, #0
 800771e:	f47f aa6e 	bne.w	8006bfe <_dtoa_r+0x96>
 8007722:	4b07      	ldr	r3, [pc, #28]	; (8007740 <_dtoa_r+0xbd8>)
 8007724:	f7ff ba8e 	b.w	8006c44 <_dtoa_r+0xdc>
 8007728:	9b02      	ldr	r3, [sp, #8]
 800772a:	2b00      	cmp	r3, #0
 800772c:	dcae      	bgt.n	800768c <_dtoa_r+0xb24>
 800772e:	9b06      	ldr	r3, [sp, #24]
 8007730:	2b02      	cmp	r3, #2
 8007732:	f73f aea8 	bgt.w	8007486 <_dtoa_r+0x91e>
 8007736:	e7a9      	b.n	800768c <_dtoa_r+0xb24>
 8007738:	08008ccb 	.word	0x08008ccb
 800773c:	08008c28 	.word	0x08008c28
 8007740:	08008c4c 	.word	0x08008c4c

08007744 <std>:
 8007744:	2300      	movs	r3, #0
 8007746:	b510      	push	{r4, lr}
 8007748:	4604      	mov	r4, r0
 800774a:	e9c0 3300 	strd	r3, r3, [r0]
 800774e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007752:	6083      	str	r3, [r0, #8]
 8007754:	8181      	strh	r1, [r0, #12]
 8007756:	6643      	str	r3, [r0, #100]	; 0x64
 8007758:	81c2      	strh	r2, [r0, #14]
 800775a:	6183      	str	r3, [r0, #24]
 800775c:	4619      	mov	r1, r3
 800775e:	2208      	movs	r2, #8
 8007760:	305c      	adds	r0, #92	; 0x5c
 8007762:	f7fe fceb 	bl	800613c <memset>
 8007766:	4b05      	ldr	r3, [pc, #20]	; (800777c <std+0x38>)
 8007768:	6263      	str	r3, [r4, #36]	; 0x24
 800776a:	4b05      	ldr	r3, [pc, #20]	; (8007780 <std+0x3c>)
 800776c:	62a3      	str	r3, [r4, #40]	; 0x28
 800776e:	4b05      	ldr	r3, [pc, #20]	; (8007784 <std+0x40>)
 8007770:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007772:	4b05      	ldr	r3, [pc, #20]	; (8007788 <std+0x44>)
 8007774:	6224      	str	r4, [r4, #32]
 8007776:	6323      	str	r3, [r4, #48]	; 0x30
 8007778:	bd10      	pop	{r4, pc}
 800777a:	bf00      	nop
 800777c:	08008535 	.word	0x08008535
 8007780:	08008557 	.word	0x08008557
 8007784:	0800858f 	.word	0x0800858f
 8007788:	080085b3 	.word	0x080085b3

0800778c <_cleanup_r>:
 800778c:	4901      	ldr	r1, [pc, #4]	; (8007794 <_cleanup_r+0x8>)
 800778e:	f000 b8af 	b.w	80078f0 <_fwalk_reent>
 8007792:	bf00      	nop
 8007794:	080088c9 	.word	0x080088c9

08007798 <__sfmoreglue>:
 8007798:	b570      	push	{r4, r5, r6, lr}
 800779a:	2268      	movs	r2, #104	; 0x68
 800779c:	1e4d      	subs	r5, r1, #1
 800779e:	4355      	muls	r5, r2
 80077a0:	460e      	mov	r6, r1
 80077a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80077a6:	f000 fce7 	bl	8008178 <_malloc_r>
 80077aa:	4604      	mov	r4, r0
 80077ac:	b140      	cbz	r0, 80077c0 <__sfmoreglue+0x28>
 80077ae:	2100      	movs	r1, #0
 80077b0:	e9c0 1600 	strd	r1, r6, [r0]
 80077b4:	300c      	adds	r0, #12
 80077b6:	60a0      	str	r0, [r4, #8]
 80077b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80077bc:	f7fe fcbe 	bl	800613c <memset>
 80077c0:	4620      	mov	r0, r4
 80077c2:	bd70      	pop	{r4, r5, r6, pc}

080077c4 <__sfp_lock_acquire>:
 80077c4:	4801      	ldr	r0, [pc, #4]	; (80077cc <__sfp_lock_acquire+0x8>)
 80077c6:	f000 b8b8 	b.w	800793a <__retarget_lock_acquire_recursive>
 80077ca:	bf00      	nop
 80077cc:	2000031d 	.word	0x2000031d

080077d0 <__sfp_lock_release>:
 80077d0:	4801      	ldr	r0, [pc, #4]	; (80077d8 <__sfp_lock_release+0x8>)
 80077d2:	f000 b8b3 	b.w	800793c <__retarget_lock_release_recursive>
 80077d6:	bf00      	nop
 80077d8:	2000031d 	.word	0x2000031d

080077dc <__sinit_lock_acquire>:
 80077dc:	4801      	ldr	r0, [pc, #4]	; (80077e4 <__sinit_lock_acquire+0x8>)
 80077de:	f000 b8ac 	b.w	800793a <__retarget_lock_acquire_recursive>
 80077e2:	bf00      	nop
 80077e4:	2000031e 	.word	0x2000031e

080077e8 <__sinit_lock_release>:
 80077e8:	4801      	ldr	r0, [pc, #4]	; (80077f0 <__sinit_lock_release+0x8>)
 80077ea:	f000 b8a7 	b.w	800793c <__retarget_lock_release_recursive>
 80077ee:	bf00      	nop
 80077f0:	2000031e 	.word	0x2000031e

080077f4 <__sinit>:
 80077f4:	b510      	push	{r4, lr}
 80077f6:	4604      	mov	r4, r0
 80077f8:	f7ff fff0 	bl	80077dc <__sinit_lock_acquire>
 80077fc:	69a3      	ldr	r3, [r4, #24]
 80077fe:	b11b      	cbz	r3, 8007808 <__sinit+0x14>
 8007800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007804:	f7ff bff0 	b.w	80077e8 <__sinit_lock_release>
 8007808:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800780c:	6523      	str	r3, [r4, #80]	; 0x50
 800780e:	4b13      	ldr	r3, [pc, #76]	; (800785c <__sinit+0x68>)
 8007810:	4a13      	ldr	r2, [pc, #76]	; (8007860 <__sinit+0x6c>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	62a2      	str	r2, [r4, #40]	; 0x28
 8007816:	42a3      	cmp	r3, r4
 8007818:	bf04      	itt	eq
 800781a:	2301      	moveq	r3, #1
 800781c:	61a3      	streq	r3, [r4, #24]
 800781e:	4620      	mov	r0, r4
 8007820:	f000 f820 	bl	8007864 <__sfp>
 8007824:	6060      	str	r0, [r4, #4]
 8007826:	4620      	mov	r0, r4
 8007828:	f000 f81c 	bl	8007864 <__sfp>
 800782c:	60a0      	str	r0, [r4, #8]
 800782e:	4620      	mov	r0, r4
 8007830:	f000 f818 	bl	8007864 <__sfp>
 8007834:	2200      	movs	r2, #0
 8007836:	60e0      	str	r0, [r4, #12]
 8007838:	2104      	movs	r1, #4
 800783a:	6860      	ldr	r0, [r4, #4]
 800783c:	f7ff ff82 	bl	8007744 <std>
 8007840:	68a0      	ldr	r0, [r4, #8]
 8007842:	2201      	movs	r2, #1
 8007844:	2109      	movs	r1, #9
 8007846:	f7ff ff7d 	bl	8007744 <std>
 800784a:	68e0      	ldr	r0, [r4, #12]
 800784c:	2202      	movs	r2, #2
 800784e:	2112      	movs	r1, #18
 8007850:	f7ff ff78 	bl	8007744 <std>
 8007854:	2301      	movs	r3, #1
 8007856:	61a3      	str	r3, [r4, #24]
 8007858:	e7d2      	b.n	8007800 <__sinit+0xc>
 800785a:	bf00      	nop
 800785c:	08008c14 	.word	0x08008c14
 8007860:	0800778d 	.word	0x0800778d

08007864 <__sfp>:
 8007864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007866:	4607      	mov	r7, r0
 8007868:	f7ff ffac 	bl	80077c4 <__sfp_lock_acquire>
 800786c:	4b1e      	ldr	r3, [pc, #120]	; (80078e8 <__sfp+0x84>)
 800786e:	681e      	ldr	r6, [r3, #0]
 8007870:	69b3      	ldr	r3, [r6, #24]
 8007872:	b913      	cbnz	r3, 800787a <__sfp+0x16>
 8007874:	4630      	mov	r0, r6
 8007876:	f7ff ffbd 	bl	80077f4 <__sinit>
 800787a:	3648      	adds	r6, #72	; 0x48
 800787c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007880:	3b01      	subs	r3, #1
 8007882:	d503      	bpl.n	800788c <__sfp+0x28>
 8007884:	6833      	ldr	r3, [r6, #0]
 8007886:	b30b      	cbz	r3, 80078cc <__sfp+0x68>
 8007888:	6836      	ldr	r6, [r6, #0]
 800788a:	e7f7      	b.n	800787c <__sfp+0x18>
 800788c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007890:	b9d5      	cbnz	r5, 80078c8 <__sfp+0x64>
 8007892:	4b16      	ldr	r3, [pc, #88]	; (80078ec <__sfp+0x88>)
 8007894:	60e3      	str	r3, [r4, #12]
 8007896:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800789a:	6665      	str	r5, [r4, #100]	; 0x64
 800789c:	f000 f84c 	bl	8007938 <__retarget_lock_init_recursive>
 80078a0:	f7ff ff96 	bl	80077d0 <__sfp_lock_release>
 80078a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80078a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80078ac:	6025      	str	r5, [r4, #0]
 80078ae:	61a5      	str	r5, [r4, #24]
 80078b0:	2208      	movs	r2, #8
 80078b2:	4629      	mov	r1, r5
 80078b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80078b8:	f7fe fc40 	bl	800613c <memset>
 80078bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80078c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80078c4:	4620      	mov	r0, r4
 80078c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078c8:	3468      	adds	r4, #104	; 0x68
 80078ca:	e7d9      	b.n	8007880 <__sfp+0x1c>
 80078cc:	2104      	movs	r1, #4
 80078ce:	4638      	mov	r0, r7
 80078d0:	f7ff ff62 	bl	8007798 <__sfmoreglue>
 80078d4:	4604      	mov	r4, r0
 80078d6:	6030      	str	r0, [r6, #0]
 80078d8:	2800      	cmp	r0, #0
 80078da:	d1d5      	bne.n	8007888 <__sfp+0x24>
 80078dc:	f7ff ff78 	bl	80077d0 <__sfp_lock_release>
 80078e0:	230c      	movs	r3, #12
 80078e2:	603b      	str	r3, [r7, #0]
 80078e4:	e7ee      	b.n	80078c4 <__sfp+0x60>
 80078e6:	bf00      	nop
 80078e8:	08008c14 	.word	0x08008c14
 80078ec:	ffff0001 	.word	0xffff0001

080078f0 <_fwalk_reent>:
 80078f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078f4:	4606      	mov	r6, r0
 80078f6:	4688      	mov	r8, r1
 80078f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80078fc:	2700      	movs	r7, #0
 80078fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007902:	f1b9 0901 	subs.w	r9, r9, #1
 8007906:	d505      	bpl.n	8007914 <_fwalk_reent+0x24>
 8007908:	6824      	ldr	r4, [r4, #0]
 800790a:	2c00      	cmp	r4, #0
 800790c:	d1f7      	bne.n	80078fe <_fwalk_reent+0xe>
 800790e:	4638      	mov	r0, r7
 8007910:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007914:	89ab      	ldrh	r3, [r5, #12]
 8007916:	2b01      	cmp	r3, #1
 8007918:	d907      	bls.n	800792a <_fwalk_reent+0x3a>
 800791a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800791e:	3301      	adds	r3, #1
 8007920:	d003      	beq.n	800792a <_fwalk_reent+0x3a>
 8007922:	4629      	mov	r1, r5
 8007924:	4630      	mov	r0, r6
 8007926:	47c0      	blx	r8
 8007928:	4307      	orrs	r7, r0
 800792a:	3568      	adds	r5, #104	; 0x68
 800792c:	e7e9      	b.n	8007902 <_fwalk_reent+0x12>
	...

08007930 <_localeconv_r>:
 8007930:	4800      	ldr	r0, [pc, #0]	; (8007934 <_localeconv_r+0x4>)
 8007932:	4770      	bx	lr
 8007934:	20000160 	.word	0x20000160

08007938 <__retarget_lock_init_recursive>:
 8007938:	4770      	bx	lr

0800793a <__retarget_lock_acquire_recursive>:
 800793a:	4770      	bx	lr

0800793c <__retarget_lock_release_recursive>:
 800793c:	4770      	bx	lr
	...

08007940 <malloc>:
 8007940:	4b02      	ldr	r3, [pc, #8]	; (800794c <malloc+0xc>)
 8007942:	4601      	mov	r1, r0
 8007944:	6818      	ldr	r0, [r3, #0]
 8007946:	f000 bc17 	b.w	8008178 <_malloc_r>
 800794a:	bf00      	nop
 800794c:	2000000c 	.word	0x2000000c

08007950 <memcpy>:
 8007950:	440a      	add	r2, r1
 8007952:	4291      	cmp	r1, r2
 8007954:	f100 33ff 	add.w	r3, r0, #4294967295
 8007958:	d100      	bne.n	800795c <memcpy+0xc>
 800795a:	4770      	bx	lr
 800795c:	b510      	push	{r4, lr}
 800795e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007962:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007966:	4291      	cmp	r1, r2
 8007968:	d1f9      	bne.n	800795e <memcpy+0xe>
 800796a:	bd10      	pop	{r4, pc}

0800796c <_Balloc>:
 800796c:	b570      	push	{r4, r5, r6, lr}
 800796e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007970:	4604      	mov	r4, r0
 8007972:	460d      	mov	r5, r1
 8007974:	b976      	cbnz	r6, 8007994 <_Balloc+0x28>
 8007976:	2010      	movs	r0, #16
 8007978:	f7ff ffe2 	bl	8007940 <malloc>
 800797c:	4602      	mov	r2, r0
 800797e:	6260      	str	r0, [r4, #36]	; 0x24
 8007980:	b920      	cbnz	r0, 800798c <_Balloc+0x20>
 8007982:	4b18      	ldr	r3, [pc, #96]	; (80079e4 <_Balloc+0x78>)
 8007984:	4818      	ldr	r0, [pc, #96]	; (80079e8 <_Balloc+0x7c>)
 8007986:	2166      	movs	r1, #102	; 0x66
 8007988:	f000 feea 	bl	8008760 <__assert_func>
 800798c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007990:	6006      	str	r6, [r0, #0]
 8007992:	60c6      	str	r6, [r0, #12]
 8007994:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007996:	68f3      	ldr	r3, [r6, #12]
 8007998:	b183      	cbz	r3, 80079bc <_Balloc+0x50>
 800799a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079a2:	b9b8      	cbnz	r0, 80079d4 <_Balloc+0x68>
 80079a4:	2101      	movs	r1, #1
 80079a6:	fa01 f605 	lsl.w	r6, r1, r5
 80079aa:	1d72      	adds	r2, r6, #5
 80079ac:	0092      	lsls	r2, r2, #2
 80079ae:	4620      	mov	r0, r4
 80079b0:	f000 fb60 	bl	8008074 <_calloc_r>
 80079b4:	b160      	cbz	r0, 80079d0 <_Balloc+0x64>
 80079b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079ba:	e00e      	b.n	80079da <_Balloc+0x6e>
 80079bc:	2221      	movs	r2, #33	; 0x21
 80079be:	2104      	movs	r1, #4
 80079c0:	4620      	mov	r0, r4
 80079c2:	f000 fb57 	bl	8008074 <_calloc_r>
 80079c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079c8:	60f0      	str	r0, [r6, #12]
 80079ca:	68db      	ldr	r3, [r3, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1e4      	bne.n	800799a <_Balloc+0x2e>
 80079d0:	2000      	movs	r0, #0
 80079d2:	bd70      	pop	{r4, r5, r6, pc}
 80079d4:	6802      	ldr	r2, [r0, #0]
 80079d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079da:	2300      	movs	r3, #0
 80079dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079e0:	e7f7      	b.n	80079d2 <_Balloc+0x66>
 80079e2:	bf00      	nop
 80079e4:	08008c59 	.word	0x08008c59
 80079e8:	08008d3c 	.word	0x08008d3c

080079ec <_Bfree>:
 80079ec:	b570      	push	{r4, r5, r6, lr}
 80079ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079f0:	4605      	mov	r5, r0
 80079f2:	460c      	mov	r4, r1
 80079f4:	b976      	cbnz	r6, 8007a14 <_Bfree+0x28>
 80079f6:	2010      	movs	r0, #16
 80079f8:	f7ff ffa2 	bl	8007940 <malloc>
 80079fc:	4602      	mov	r2, r0
 80079fe:	6268      	str	r0, [r5, #36]	; 0x24
 8007a00:	b920      	cbnz	r0, 8007a0c <_Bfree+0x20>
 8007a02:	4b09      	ldr	r3, [pc, #36]	; (8007a28 <_Bfree+0x3c>)
 8007a04:	4809      	ldr	r0, [pc, #36]	; (8007a2c <_Bfree+0x40>)
 8007a06:	218a      	movs	r1, #138	; 0x8a
 8007a08:	f000 feaa 	bl	8008760 <__assert_func>
 8007a0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a10:	6006      	str	r6, [r0, #0]
 8007a12:	60c6      	str	r6, [r0, #12]
 8007a14:	b13c      	cbz	r4, 8007a26 <_Bfree+0x3a>
 8007a16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a18:	6862      	ldr	r2, [r4, #4]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a20:	6021      	str	r1, [r4, #0]
 8007a22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a26:	bd70      	pop	{r4, r5, r6, pc}
 8007a28:	08008c59 	.word	0x08008c59
 8007a2c:	08008d3c 	.word	0x08008d3c

08007a30 <__multadd>:
 8007a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a34:	690d      	ldr	r5, [r1, #16]
 8007a36:	4607      	mov	r7, r0
 8007a38:	460c      	mov	r4, r1
 8007a3a:	461e      	mov	r6, r3
 8007a3c:	f101 0c14 	add.w	ip, r1, #20
 8007a40:	2000      	movs	r0, #0
 8007a42:	f8dc 3000 	ldr.w	r3, [ip]
 8007a46:	b299      	uxth	r1, r3
 8007a48:	fb02 6101 	mla	r1, r2, r1, r6
 8007a4c:	0c1e      	lsrs	r6, r3, #16
 8007a4e:	0c0b      	lsrs	r3, r1, #16
 8007a50:	fb02 3306 	mla	r3, r2, r6, r3
 8007a54:	b289      	uxth	r1, r1
 8007a56:	3001      	adds	r0, #1
 8007a58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a5c:	4285      	cmp	r5, r0
 8007a5e:	f84c 1b04 	str.w	r1, [ip], #4
 8007a62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a66:	dcec      	bgt.n	8007a42 <__multadd+0x12>
 8007a68:	b30e      	cbz	r6, 8007aae <__multadd+0x7e>
 8007a6a:	68a3      	ldr	r3, [r4, #8]
 8007a6c:	42ab      	cmp	r3, r5
 8007a6e:	dc19      	bgt.n	8007aa4 <__multadd+0x74>
 8007a70:	6861      	ldr	r1, [r4, #4]
 8007a72:	4638      	mov	r0, r7
 8007a74:	3101      	adds	r1, #1
 8007a76:	f7ff ff79 	bl	800796c <_Balloc>
 8007a7a:	4680      	mov	r8, r0
 8007a7c:	b928      	cbnz	r0, 8007a8a <__multadd+0x5a>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	4b0c      	ldr	r3, [pc, #48]	; (8007ab4 <__multadd+0x84>)
 8007a82:	480d      	ldr	r0, [pc, #52]	; (8007ab8 <__multadd+0x88>)
 8007a84:	21b5      	movs	r1, #181	; 0xb5
 8007a86:	f000 fe6b 	bl	8008760 <__assert_func>
 8007a8a:	6922      	ldr	r2, [r4, #16]
 8007a8c:	3202      	adds	r2, #2
 8007a8e:	f104 010c 	add.w	r1, r4, #12
 8007a92:	0092      	lsls	r2, r2, #2
 8007a94:	300c      	adds	r0, #12
 8007a96:	f7ff ff5b 	bl	8007950 <memcpy>
 8007a9a:	4621      	mov	r1, r4
 8007a9c:	4638      	mov	r0, r7
 8007a9e:	f7ff ffa5 	bl	80079ec <_Bfree>
 8007aa2:	4644      	mov	r4, r8
 8007aa4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007aa8:	3501      	adds	r5, #1
 8007aaa:	615e      	str	r6, [r3, #20]
 8007aac:	6125      	str	r5, [r4, #16]
 8007aae:	4620      	mov	r0, r4
 8007ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ab4:	08008ccb 	.word	0x08008ccb
 8007ab8:	08008d3c 	.word	0x08008d3c

08007abc <__hi0bits>:
 8007abc:	0c03      	lsrs	r3, r0, #16
 8007abe:	041b      	lsls	r3, r3, #16
 8007ac0:	b9d3      	cbnz	r3, 8007af8 <__hi0bits+0x3c>
 8007ac2:	0400      	lsls	r0, r0, #16
 8007ac4:	2310      	movs	r3, #16
 8007ac6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007aca:	bf04      	itt	eq
 8007acc:	0200      	lsleq	r0, r0, #8
 8007ace:	3308      	addeq	r3, #8
 8007ad0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007ad4:	bf04      	itt	eq
 8007ad6:	0100      	lsleq	r0, r0, #4
 8007ad8:	3304      	addeq	r3, #4
 8007ada:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007ade:	bf04      	itt	eq
 8007ae0:	0080      	lsleq	r0, r0, #2
 8007ae2:	3302      	addeq	r3, #2
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	db05      	blt.n	8007af4 <__hi0bits+0x38>
 8007ae8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007aec:	f103 0301 	add.w	r3, r3, #1
 8007af0:	bf08      	it	eq
 8007af2:	2320      	moveq	r3, #32
 8007af4:	4618      	mov	r0, r3
 8007af6:	4770      	bx	lr
 8007af8:	2300      	movs	r3, #0
 8007afa:	e7e4      	b.n	8007ac6 <__hi0bits+0xa>

08007afc <__lo0bits>:
 8007afc:	6803      	ldr	r3, [r0, #0]
 8007afe:	f013 0207 	ands.w	r2, r3, #7
 8007b02:	4601      	mov	r1, r0
 8007b04:	d00b      	beq.n	8007b1e <__lo0bits+0x22>
 8007b06:	07da      	lsls	r2, r3, #31
 8007b08:	d423      	bmi.n	8007b52 <__lo0bits+0x56>
 8007b0a:	0798      	lsls	r0, r3, #30
 8007b0c:	bf49      	itett	mi
 8007b0e:	085b      	lsrmi	r3, r3, #1
 8007b10:	089b      	lsrpl	r3, r3, #2
 8007b12:	2001      	movmi	r0, #1
 8007b14:	600b      	strmi	r3, [r1, #0]
 8007b16:	bf5c      	itt	pl
 8007b18:	600b      	strpl	r3, [r1, #0]
 8007b1a:	2002      	movpl	r0, #2
 8007b1c:	4770      	bx	lr
 8007b1e:	b298      	uxth	r0, r3
 8007b20:	b9a8      	cbnz	r0, 8007b4e <__lo0bits+0x52>
 8007b22:	0c1b      	lsrs	r3, r3, #16
 8007b24:	2010      	movs	r0, #16
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	b90a      	cbnz	r2, 8007b2e <__lo0bits+0x32>
 8007b2a:	3008      	adds	r0, #8
 8007b2c:	0a1b      	lsrs	r3, r3, #8
 8007b2e:	071a      	lsls	r2, r3, #28
 8007b30:	bf04      	itt	eq
 8007b32:	091b      	lsreq	r3, r3, #4
 8007b34:	3004      	addeq	r0, #4
 8007b36:	079a      	lsls	r2, r3, #30
 8007b38:	bf04      	itt	eq
 8007b3a:	089b      	lsreq	r3, r3, #2
 8007b3c:	3002      	addeq	r0, #2
 8007b3e:	07da      	lsls	r2, r3, #31
 8007b40:	d403      	bmi.n	8007b4a <__lo0bits+0x4e>
 8007b42:	085b      	lsrs	r3, r3, #1
 8007b44:	f100 0001 	add.w	r0, r0, #1
 8007b48:	d005      	beq.n	8007b56 <__lo0bits+0x5a>
 8007b4a:	600b      	str	r3, [r1, #0]
 8007b4c:	4770      	bx	lr
 8007b4e:	4610      	mov	r0, r2
 8007b50:	e7e9      	b.n	8007b26 <__lo0bits+0x2a>
 8007b52:	2000      	movs	r0, #0
 8007b54:	4770      	bx	lr
 8007b56:	2020      	movs	r0, #32
 8007b58:	4770      	bx	lr
	...

08007b5c <__i2b>:
 8007b5c:	b510      	push	{r4, lr}
 8007b5e:	460c      	mov	r4, r1
 8007b60:	2101      	movs	r1, #1
 8007b62:	f7ff ff03 	bl	800796c <_Balloc>
 8007b66:	4602      	mov	r2, r0
 8007b68:	b928      	cbnz	r0, 8007b76 <__i2b+0x1a>
 8007b6a:	4b05      	ldr	r3, [pc, #20]	; (8007b80 <__i2b+0x24>)
 8007b6c:	4805      	ldr	r0, [pc, #20]	; (8007b84 <__i2b+0x28>)
 8007b6e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007b72:	f000 fdf5 	bl	8008760 <__assert_func>
 8007b76:	2301      	movs	r3, #1
 8007b78:	6144      	str	r4, [r0, #20]
 8007b7a:	6103      	str	r3, [r0, #16]
 8007b7c:	bd10      	pop	{r4, pc}
 8007b7e:	bf00      	nop
 8007b80:	08008ccb 	.word	0x08008ccb
 8007b84:	08008d3c 	.word	0x08008d3c

08007b88 <__multiply>:
 8007b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b8c:	4691      	mov	r9, r2
 8007b8e:	690a      	ldr	r2, [r1, #16]
 8007b90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b94:	429a      	cmp	r2, r3
 8007b96:	bfb8      	it	lt
 8007b98:	460b      	movlt	r3, r1
 8007b9a:	460c      	mov	r4, r1
 8007b9c:	bfbc      	itt	lt
 8007b9e:	464c      	movlt	r4, r9
 8007ba0:	4699      	movlt	r9, r3
 8007ba2:	6927      	ldr	r7, [r4, #16]
 8007ba4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ba8:	68a3      	ldr	r3, [r4, #8]
 8007baa:	6861      	ldr	r1, [r4, #4]
 8007bac:	eb07 060a 	add.w	r6, r7, sl
 8007bb0:	42b3      	cmp	r3, r6
 8007bb2:	b085      	sub	sp, #20
 8007bb4:	bfb8      	it	lt
 8007bb6:	3101      	addlt	r1, #1
 8007bb8:	f7ff fed8 	bl	800796c <_Balloc>
 8007bbc:	b930      	cbnz	r0, 8007bcc <__multiply+0x44>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	4b44      	ldr	r3, [pc, #272]	; (8007cd4 <__multiply+0x14c>)
 8007bc2:	4845      	ldr	r0, [pc, #276]	; (8007cd8 <__multiply+0x150>)
 8007bc4:	f240 115d 	movw	r1, #349	; 0x15d
 8007bc8:	f000 fdca 	bl	8008760 <__assert_func>
 8007bcc:	f100 0514 	add.w	r5, r0, #20
 8007bd0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007bd4:	462b      	mov	r3, r5
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	4543      	cmp	r3, r8
 8007bda:	d321      	bcc.n	8007c20 <__multiply+0x98>
 8007bdc:	f104 0314 	add.w	r3, r4, #20
 8007be0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007be4:	f109 0314 	add.w	r3, r9, #20
 8007be8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007bec:	9202      	str	r2, [sp, #8]
 8007bee:	1b3a      	subs	r2, r7, r4
 8007bf0:	3a15      	subs	r2, #21
 8007bf2:	f022 0203 	bic.w	r2, r2, #3
 8007bf6:	3204      	adds	r2, #4
 8007bf8:	f104 0115 	add.w	r1, r4, #21
 8007bfc:	428f      	cmp	r7, r1
 8007bfe:	bf38      	it	cc
 8007c00:	2204      	movcc	r2, #4
 8007c02:	9201      	str	r2, [sp, #4]
 8007c04:	9a02      	ldr	r2, [sp, #8]
 8007c06:	9303      	str	r3, [sp, #12]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d80c      	bhi.n	8007c26 <__multiply+0x9e>
 8007c0c:	2e00      	cmp	r6, #0
 8007c0e:	dd03      	ble.n	8007c18 <__multiply+0x90>
 8007c10:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d05a      	beq.n	8007cce <__multiply+0x146>
 8007c18:	6106      	str	r6, [r0, #16]
 8007c1a:	b005      	add	sp, #20
 8007c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c20:	f843 2b04 	str.w	r2, [r3], #4
 8007c24:	e7d8      	b.n	8007bd8 <__multiply+0x50>
 8007c26:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c2a:	f1ba 0f00 	cmp.w	sl, #0
 8007c2e:	d024      	beq.n	8007c7a <__multiply+0xf2>
 8007c30:	f104 0e14 	add.w	lr, r4, #20
 8007c34:	46a9      	mov	r9, r5
 8007c36:	f04f 0c00 	mov.w	ip, #0
 8007c3a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007c3e:	f8d9 1000 	ldr.w	r1, [r9]
 8007c42:	fa1f fb82 	uxth.w	fp, r2
 8007c46:	b289      	uxth	r1, r1
 8007c48:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c4c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007c50:	f8d9 2000 	ldr.w	r2, [r9]
 8007c54:	4461      	add	r1, ip
 8007c56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c5a:	fb0a c20b 	mla	r2, sl, fp, ip
 8007c5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007c62:	b289      	uxth	r1, r1
 8007c64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c68:	4577      	cmp	r7, lr
 8007c6a:	f849 1b04 	str.w	r1, [r9], #4
 8007c6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c72:	d8e2      	bhi.n	8007c3a <__multiply+0xb2>
 8007c74:	9a01      	ldr	r2, [sp, #4]
 8007c76:	f845 c002 	str.w	ip, [r5, r2]
 8007c7a:	9a03      	ldr	r2, [sp, #12]
 8007c7c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007c80:	3304      	adds	r3, #4
 8007c82:	f1b9 0f00 	cmp.w	r9, #0
 8007c86:	d020      	beq.n	8007cca <__multiply+0x142>
 8007c88:	6829      	ldr	r1, [r5, #0]
 8007c8a:	f104 0c14 	add.w	ip, r4, #20
 8007c8e:	46ae      	mov	lr, r5
 8007c90:	f04f 0a00 	mov.w	sl, #0
 8007c94:	f8bc b000 	ldrh.w	fp, [ip]
 8007c98:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007c9c:	fb09 220b 	mla	r2, r9, fp, r2
 8007ca0:	4492      	add	sl, r2
 8007ca2:	b289      	uxth	r1, r1
 8007ca4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007ca8:	f84e 1b04 	str.w	r1, [lr], #4
 8007cac:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007cb0:	f8be 1000 	ldrh.w	r1, [lr]
 8007cb4:	0c12      	lsrs	r2, r2, #16
 8007cb6:	fb09 1102 	mla	r1, r9, r2, r1
 8007cba:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007cbe:	4567      	cmp	r7, ip
 8007cc0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007cc4:	d8e6      	bhi.n	8007c94 <__multiply+0x10c>
 8007cc6:	9a01      	ldr	r2, [sp, #4]
 8007cc8:	50a9      	str	r1, [r5, r2]
 8007cca:	3504      	adds	r5, #4
 8007ccc:	e79a      	b.n	8007c04 <__multiply+0x7c>
 8007cce:	3e01      	subs	r6, #1
 8007cd0:	e79c      	b.n	8007c0c <__multiply+0x84>
 8007cd2:	bf00      	nop
 8007cd4:	08008ccb 	.word	0x08008ccb
 8007cd8:	08008d3c 	.word	0x08008d3c

08007cdc <__pow5mult>:
 8007cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ce0:	4615      	mov	r5, r2
 8007ce2:	f012 0203 	ands.w	r2, r2, #3
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	460f      	mov	r7, r1
 8007cea:	d007      	beq.n	8007cfc <__pow5mult+0x20>
 8007cec:	4c25      	ldr	r4, [pc, #148]	; (8007d84 <__pow5mult+0xa8>)
 8007cee:	3a01      	subs	r2, #1
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cf6:	f7ff fe9b 	bl	8007a30 <__multadd>
 8007cfa:	4607      	mov	r7, r0
 8007cfc:	10ad      	asrs	r5, r5, #2
 8007cfe:	d03d      	beq.n	8007d7c <__pow5mult+0xa0>
 8007d00:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d02:	b97c      	cbnz	r4, 8007d24 <__pow5mult+0x48>
 8007d04:	2010      	movs	r0, #16
 8007d06:	f7ff fe1b 	bl	8007940 <malloc>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	6270      	str	r0, [r6, #36]	; 0x24
 8007d0e:	b928      	cbnz	r0, 8007d1c <__pow5mult+0x40>
 8007d10:	4b1d      	ldr	r3, [pc, #116]	; (8007d88 <__pow5mult+0xac>)
 8007d12:	481e      	ldr	r0, [pc, #120]	; (8007d8c <__pow5mult+0xb0>)
 8007d14:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d18:	f000 fd22 	bl	8008760 <__assert_func>
 8007d1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d20:	6004      	str	r4, [r0, #0]
 8007d22:	60c4      	str	r4, [r0, #12]
 8007d24:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d2c:	b94c      	cbnz	r4, 8007d42 <__pow5mult+0x66>
 8007d2e:	f240 2171 	movw	r1, #625	; 0x271
 8007d32:	4630      	mov	r0, r6
 8007d34:	f7ff ff12 	bl	8007b5c <__i2b>
 8007d38:	2300      	movs	r3, #0
 8007d3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d3e:	4604      	mov	r4, r0
 8007d40:	6003      	str	r3, [r0, #0]
 8007d42:	f04f 0900 	mov.w	r9, #0
 8007d46:	07eb      	lsls	r3, r5, #31
 8007d48:	d50a      	bpl.n	8007d60 <__pow5mult+0x84>
 8007d4a:	4639      	mov	r1, r7
 8007d4c:	4622      	mov	r2, r4
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f7ff ff1a 	bl	8007b88 <__multiply>
 8007d54:	4639      	mov	r1, r7
 8007d56:	4680      	mov	r8, r0
 8007d58:	4630      	mov	r0, r6
 8007d5a:	f7ff fe47 	bl	80079ec <_Bfree>
 8007d5e:	4647      	mov	r7, r8
 8007d60:	106d      	asrs	r5, r5, #1
 8007d62:	d00b      	beq.n	8007d7c <__pow5mult+0xa0>
 8007d64:	6820      	ldr	r0, [r4, #0]
 8007d66:	b938      	cbnz	r0, 8007d78 <__pow5mult+0x9c>
 8007d68:	4622      	mov	r2, r4
 8007d6a:	4621      	mov	r1, r4
 8007d6c:	4630      	mov	r0, r6
 8007d6e:	f7ff ff0b 	bl	8007b88 <__multiply>
 8007d72:	6020      	str	r0, [r4, #0]
 8007d74:	f8c0 9000 	str.w	r9, [r0]
 8007d78:	4604      	mov	r4, r0
 8007d7a:	e7e4      	b.n	8007d46 <__pow5mult+0x6a>
 8007d7c:	4638      	mov	r0, r7
 8007d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d82:	bf00      	nop
 8007d84:	08008e88 	.word	0x08008e88
 8007d88:	08008c59 	.word	0x08008c59
 8007d8c:	08008d3c 	.word	0x08008d3c

08007d90 <__lshift>:
 8007d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d94:	460c      	mov	r4, r1
 8007d96:	6849      	ldr	r1, [r1, #4]
 8007d98:	6923      	ldr	r3, [r4, #16]
 8007d9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d9e:	68a3      	ldr	r3, [r4, #8]
 8007da0:	4607      	mov	r7, r0
 8007da2:	4691      	mov	r9, r2
 8007da4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007da8:	f108 0601 	add.w	r6, r8, #1
 8007dac:	42b3      	cmp	r3, r6
 8007dae:	db0b      	blt.n	8007dc8 <__lshift+0x38>
 8007db0:	4638      	mov	r0, r7
 8007db2:	f7ff fddb 	bl	800796c <_Balloc>
 8007db6:	4605      	mov	r5, r0
 8007db8:	b948      	cbnz	r0, 8007dce <__lshift+0x3e>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	4b2a      	ldr	r3, [pc, #168]	; (8007e68 <__lshift+0xd8>)
 8007dbe:	482b      	ldr	r0, [pc, #172]	; (8007e6c <__lshift+0xdc>)
 8007dc0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007dc4:	f000 fccc 	bl	8008760 <__assert_func>
 8007dc8:	3101      	adds	r1, #1
 8007dca:	005b      	lsls	r3, r3, #1
 8007dcc:	e7ee      	b.n	8007dac <__lshift+0x1c>
 8007dce:	2300      	movs	r3, #0
 8007dd0:	f100 0114 	add.w	r1, r0, #20
 8007dd4:	f100 0210 	add.w	r2, r0, #16
 8007dd8:	4618      	mov	r0, r3
 8007dda:	4553      	cmp	r3, sl
 8007ddc:	db37      	blt.n	8007e4e <__lshift+0xbe>
 8007dde:	6920      	ldr	r0, [r4, #16]
 8007de0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007de4:	f104 0314 	add.w	r3, r4, #20
 8007de8:	f019 091f 	ands.w	r9, r9, #31
 8007dec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007df0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007df4:	d02f      	beq.n	8007e56 <__lshift+0xc6>
 8007df6:	f1c9 0e20 	rsb	lr, r9, #32
 8007dfa:	468a      	mov	sl, r1
 8007dfc:	f04f 0c00 	mov.w	ip, #0
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	fa02 f209 	lsl.w	r2, r2, r9
 8007e06:	ea42 020c 	orr.w	r2, r2, ip
 8007e0a:	f84a 2b04 	str.w	r2, [sl], #4
 8007e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e12:	4298      	cmp	r0, r3
 8007e14:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e18:	d8f2      	bhi.n	8007e00 <__lshift+0x70>
 8007e1a:	1b03      	subs	r3, r0, r4
 8007e1c:	3b15      	subs	r3, #21
 8007e1e:	f023 0303 	bic.w	r3, r3, #3
 8007e22:	3304      	adds	r3, #4
 8007e24:	f104 0215 	add.w	r2, r4, #21
 8007e28:	4290      	cmp	r0, r2
 8007e2a:	bf38      	it	cc
 8007e2c:	2304      	movcc	r3, #4
 8007e2e:	f841 c003 	str.w	ip, [r1, r3]
 8007e32:	f1bc 0f00 	cmp.w	ip, #0
 8007e36:	d001      	beq.n	8007e3c <__lshift+0xac>
 8007e38:	f108 0602 	add.w	r6, r8, #2
 8007e3c:	3e01      	subs	r6, #1
 8007e3e:	4638      	mov	r0, r7
 8007e40:	612e      	str	r6, [r5, #16]
 8007e42:	4621      	mov	r1, r4
 8007e44:	f7ff fdd2 	bl	80079ec <_Bfree>
 8007e48:	4628      	mov	r0, r5
 8007e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e52:	3301      	adds	r3, #1
 8007e54:	e7c1      	b.n	8007dda <__lshift+0x4a>
 8007e56:	3904      	subs	r1, #4
 8007e58:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e60:	4298      	cmp	r0, r3
 8007e62:	d8f9      	bhi.n	8007e58 <__lshift+0xc8>
 8007e64:	e7ea      	b.n	8007e3c <__lshift+0xac>
 8007e66:	bf00      	nop
 8007e68:	08008ccb 	.word	0x08008ccb
 8007e6c:	08008d3c 	.word	0x08008d3c

08007e70 <__mcmp>:
 8007e70:	b530      	push	{r4, r5, lr}
 8007e72:	6902      	ldr	r2, [r0, #16]
 8007e74:	690c      	ldr	r4, [r1, #16]
 8007e76:	1b12      	subs	r2, r2, r4
 8007e78:	d10e      	bne.n	8007e98 <__mcmp+0x28>
 8007e7a:	f100 0314 	add.w	r3, r0, #20
 8007e7e:	3114      	adds	r1, #20
 8007e80:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007e84:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007e88:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007e8c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007e90:	42a5      	cmp	r5, r4
 8007e92:	d003      	beq.n	8007e9c <__mcmp+0x2c>
 8007e94:	d305      	bcc.n	8007ea2 <__mcmp+0x32>
 8007e96:	2201      	movs	r2, #1
 8007e98:	4610      	mov	r0, r2
 8007e9a:	bd30      	pop	{r4, r5, pc}
 8007e9c:	4283      	cmp	r3, r0
 8007e9e:	d3f3      	bcc.n	8007e88 <__mcmp+0x18>
 8007ea0:	e7fa      	b.n	8007e98 <__mcmp+0x28>
 8007ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea6:	e7f7      	b.n	8007e98 <__mcmp+0x28>

08007ea8 <__mdiff>:
 8007ea8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eac:	460c      	mov	r4, r1
 8007eae:	4606      	mov	r6, r0
 8007eb0:	4611      	mov	r1, r2
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	4690      	mov	r8, r2
 8007eb6:	f7ff ffdb 	bl	8007e70 <__mcmp>
 8007eba:	1e05      	subs	r5, r0, #0
 8007ebc:	d110      	bne.n	8007ee0 <__mdiff+0x38>
 8007ebe:	4629      	mov	r1, r5
 8007ec0:	4630      	mov	r0, r6
 8007ec2:	f7ff fd53 	bl	800796c <_Balloc>
 8007ec6:	b930      	cbnz	r0, 8007ed6 <__mdiff+0x2e>
 8007ec8:	4b3a      	ldr	r3, [pc, #232]	; (8007fb4 <__mdiff+0x10c>)
 8007eca:	4602      	mov	r2, r0
 8007ecc:	f240 2132 	movw	r1, #562	; 0x232
 8007ed0:	4839      	ldr	r0, [pc, #228]	; (8007fb8 <__mdiff+0x110>)
 8007ed2:	f000 fc45 	bl	8008760 <__assert_func>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007edc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee0:	bfa4      	itt	ge
 8007ee2:	4643      	movge	r3, r8
 8007ee4:	46a0      	movge	r8, r4
 8007ee6:	4630      	mov	r0, r6
 8007ee8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007eec:	bfa6      	itte	ge
 8007eee:	461c      	movge	r4, r3
 8007ef0:	2500      	movge	r5, #0
 8007ef2:	2501      	movlt	r5, #1
 8007ef4:	f7ff fd3a 	bl	800796c <_Balloc>
 8007ef8:	b920      	cbnz	r0, 8007f04 <__mdiff+0x5c>
 8007efa:	4b2e      	ldr	r3, [pc, #184]	; (8007fb4 <__mdiff+0x10c>)
 8007efc:	4602      	mov	r2, r0
 8007efe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f02:	e7e5      	b.n	8007ed0 <__mdiff+0x28>
 8007f04:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f08:	6926      	ldr	r6, [r4, #16]
 8007f0a:	60c5      	str	r5, [r0, #12]
 8007f0c:	f104 0914 	add.w	r9, r4, #20
 8007f10:	f108 0514 	add.w	r5, r8, #20
 8007f14:	f100 0e14 	add.w	lr, r0, #20
 8007f18:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f1c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f20:	f108 0210 	add.w	r2, r8, #16
 8007f24:	46f2      	mov	sl, lr
 8007f26:	2100      	movs	r1, #0
 8007f28:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f2c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f30:	fa1f f883 	uxth.w	r8, r3
 8007f34:	fa11 f18b 	uxtah	r1, r1, fp
 8007f38:	0c1b      	lsrs	r3, r3, #16
 8007f3a:	eba1 0808 	sub.w	r8, r1, r8
 8007f3e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f42:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f46:	fa1f f888 	uxth.w	r8, r8
 8007f4a:	1419      	asrs	r1, r3, #16
 8007f4c:	454e      	cmp	r6, r9
 8007f4e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f52:	f84a 3b04 	str.w	r3, [sl], #4
 8007f56:	d8e7      	bhi.n	8007f28 <__mdiff+0x80>
 8007f58:	1b33      	subs	r3, r6, r4
 8007f5a:	3b15      	subs	r3, #21
 8007f5c:	f023 0303 	bic.w	r3, r3, #3
 8007f60:	3304      	adds	r3, #4
 8007f62:	3415      	adds	r4, #21
 8007f64:	42a6      	cmp	r6, r4
 8007f66:	bf38      	it	cc
 8007f68:	2304      	movcc	r3, #4
 8007f6a:	441d      	add	r5, r3
 8007f6c:	4473      	add	r3, lr
 8007f6e:	469e      	mov	lr, r3
 8007f70:	462e      	mov	r6, r5
 8007f72:	4566      	cmp	r6, ip
 8007f74:	d30e      	bcc.n	8007f94 <__mdiff+0xec>
 8007f76:	f10c 0203 	add.w	r2, ip, #3
 8007f7a:	1b52      	subs	r2, r2, r5
 8007f7c:	f022 0203 	bic.w	r2, r2, #3
 8007f80:	3d03      	subs	r5, #3
 8007f82:	45ac      	cmp	ip, r5
 8007f84:	bf38      	it	cc
 8007f86:	2200      	movcc	r2, #0
 8007f88:	441a      	add	r2, r3
 8007f8a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007f8e:	b17b      	cbz	r3, 8007fb0 <__mdiff+0x108>
 8007f90:	6107      	str	r7, [r0, #16]
 8007f92:	e7a3      	b.n	8007edc <__mdiff+0x34>
 8007f94:	f856 8b04 	ldr.w	r8, [r6], #4
 8007f98:	fa11 f288 	uxtah	r2, r1, r8
 8007f9c:	1414      	asrs	r4, r2, #16
 8007f9e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007fa2:	b292      	uxth	r2, r2
 8007fa4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007fa8:	f84e 2b04 	str.w	r2, [lr], #4
 8007fac:	1421      	asrs	r1, r4, #16
 8007fae:	e7e0      	b.n	8007f72 <__mdiff+0xca>
 8007fb0:	3f01      	subs	r7, #1
 8007fb2:	e7ea      	b.n	8007f8a <__mdiff+0xe2>
 8007fb4:	08008ccb 	.word	0x08008ccb
 8007fb8:	08008d3c 	.word	0x08008d3c

08007fbc <__d2b>:
 8007fbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fc0:	4689      	mov	r9, r1
 8007fc2:	2101      	movs	r1, #1
 8007fc4:	ec57 6b10 	vmov	r6, r7, d0
 8007fc8:	4690      	mov	r8, r2
 8007fca:	f7ff fccf 	bl	800796c <_Balloc>
 8007fce:	4604      	mov	r4, r0
 8007fd0:	b930      	cbnz	r0, 8007fe0 <__d2b+0x24>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	4b25      	ldr	r3, [pc, #148]	; (800806c <__d2b+0xb0>)
 8007fd6:	4826      	ldr	r0, [pc, #152]	; (8008070 <__d2b+0xb4>)
 8007fd8:	f240 310a 	movw	r1, #778	; 0x30a
 8007fdc:	f000 fbc0 	bl	8008760 <__assert_func>
 8007fe0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007fe4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007fe8:	bb35      	cbnz	r5, 8008038 <__d2b+0x7c>
 8007fea:	2e00      	cmp	r6, #0
 8007fec:	9301      	str	r3, [sp, #4]
 8007fee:	d028      	beq.n	8008042 <__d2b+0x86>
 8007ff0:	4668      	mov	r0, sp
 8007ff2:	9600      	str	r6, [sp, #0]
 8007ff4:	f7ff fd82 	bl	8007afc <__lo0bits>
 8007ff8:	9900      	ldr	r1, [sp, #0]
 8007ffa:	b300      	cbz	r0, 800803e <__d2b+0x82>
 8007ffc:	9a01      	ldr	r2, [sp, #4]
 8007ffe:	f1c0 0320 	rsb	r3, r0, #32
 8008002:	fa02 f303 	lsl.w	r3, r2, r3
 8008006:	430b      	orrs	r3, r1
 8008008:	40c2      	lsrs	r2, r0
 800800a:	6163      	str	r3, [r4, #20]
 800800c:	9201      	str	r2, [sp, #4]
 800800e:	9b01      	ldr	r3, [sp, #4]
 8008010:	61a3      	str	r3, [r4, #24]
 8008012:	2b00      	cmp	r3, #0
 8008014:	bf14      	ite	ne
 8008016:	2202      	movne	r2, #2
 8008018:	2201      	moveq	r2, #1
 800801a:	6122      	str	r2, [r4, #16]
 800801c:	b1d5      	cbz	r5, 8008054 <__d2b+0x98>
 800801e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008022:	4405      	add	r5, r0
 8008024:	f8c9 5000 	str.w	r5, [r9]
 8008028:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800802c:	f8c8 0000 	str.w	r0, [r8]
 8008030:	4620      	mov	r0, r4
 8008032:	b003      	add	sp, #12
 8008034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008038:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800803c:	e7d5      	b.n	8007fea <__d2b+0x2e>
 800803e:	6161      	str	r1, [r4, #20]
 8008040:	e7e5      	b.n	800800e <__d2b+0x52>
 8008042:	a801      	add	r0, sp, #4
 8008044:	f7ff fd5a 	bl	8007afc <__lo0bits>
 8008048:	9b01      	ldr	r3, [sp, #4]
 800804a:	6163      	str	r3, [r4, #20]
 800804c:	2201      	movs	r2, #1
 800804e:	6122      	str	r2, [r4, #16]
 8008050:	3020      	adds	r0, #32
 8008052:	e7e3      	b.n	800801c <__d2b+0x60>
 8008054:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008058:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800805c:	f8c9 0000 	str.w	r0, [r9]
 8008060:	6918      	ldr	r0, [r3, #16]
 8008062:	f7ff fd2b 	bl	8007abc <__hi0bits>
 8008066:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800806a:	e7df      	b.n	800802c <__d2b+0x70>
 800806c:	08008ccb 	.word	0x08008ccb
 8008070:	08008d3c 	.word	0x08008d3c

08008074 <_calloc_r>:
 8008074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008076:	fba1 2402 	umull	r2, r4, r1, r2
 800807a:	b94c      	cbnz	r4, 8008090 <_calloc_r+0x1c>
 800807c:	4611      	mov	r1, r2
 800807e:	9201      	str	r2, [sp, #4]
 8008080:	f000 f87a 	bl	8008178 <_malloc_r>
 8008084:	9a01      	ldr	r2, [sp, #4]
 8008086:	4605      	mov	r5, r0
 8008088:	b930      	cbnz	r0, 8008098 <_calloc_r+0x24>
 800808a:	4628      	mov	r0, r5
 800808c:	b003      	add	sp, #12
 800808e:	bd30      	pop	{r4, r5, pc}
 8008090:	220c      	movs	r2, #12
 8008092:	6002      	str	r2, [r0, #0]
 8008094:	2500      	movs	r5, #0
 8008096:	e7f8      	b.n	800808a <_calloc_r+0x16>
 8008098:	4621      	mov	r1, r4
 800809a:	f7fe f84f 	bl	800613c <memset>
 800809e:	e7f4      	b.n	800808a <_calloc_r+0x16>

080080a0 <_free_r>:
 80080a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080a2:	2900      	cmp	r1, #0
 80080a4:	d044      	beq.n	8008130 <_free_r+0x90>
 80080a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080aa:	9001      	str	r0, [sp, #4]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f1a1 0404 	sub.w	r4, r1, #4
 80080b2:	bfb8      	it	lt
 80080b4:	18e4      	addlt	r4, r4, r3
 80080b6:	f000 fcdf 	bl	8008a78 <__malloc_lock>
 80080ba:	4a1e      	ldr	r2, [pc, #120]	; (8008134 <_free_r+0x94>)
 80080bc:	9801      	ldr	r0, [sp, #4]
 80080be:	6813      	ldr	r3, [r2, #0]
 80080c0:	b933      	cbnz	r3, 80080d0 <_free_r+0x30>
 80080c2:	6063      	str	r3, [r4, #4]
 80080c4:	6014      	str	r4, [r2, #0]
 80080c6:	b003      	add	sp, #12
 80080c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080cc:	f000 bcda 	b.w	8008a84 <__malloc_unlock>
 80080d0:	42a3      	cmp	r3, r4
 80080d2:	d908      	bls.n	80080e6 <_free_r+0x46>
 80080d4:	6825      	ldr	r5, [r4, #0]
 80080d6:	1961      	adds	r1, r4, r5
 80080d8:	428b      	cmp	r3, r1
 80080da:	bf01      	itttt	eq
 80080dc:	6819      	ldreq	r1, [r3, #0]
 80080de:	685b      	ldreq	r3, [r3, #4]
 80080e0:	1949      	addeq	r1, r1, r5
 80080e2:	6021      	streq	r1, [r4, #0]
 80080e4:	e7ed      	b.n	80080c2 <_free_r+0x22>
 80080e6:	461a      	mov	r2, r3
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	b10b      	cbz	r3, 80080f0 <_free_r+0x50>
 80080ec:	42a3      	cmp	r3, r4
 80080ee:	d9fa      	bls.n	80080e6 <_free_r+0x46>
 80080f0:	6811      	ldr	r1, [r2, #0]
 80080f2:	1855      	adds	r5, r2, r1
 80080f4:	42a5      	cmp	r5, r4
 80080f6:	d10b      	bne.n	8008110 <_free_r+0x70>
 80080f8:	6824      	ldr	r4, [r4, #0]
 80080fa:	4421      	add	r1, r4
 80080fc:	1854      	adds	r4, r2, r1
 80080fe:	42a3      	cmp	r3, r4
 8008100:	6011      	str	r1, [r2, #0]
 8008102:	d1e0      	bne.n	80080c6 <_free_r+0x26>
 8008104:	681c      	ldr	r4, [r3, #0]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	6053      	str	r3, [r2, #4]
 800810a:	4421      	add	r1, r4
 800810c:	6011      	str	r1, [r2, #0]
 800810e:	e7da      	b.n	80080c6 <_free_r+0x26>
 8008110:	d902      	bls.n	8008118 <_free_r+0x78>
 8008112:	230c      	movs	r3, #12
 8008114:	6003      	str	r3, [r0, #0]
 8008116:	e7d6      	b.n	80080c6 <_free_r+0x26>
 8008118:	6825      	ldr	r5, [r4, #0]
 800811a:	1961      	adds	r1, r4, r5
 800811c:	428b      	cmp	r3, r1
 800811e:	bf04      	itt	eq
 8008120:	6819      	ldreq	r1, [r3, #0]
 8008122:	685b      	ldreq	r3, [r3, #4]
 8008124:	6063      	str	r3, [r4, #4]
 8008126:	bf04      	itt	eq
 8008128:	1949      	addeq	r1, r1, r5
 800812a:	6021      	streq	r1, [r4, #0]
 800812c:	6054      	str	r4, [r2, #4]
 800812e:	e7ca      	b.n	80080c6 <_free_r+0x26>
 8008130:	b003      	add	sp, #12
 8008132:	bd30      	pop	{r4, r5, pc}
 8008134:	20000320 	.word	0x20000320

08008138 <sbrk_aligned>:
 8008138:	b570      	push	{r4, r5, r6, lr}
 800813a:	4e0e      	ldr	r6, [pc, #56]	; (8008174 <sbrk_aligned+0x3c>)
 800813c:	460c      	mov	r4, r1
 800813e:	6831      	ldr	r1, [r6, #0]
 8008140:	4605      	mov	r5, r0
 8008142:	b911      	cbnz	r1, 800814a <sbrk_aligned+0x12>
 8008144:	f000 f9e6 	bl	8008514 <_sbrk_r>
 8008148:	6030      	str	r0, [r6, #0]
 800814a:	4621      	mov	r1, r4
 800814c:	4628      	mov	r0, r5
 800814e:	f000 f9e1 	bl	8008514 <_sbrk_r>
 8008152:	1c43      	adds	r3, r0, #1
 8008154:	d00a      	beq.n	800816c <sbrk_aligned+0x34>
 8008156:	1cc4      	adds	r4, r0, #3
 8008158:	f024 0403 	bic.w	r4, r4, #3
 800815c:	42a0      	cmp	r0, r4
 800815e:	d007      	beq.n	8008170 <sbrk_aligned+0x38>
 8008160:	1a21      	subs	r1, r4, r0
 8008162:	4628      	mov	r0, r5
 8008164:	f000 f9d6 	bl	8008514 <_sbrk_r>
 8008168:	3001      	adds	r0, #1
 800816a:	d101      	bne.n	8008170 <sbrk_aligned+0x38>
 800816c:	f04f 34ff 	mov.w	r4, #4294967295
 8008170:	4620      	mov	r0, r4
 8008172:	bd70      	pop	{r4, r5, r6, pc}
 8008174:	20000324 	.word	0x20000324

08008178 <_malloc_r>:
 8008178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800817c:	1ccd      	adds	r5, r1, #3
 800817e:	f025 0503 	bic.w	r5, r5, #3
 8008182:	3508      	adds	r5, #8
 8008184:	2d0c      	cmp	r5, #12
 8008186:	bf38      	it	cc
 8008188:	250c      	movcc	r5, #12
 800818a:	2d00      	cmp	r5, #0
 800818c:	4607      	mov	r7, r0
 800818e:	db01      	blt.n	8008194 <_malloc_r+0x1c>
 8008190:	42a9      	cmp	r1, r5
 8008192:	d905      	bls.n	80081a0 <_malloc_r+0x28>
 8008194:	230c      	movs	r3, #12
 8008196:	603b      	str	r3, [r7, #0]
 8008198:	2600      	movs	r6, #0
 800819a:	4630      	mov	r0, r6
 800819c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081a0:	4e2e      	ldr	r6, [pc, #184]	; (800825c <_malloc_r+0xe4>)
 80081a2:	f000 fc69 	bl	8008a78 <__malloc_lock>
 80081a6:	6833      	ldr	r3, [r6, #0]
 80081a8:	461c      	mov	r4, r3
 80081aa:	bb34      	cbnz	r4, 80081fa <_malloc_r+0x82>
 80081ac:	4629      	mov	r1, r5
 80081ae:	4638      	mov	r0, r7
 80081b0:	f7ff ffc2 	bl	8008138 <sbrk_aligned>
 80081b4:	1c43      	adds	r3, r0, #1
 80081b6:	4604      	mov	r4, r0
 80081b8:	d14d      	bne.n	8008256 <_malloc_r+0xde>
 80081ba:	6834      	ldr	r4, [r6, #0]
 80081bc:	4626      	mov	r6, r4
 80081be:	2e00      	cmp	r6, #0
 80081c0:	d140      	bne.n	8008244 <_malloc_r+0xcc>
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	4631      	mov	r1, r6
 80081c6:	4638      	mov	r0, r7
 80081c8:	eb04 0803 	add.w	r8, r4, r3
 80081cc:	f000 f9a2 	bl	8008514 <_sbrk_r>
 80081d0:	4580      	cmp	r8, r0
 80081d2:	d13a      	bne.n	800824a <_malloc_r+0xd2>
 80081d4:	6821      	ldr	r1, [r4, #0]
 80081d6:	3503      	adds	r5, #3
 80081d8:	1a6d      	subs	r5, r5, r1
 80081da:	f025 0503 	bic.w	r5, r5, #3
 80081de:	3508      	adds	r5, #8
 80081e0:	2d0c      	cmp	r5, #12
 80081e2:	bf38      	it	cc
 80081e4:	250c      	movcc	r5, #12
 80081e6:	4629      	mov	r1, r5
 80081e8:	4638      	mov	r0, r7
 80081ea:	f7ff ffa5 	bl	8008138 <sbrk_aligned>
 80081ee:	3001      	adds	r0, #1
 80081f0:	d02b      	beq.n	800824a <_malloc_r+0xd2>
 80081f2:	6823      	ldr	r3, [r4, #0]
 80081f4:	442b      	add	r3, r5
 80081f6:	6023      	str	r3, [r4, #0]
 80081f8:	e00e      	b.n	8008218 <_malloc_r+0xa0>
 80081fa:	6822      	ldr	r2, [r4, #0]
 80081fc:	1b52      	subs	r2, r2, r5
 80081fe:	d41e      	bmi.n	800823e <_malloc_r+0xc6>
 8008200:	2a0b      	cmp	r2, #11
 8008202:	d916      	bls.n	8008232 <_malloc_r+0xba>
 8008204:	1961      	adds	r1, r4, r5
 8008206:	42a3      	cmp	r3, r4
 8008208:	6025      	str	r5, [r4, #0]
 800820a:	bf18      	it	ne
 800820c:	6059      	strne	r1, [r3, #4]
 800820e:	6863      	ldr	r3, [r4, #4]
 8008210:	bf08      	it	eq
 8008212:	6031      	streq	r1, [r6, #0]
 8008214:	5162      	str	r2, [r4, r5]
 8008216:	604b      	str	r3, [r1, #4]
 8008218:	4638      	mov	r0, r7
 800821a:	f104 060b 	add.w	r6, r4, #11
 800821e:	f000 fc31 	bl	8008a84 <__malloc_unlock>
 8008222:	f026 0607 	bic.w	r6, r6, #7
 8008226:	1d23      	adds	r3, r4, #4
 8008228:	1af2      	subs	r2, r6, r3
 800822a:	d0b6      	beq.n	800819a <_malloc_r+0x22>
 800822c:	1b9b      	subs	r3, r3, r6
 800822e:	50a3      	str	r3, [r4, r2]
 8008230:	e7b3      	b.n	800819a <_malloc_r+0x22>
 8008232:	6862      	ldr	r2, [r4, #4]
 8008234:	42a3      	cmp	r3, r4
 8008236:	bf0c      	ite	eq
 8008238:	6032      	streq	r2, [r6, #0]
 800823a:	605a      	strne	r2, [r3, #4]
 800823c:	e7ec      	b.n	8008218 <_malloc_r+0xa0>
 800823e:	4623      	mov	r3, r4
 8008240:	6864      	ldr	r4, [r4, #4]
 8008242:	e7b2      	b.n	80081aa <_malloc_r+0x32>
 8008244:	4634      	mov	r4, r6
 8008246:	6876      	ldr	r6, [r6, #4]
 8008248:	e7b9      	b.n	80081be <_malloc_r+0x46>
 800824a:	230c      	movs	r3, #12
 800824c:	603b      	str	r3, [r7, #0]
 800824e:	4638      	mov	r0, r7
 8008250:	f000 fc18 	bl	8008a84 <__malloc_unlock>
 8008254:	e7a1      	b.n	800819a <_malloc_r+0x22>
 8008256:	6025      	str	r5, [r4, #0]
 8008258:	e7de      	b.n	8008218 <_malloc_r+0xa0>
 800825a:	bf00      	nop
 800825c:	20000320 	.word	0x20000320

08008260 <__sfputc_r>:
 8008260:	6893      	ldr	r3, [r2, #8]
 8008262:	3b01      	subs	r3, #1
 8008264:	2b00      	cmp	r3, #0
 8008266:	b410      	push	{r4}
 8008268:	6093      	str	r3, [r2, #8]
 800826a:	da08      	bge.n	800827e <__sfputc_r+0x1e>
 800826c:	6994      	ldr	r4, [r2, #24]
 800826e:	42a3      	cmp	r3, r4
 8008270:	db01      	blt.n	8008276 <__sfputc_r+0x16>
 8008272:	290a      	cmp	r1, #10
 8008274:	d103      	bne.n	800827e <__sfputc_r+0x1e>
 8008276:	f85d 4b04 	ldr.w	r4, [sp], #4
 800827a:	f000 b99f 	b.w	80085bc <__swbuf_r>
 800827e:	6813      	ldr	r3, [r2, #0]
 8008280:	1c58      	adds	r0, r3, #1
 8008282:	6010      	str	r0, [r2, #0]
 8008284:	7019      	strb	r1, [r3, #0]
 8008286:	4608      	mov	r0, r1
 8008288:	f85d 4b04 	ldr.w	r4, [sp], #4
 800828c:	4770      	bx	lr

0800828e <__sfputs_r>:
 800828e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008290:	4606      	mov	r6, r0
 8008292:	460f      	mov	r7, r1
 8008294:	4614      	mov	r4, r2
 8008296:	18d5      	adds	r5, r2, r3
 8008298:	42ac      	cmp	r4, r5
 800829a:	d101      	bne.n	80082a0 <__sfputs_r+0x12>
 800829c:	2000      	movs	r0, #0
 800829e:	e007      	b.n	80082b0 <__sfputs_r+0x22>
 80082a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a4:	463a      	mov	r2, r7
 80082a6:	4630      	mov	r0, r6
 80082a8:	f7ff ffda 	bl	8008260 <__sfputc_r>
 80082ac:	1c43      	adds	r3, r0, #1
 80082ae:	d1f3      	bne.n	8008298 <__sfputs_r+0xa>
 80082b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080082b4 <_vfiprintf_r>:
 80082b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b8:	460d      	mov	r5, r1
 80082ba:	b09d      	sub	sp, #116	; 0x74
 80082bc:	4614      	mov	r4, r2
 80082be:	4698      	mov	r8, r3
 80082c0:	4606      	mov	r6, r0
 80082c2:	b118      	cbz	r0, 80082cc <_vfiprintf_r+0x18>
 80082c4:	6983      	ldr	r3, [r0, #24]
 80082c6:	b90b      	cbnz	r3, 80082cc <_vfiprintf_r+0x18>
 80082c8:	f7ff fa94 	bl	80077f4 <__sinit>
 80082cc:	4b89      	ldr	r3, [pc, #548]	; (80084f4 <_vfiprintf_r+0x240>)
 80082ce:	429d      	cmp	r5, r3
 80082d0:	d11b      	bne.n	800830a <_vfiprintf_r+0x56>
 80082d2:	6875      	ldr	r5, [r6, #4]
 80082d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082d6:	07d9      	lsls	r1, r3, #31
 80082d8:	d405      	bmi.n	80082e6 <_vfiprintf_r+0x32>
 80082da:	89ab      	ldrh	r3, [r5, #12]
 80082dc:	059a      	lsls	r2, r3, #22
 80082de:	d402      	bmi.n	80082e6 <_vfiprintf_r+0x32>
 80082e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082e2:	f7ff fb2a 	bl	800793a <__retarget_lock_acquire_recursive>
 80082e6:	89ab      	ldrh	r3, [r5, #12]
 80082e8:	071b      	lsls	r3, r3, #28
 80082ea:	d501      	bpl.n	80082f0 <_vfiprintf_r+0x3c>
 80082ec:	692b      	ldr	r3, [r5, #16]
 80082ee:	b9eb      	cbnz	r3, 800832c <_vfiprintf_r+0x78>
 80082f0:	4629      	mov	r1, r5
 80082f2:	4630      	mov	r0, r6
 80082f4:	f000 f9c6 	bl	8008684 <__swsetup_r>
 80082f8:	b1c0      	cbz	r0, 800832c <_vfiprintf_r+0x78>
 80082fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082fc:	07dc      	lsls	r4, r3, #31
 80082fe:	d50e      	bpl.n	800831e <_vfiprintf_r+0x6a>
 8008300:	f04f 30ff 	mov.w	r0, #4294967295
 8008304:	b01d      	add	sp, #116	; 0x74
 8008306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830a:	4b7b      	ldr	r3, [pc, #492]	; (80084f8 <_vfiprintf_r+0x244>)
 800830c:	429d      	cmp	r5, r3
 800830e:	d101      	bne.n	8008314 <_vfiprintf_r+0x60>
 8008310:	68b5      	ldr	r5, [r6, #8]
 8008312:	e7df      	b.n	80082d4 <_vfiprintf_r+0x20>
 8008314:	4b79      	ldr	r3, [pc, #484]	; (80084fc <_vfiprintf_r+0x248>)
 8008316:	429d      	cmp	r5, r3
 8008318:	bf08      	it	eq
 800831a:	68f5      	ldreq	r5, [r6, #12]
 800831c:	e7da      	b.n	80082d4 <_vfiprintf_r+0x20>
 800831e:	89ab      	ldrh	r3, [r5, #12]
 8008320:	0598      	lsls	r0, r3, #22
 8008322:	d4ed      	bmi.n	8008300 <_vfiprintf_r+0x4c>
 8008324:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008326:	f7ff fb09 	bl	800793c <__retarget_lock_release_recursive>
 800832a:	e7e9      	b.n	8008300 <_vfiprintf_r+0x4c>
 800832c:	2300      	movs	r3, #0
 800832e:	9309      	str	r3, [sp, #36]	; 0x24
 8008330:	2320      	movs	r3, #32
 8008332:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008336:	f8cd 800c 	str.w	r8, [sp, #12]
 800833a:	2330      	movs	r3, #48	; 0x30
 800833c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008500 <_vfiprintf_r+0x24c>
 8008340:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008344:	f04f 0901 	mov.w	r9, #1
 8008348:	4623      	mov	r3, r4
 800834a:	469a      	mov	sl, r3
 800834c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008350:	b10a      	cbz	r2, 8008356 <_vfiprintf_r+0xa2>
 8008352:	2a25      	cmp	r2, #37	; 0x25
 8008354:	d1f9      	bne.n	800834a <_vfiprintf_r+0x96>
 8008356:	ebba 0b04 	subs.w	fp, sl, r4
 800835a:	d00b      	beq.n	8008374 <_vfiprintf_r+0xc0>
 800835c:	465b      	mov	r3, fp
 800835e:	4622      	mov	r2, r4
 8008360:	4629      	mov	r1, r5
 8008362:	4630      	mov	r0, r6
 8008364:	f7ff ff93 	bl	800828e <__sfputs_r>
 8008368:	3001      	adds	r0, #1
 800836a:	f000 80aa 	beq.w	80084c2 <_vfiprintf_r+0x20e>
 800836e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008370:	445a      	add	r2, fp
 8008372:	9209      	str	r2, [sp, #36]	; 0x24
 8008374:	f89a 3000 	ldrb.w	r3, [sl]
 8008378:	2b00      	cmp	r3, #0
 800837a:	f000 80a2 	beq.w	80084c2 <_vfiprintf_r+0x20e>
 800837e:	2300      	movs	r3, #0
 8008380:	f04f 32ff 	mov.w	r2, #4294967295
 8008384:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008388:	f10a 0a01 	add.w	sl, sl, #1
 800838c:	9304      	str	r3, [sp, #16]
 800838e:	9307      	str	r3, [sp, #28]
 8008390:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008394:	931a      	str	r3, [sp, #104]	; 0x68
 8008396:	4654      	mov	r4, sl
 8008398:	2205      	movs	r2, #5
 800839a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800839e:	4858      	ldr	r0, [pc, #352]	; (8008500 <_vfiprintf_r+0x24c>)
 80083a0:	f7f7 ff1e 	bl	80001e0 <memchr>
 80083a4:	9a04      	ldr	r2, [sp, #16]
 80083a6:	b9d8      	cbnz	r0, 80083e0 <_vfiprintf_r+0x12c>
 80083a8:	06d1      	lsls	r1, r2, #27
 80083aa:	bf44      	itt	mi
 80083ac:	2320      	movmi	r3, #32
 80083ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083b2:	0713      	lsls	r3, r2, #28
 80083b4:	bf44      	itt	mi
 80083b6:	232b      	movmi	r3, #43	; 0x2b
 80083b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083bc:	f89a 3000 	ldrb.w	r3, [sl]
 80083c0:	2b2a      	cmp	r3, #42	; 0x2a
 80083c2:	d015      	beq.n	80083f0 <_vfiprintf_r+0x13c>
 80083c4:	9a07      	ldr	r2, [sp, #28]
 80083c6:	4654      	mov	r4, sl
 80083c8:	2000      	movs	r0, #0
 80083ca:	f04f 0c0a 	mov.w	ip, #10
 80083ce:	4621      	mov	r1, r4
 80083d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083d4:	3b30      	subs	r3, #48	; 0x30
 80083d6:	2b09      	cmp	r3, #9
 80083d8:	d94e      	bls.n	8008478 <_vfiprintf_r+0x1c4>
 80083da:	b1b0      	cbz	r0, 800840a <_vfiprintf_r+0x156>
 80083dc:	9207      	str	r2, [sp, #28]
 80083de:	e014      	b.n	800840a <_vfiprintf_r+0x156>
 80083e0:	eba0 0308 	sub.w	r3, r0, r8
 80083e4:	fa09 f303 	lsl.w	r3, r9, r3
 80083e8:	4313      	orrs	r3, r2
 80083ea:	9304      	str	r3, [sp, #16]
 80083ec:	46a2      	mov	sl, r4
 80083ee:	e7d2      	b.n	8008396 <_vfiprintf_r+0xe2>
 80083f0:	9b03      	ldr	r3, [sp, #12]
 80083f2:	1d19      	adds	r1, r3, #4
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	9103      	str	r1, [sp, #12]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	bfbb      	ittet	lt
 80083fc:	425b      	neglt	r3, r3
 80083fe:	f042 0202 	orrlt.w	r2, r2, #2
 8008402:	9307      	strge	r3, [sp, #28]
 8008404:	9307      	strlt	r3, [sp, #28]
 8008406:	bfb8      	it	lt
 8008408:	9204      	strlt	r2, [sp, #16]
 800840a:	7823      	ldrb	r3, [r4, #0]
 800840c:	2b2e      	cmp	r3, #46	; 0x2e
 800840e:	d10c      	bne.n	800842a <_vfiprintf_r+0x176>
 8008410:	7863      	ldrb	r3, [r4, #1]
 8008412:	2b2a      	cmp	r3, #42	; 0x2a
 8008414:	d135      	bne.n	8008482 <_vfiprintf_r+0x1ce>
 8008416:	9b03      	ldr	r3, [sp, #12]
 8008418:	1d1a      	adds	r2, r3, #4
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	9203      	str	r2, [sp, #12]
 800841e:	2b00      	cmp	r3, #0
 8008420:	bfb8      	it	lt
 8008422:	f04f 33ff 	movlt.w	r3, #4294967295
 8008426:	3402      	adds	r4, #2
 8008428:	9305      	str	r3, [sp, #20]
 800842a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008510 <_vfiprintf_r+0x25c>
 800842e:	7821      	ldrb	r1, [r4, #0]
 8008430:	2203      	movs	r2, #3
 8008432:	4650      	mov	r0, sl
 8008434:	f7f7 fed4 	bl	80001e0 <memchr>
 8008438:	b140      	cbz	r0, 800844c <_vfiprintf_r+0x198>
 800843a:	2340      	movs	r3, #64	; 0x40
 800843c:	eba0 000a 	sub.w	r0, r0, sl
 8008440:	fa03 f000 	lsl.w	r0, r3, r0
 8008444:	9b04      	ldr	r3, [sp, #16]
 8008446:	4303      	orrs	r3, r0
 8008448:	3401      	adds	r4, #1
 800844a:	9304      	str	r3, [sp, #16]
 800844c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008450:	482c      	ldr	r0, [pc, #176]	; (8008504 <_vfiprintf_r+0x250>)
 8008452:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008456:	2206      	movs	r2, #6
 8008458:	f7f7 fec2 	bl	80001e0 <memchr>
 800845c:	2800      	cmp	r0, #0
 800845e:	d03f      	beq.n	80084e0 <_vfiprintf_r+0x22c>
 8008460:	4b29      	ldr	r3, [pc, #164]	; (8008508 <_vfiprintf_r+0x254>)
 8008462:	bb1b      	cbnz	r3, 80084ac <_vfiprintf_r+0x1f8>
 8008464:	9b03      	ldr	r3, [sp, #12]
 8008466:	3307      	adds	r3, #7
 8008468:	f023 0307 	bic.w	r3, r3, #7
 800846c:	3308      	adds	r3, #8
 800846e:	9303      	str	r3, [sp, #12]
 8008470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008472:	443b      	add	r3, r7
 8008474:	9309      	str	r3, [sp, #36]	; 0x24
 8008476:	e767      	b.n	8008348 <_vfiprintf_r+0x94>
 8008478:	fb0c 3202 	mla	r2, ip, r2, r3
 800847c:	460c      	mov	r4, r1
 800847e:	2001      	movs	r0, #1
 8008480:	e7a5      	b.n	80083ce <_vfiprintf_r+0x11a>
 8008482:	2300      	movs	r3, #0
 8008484:	3401      	adds	r4, #1
 8008486:	9305      	str	r3, [sp, #20]
 8008488:	4619      	mov	r1, r3
 800848a:	f04f 0c0a 	mov.w	ip, #10
 800848e:	4620      	mov	r0, r4
 8008490:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008494:	3a30      	subs	r2, #48	; 0x30
 8008496:	2a09      	cmp	r2, #9
 8008498:	d903      	bls.n	80084a2 <_vfiprintf_r+0x1ee>
 800849a:	2b00      	cmp	r3, #0
 800849c:	d0c5      	beq.n	800842a <_vfiprintf_r+0x176>
 800849e:	9105      	str	r1, [sp, #20]
 80084a0:	e7c3      	b.n	800842a <_vfiprintf_r+0x176>
 80084a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80084a6:	4604      	mov	r4, r0
 80084a8:	2301      	movs	r3, #1
 80084aa:	e7f0      	b.n	800848e <_vfiprintf_r+0x1da>
 80084ac:	ab03      	add	r3, sp, #12
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	462a      	mov	r2, r5
 80084b2:	4b16      	ldr	r3, [pc, #88]	; (800850c <_vfiprintf_r+0x258>)
 80084b4:	a904      	add	r1, sp, #16
 80084b6:	4630      	mov	r0, r6
 80084b8:	f7fd fee8 	bl	800628c <_printf_float>
 80084bc:	4607      	mov	r7, r0
 80084be:	1c78      	adds	r0, r7, #1
 80084c0:	d1d6      	bne.n	8008470 <_vfiprintf_r+0x1bc>
 80084c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084c4:	07d9      	lsls	r1, r3, #31
 80084c6:	d405      	bmi.n	80084d4 <_vfiprintf_r+0x220>
 80084c8:	89ab      	ldrh	r3, [r5, #12]
 80084ca:	059a      	lsls	r2, r3, #22
 80084cc:	d402      	bmi.n	80084d4 <_vfiprintf_r+0x220>
 80084ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084d0:	f7ff fa34 	bl	800793c <__retarget_lock_release_recursive>
 80084d4:	89ab      	ldrh	r3, [r5, #12]
 80084d6:	065b      	lsls	r3, r3, #25
 80084d8:	f53f af12 	bmi.w	8008300 <_vfiprintf_r+0x4c>
 80084dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084de:	e711      	b.n	8008304 <_vfiprintf_r+0x50>
 80084e0:	ab03      	add	r3, sp, #12
 80084e2:	9300      	str	r3, [sp, #0]
 80084e4:	462a      	mov	r2, r5
 80084e6:	4b09      	ldr	r3, [pc, #36]	; (800850c <_vfiprintf_r+0x258>)
 80084e8:	a904      	add	r1, sp, #16
 80084ea:	4630      	mov	r0, r6
 80084ec:	f7fe f972 	bl	80067d4 <_printf_i>
 80084f0:	e7e4      	b.n	80084bc <_vfiprintf_r+0x208>
 80084f2:	bf00      	nop
 80084f4:	08008cfc 	.word	0x08008cfc
 80084f8:	08008d1c 	.word	0x08008d1c
 80084fc:	08008cdc 	.word	0x08008cdc
 8008500:	08008e94 	.word	0x08008e94
 8008504:	08008e9e 	.word	0x08008e9e
 8008508:	0800628d 	.word	0x0800628d
 800850c:	0800828f 	.word	0x0800828f
 8008510:	08008e9a 	.word	0x08008e9a

08008514 <_sbrk_r>:
 8008514:	b538      	push	{r3, r4, r5, lr}
 8008516:	4d06      	ldr	r5, [pc, #24]	; (8008530 <_sbrk_r+0x1c>)
 8008518:	2300      	movs	r3, #0
 800851a:	4604      	mov	r4, r0
 800851c:	4608      	mov	r0, r1
 800851e:	602b      	str	r3, [r5, #0]
 8008520:	f7f9 f964 	bl	80017ec <_sbrk>
 8008524:	1c43      	adds	r3, r0, #1
 8008526:	d102      	bne.n	800852e <_sbrk_r+0x1a>
 8008528:	682b      	ldr	r3, [r5, #0]
 800852a:	b103      	cbz	r3, 800852e <_sbrk_r+0x1a>
 800852c:	6023      	str	r3, [r4, #0]
 800852e:	bd38      	pop	{r3, r4, r5, pc}
 8008530:	20000328 	.word	0x20000328

08008534 <__sread>:
 8008534:	b510      	push	{r4, lr}
 8008536:	460c      	mov	r4, r1
 8008538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800853c:	f000 faa8 	bl	8008a90 <_read_r>
 8008540:	2800      	cmp	r0, #0
 8008542:	bfab      	itete	ge
 8008544:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008546:	89a3      	ldrhlt	r3, [r4, #12]
 8008548:	181b      	addge	r3, r3, r0
 800854a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800854e:	bfac      	ite	ge
 8008550:	6563      	strge	r3, [r4, #84]	; 0x54
 8008552:	81a3      	strhlt	r3, [r4, #12]
 8008554:	bd10      	pop	{r4, pc}

08008556 <__swrite>:
 8008556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800855a:	461f      	mov	r7, r3
 800855c:	898b      	ldrh	r3, [r1, #12]
 800855e:	05db      	lsls	r3, r3, #23
 8008560:	4605      	mov	r5, r0
 8008562:	460c      	mov	r4, r1
 8008564:	4616      	mov	r6, r2
 8008566:	d505      	bpl.n	8008574 <__swrite+0x1e>
 8008568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800856c:	2302      	movs	r3, #2
 800856e:	2200      	movs	r2, #0
 8008570:	f000 f9f8 	bl	8008964 <_lseek_r>
 8008574:	89a3      	ldrh	r3, [r4, #12]
 8008576:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800857a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800857e:	81a3      	strh	r3, [r4, #12]
 8008580:	4632      	mov	r2, r6
 8008582:	463b      	mov	r3, r7
 8008584:	4628      	mov	r0, r5
 8008586:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800858a:	f000 b869 	b.w	8008660 <_write_r>

0800858e <__sseek>:
 800858e:	b510      	push	{r4, lr}
 8008590:	460c      	mov	r4, r1
 8008592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008596:	f000 f9e5 	bl	8008964 <_lseek_r>
 800859a:	1c43      	adds	r3, r0, #1
 800859c:	89a3      	ldrh	r3, [r4, #12]
 800859e:	bf15      	itete	ne
 80085a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80085a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80085a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80085aa:	81a3      	strheq	r3, [r4, #12]
 80085ac:	bf18      	it	ne
 80085ae:	81a3      	strhne	r3, [r4, #12]
 80085b0:	bd10      	pop	{r4, pc}

080085b2 <__sclose>:
 80085b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085b6:	f000 b8f1 	b.w	800879c <_close_r>
	...

080085bc <__swbuf_r>:
 80085bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085be:	460e      	mov	r6, r1
 80085c0:	4614      	mov	r4, r2
 80085c2:	4605      	mov	r5, r0
 80085c4:	b118      	cbz	r0, 80085ce <__swbuf_r+0x12>
 80085c6:	6983      	ldr	r3, [r0, #24]
 80085c8:	b90b      	cbnz	r3, 80085ce <__swbuf_r+0x12>
 80085ca:	f7ff f913 	bl	80077f4 <__sinit>
 80085ce:	4b21      	ldr	r3, [pc, #132]	; (8008654 <__swbuf_r+0x98>)
 80085d0:	429c      	cmp	r4, r3
 80085d2:	d12b      	bne.n	800862c <__swbuf_r+0x70>
 80085d4:	686c      	ldr	r4, [r5, #4]
 80085d6:	69a3      	ldr	r3, [r4, #24]
 80085d8:	60a3      	str	r3, [r4, #8]
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	071a      	lsls	r2, r3, #28
 80085de:	d52f      	bpl.n	8008640 <__swbuf_r+0x84>
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	b36b      	cbz	r3, 8008640 <__swbuf_r+0x84>
 80085e4:	6923      	ldr	r3, [r4, #16]
 80085e6:	6820      	ldr	r0, [r4, #0]
 80085e8:	1ac0      	subs	r0, r0, r3
 80085ea:	6963      	ldr	r3, [r4, #20]
 80085ec:	b2f6      	uxtb	r6, r6
 80085ee:	4283      	cmp	r3, r0
 80085f0:	4637      	mov	r7, r6
 80085f2:	dc04      	bgt.n	80085fe <__swbuf_r+0x42>
 80085f4:	4621      	mov	r1, r4
 80085f6:	4628      	mov	r0, r5
 80085f8:	f000 f966 	bl	80088c8 <_fflush_r>
 80085fc:	bb30      	cbnz	r0, 800864c <__swbuf_r+0x90>
 80085fe:	68a3      	ldr	r3, [r4, #8]
 8008600:	3b01      	subs	r3, #1
 8008602:	60a3      	str	r3, [r4, #8]
 8008604:	6823      	ldr	r3, [r4, #0]
 8008606:	1c5a      	adds	r2, r3, #1
 8008608:	6022      	str	r2, [r4, #0]
 800860a:	701e      	strb	r6, [r3, #0]
 800860c:	6963      	ldr	r3, [r4, #20]
 800860e:	3001      	adds	r0, #1
 8008610:	4283      	cmp	r3, r0
 8008612:	d004      	beq.n	800861e <__swbuf_r+0x62>
 8008614:	89a3      	ldrh	r3, [r4, #12]
 8008616:	07db      	lsls	r3, r3, #31
 8008618:	d506      	bpl.n	8008628 <__swbuf_r+0x6c>
 800861a:	2e0a      	cmp	r6, #10
 800861c:	d104      	bne.n	8008628 <__swbuf_r+0x6c>
 800861e:	4621      	mov	r1, r4
 8008620:	4628      	mov	r0, r5
 8008622:	f000 f951 	bl	80088c8 <_fflush_r>
 8008626:	b988      	cbnz	r0, 800864c <__swbuf_r+0x90>
 8008628:	4638      	mov	r0, r7
 800862a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800862c:	4b0a      	ldr	r3, [pc, #40]	; (8008658 <__swbuf_r+0x9c>)
 800862e:	429c      	cmp	r4, r3
 8008630:	d101      	bne.n	8008636 <__swbuf_r+0x7a>
 8008632:	68ac      	ldr	r4, [r5, #8]
 8008634:	e7cf      	b.n	80085d6 <__swbuf_r+0x1a>
 8008636:	4b09      	ldr	r3, [pc, #36]	; (800865c <__swbuf_r+0xa0>)
 8008638:	429c      	cmp	r4, r3
 800863a:	bf08      	it	eq
 800863c:	68ec      	ldreq	r4, [r5, #12]
 800863e:	e7ca      	b.n	80085d6 <__swbuf_r+0x1a>
 8008640:	4621      	mov	r1, r4
 8008642:	4628      	mov	r0, r5
 8008644:	f000 f81e 	bl	8008684 <__swsetup_r>
 8008648:	2800      	cmp	r0, #0
 800864a:	d0cb      	beq.n	80085e4 <__swbuf_r+0x28>
 800864c:	f04f 37ff 	mov.w	r7, #4294967295
 8008650:	e7ea      	b.n	8008628 <__swbuf_r+0x6c>
 8008652:	bf00      	nop
 8008654:	08008cfc 	.word	0x08008cfc
 8008658:	08008d1c 	.word	0x08008d1c
 800865c:	08008cdc 	.word	0x08008cdc

08008660 <_write_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4d07      	ldr	r5, [pc, #28]	; (8008680 <_write_r+0x20>)
 8008664:	4604      	mov	r4, r0
 8008666:	4608      	mov	r0, r1
 8008668:	4611      	mov	r1, r2
 800866a:	2200      	movs	r2, #0
 800866c:	602a      	str	r2, [r5, #0]
 800866e:	461a      	mov	r2, r3
 8008670:	f7f9 f86b 	bl	800174a <_write>
 8008674:	1c43      	adds	r3, r0, #1
 8008676:	d102      	bne.n	800867e <_write_r+0x1e>
 8008678:	682b      	ldr	r3, [r5, #0]
 800867a:	b103      	cbz	r3, 800867e <_write_r+0x1e>
 800867c:	6023      	str	r3, [r4, #0]
 800867e:	bd38      	pop	{r3, r4, r5, pc}
 8008680:	20000328 	.word	0x20000328

08008684 <__swsetup_r>:
 8008684:	4b32      	ldr	r3, [pc, #200]	; (8008750 <__swsetup_r+0xcc>)
 8008686:	b570      	push	{r4, r5, r6, lr}
 8008688:	681d      	ldr	r5, [r3, #0]
 800868a:	4606      	mov	r6, r0
 800868c:	460c      	mov	r4, r1
 800868e:	b125      	cbz	r5, 800869a <__swsetup_r+0x16>
 8008690:	69ab      	ldr	r3, [r5, #24]
 8008692:	b913      	cbnz	r3, 800869a <__swsetup_r+0x16>
 8008694:	4628      	mov	r0, r5
 8008696:	f7ff f8ad 	bl	80077f4 <__sinit>
 800869a:	4b2e      	ldr	r3, [pc, #184]	; (8008754 <__swsetup_r+0xd0>)
 800869c:	429c      	cmp	r4, r3
 800869e:	d10f      	bne.n	80086c0 <__swsetup_r+0x3c>
 80086a0:	686c      	ldr	r4, [r5, #4]
 80086a2:	89a3      	ldrh	r3, [r4, #12]
 80086a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086a8:	0719      	lsls	r1, r3, #28
 80086aa:	d42c      	bmi.n	8008706 <__swsetup_r+0x82>
 80086ac:	06dd      	lsls	r5, r3, #27
 80086ae:	d411      	bmi.n	80086d4 <__swsetup_r+0x50>
 80086b0:	2309      	movs	r3, #9
 80086b2:	6033      	str	r3, [r6, #0]
 80086b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80086b8:	81a3      	strh	r3, [r4, #12]
 80086ba:	f04f 30ff 	mov.w	r0, #4294967295
 80086be:	e03e      	b.n	800873e <__swsetup_r+0xba>
 80086c0:	4b25      	ldr	r3, [pc, #148]	; (8008758 <__swsetup_r+0xd4>)
 80086c2:	429c      	cmp	r4, r3
 80086c4:	d101      	bne.n	80086ca <__swsetup_r+0x46>
 80086c6:	68ac      	ldr	r4, [r5, #8]
 80086c8:	e7eb      	b.n	80086a2 <__swsetup_r+0x1e>
 80086ca:	4b24      	ldr	r3, [pc, #144]	; (800875c <__swsetup_r+0xd8>)
 80086cc:	429c      	cmp	r4, r3
 80086ce:	bf08      	it	eq
 80086d0:	68ec      	ldreq	r4, [r5, #12]
 80086d2:	e7e6      	b.n	80086a2 <__swsetup_r+0x1e>
 80086d4:	0758      	lsls	r0, r3, #29
 80086d6:	d512      	bpl.n	80086fe <__swsetup_r+0x7a>
 80086d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086da:	b141      	cbz	r1, 80086ee <__swsetup_r+0x6a>
 80086dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086e0:	4299      	cmp	r1, r3
 80086e2:	d002      	beq.n	80086ea <__swsetup_r+0x66>
 80086e4:	4630      	mov	r0, r6
 80086e6:	f7ff fcdb 	bl	80080a0 <_free_r>
 80086ea:	2300      	movs	r3, #0
 80086ec:	6363      	str	r3, [r4, #52]	; 0x34
 80086ee:	89a3      	ldrh	r3, [r4, #12]
 80086f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80086f4:	81a3      	strh	r3, [r4, #12]
 80086f6:	2300      	movs	r3, #0
 80086f8:	6063      	str	r3, [r4, #4]
 80086fa:	6923      	ldr	r3, [r4, #16]
 80086fc:	6023      	str	r3, [r4, #0]
 80086fe:	89a3      	ldrh	r3, [r4, #12]
 8008700:	f043 0308 	orr.w	r3, r3, #8
 8008704:	81a3      	strh	r3, [r4, #12]
 8008706:	6923      	ldr	r3, [r4, #16]
 8008708:	b94b      	cbnz	r3, 800871e <__swsetup_r+0x9a>
 800870a:	89a3      	ldrh	r3, [r4, #12]
 800870c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008714:	d003      	beq.n	800871e <__swsetup_r+0x9a>
 8008716:	4621      	mov	r1, r4
 8008718:	4630      	mov	r0, r6
 800871a:	f000 f95b 	bl	80089d4 <__smakebuf_r>
 800871e:	89a0      	ldrh	r0, [r4, #12]
 8008720:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008724:	f010 0301 	ands.w	r3, r0, #1
 8008728:	d00a      	beq.n	8008740 <__swsetup_r+0xbc>
 800872a:	2300      	movs	r3, #0
 800872c:	60a3      	str	r3, [r4, #8]
 800872e:	6963      	ldr	r3, [r4, #20]
 8008730:	425b      	negs	r3, r3
 8008732:	61a3      	str	r3, [r4, #24]
 8008734:	6923      	ldr	r3, [r4, #16]
 8008736:	b943      	cbnz	r3, 800874a <__swsetup_r+0xc6>
 8008738:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800873c:	d1ba      	bne.n	80086b4 <__swsetup_r+0x30>
 800873e:	bd70      	pop	{r4, r5, r6, pc}
 8008740:	0781      	lsls	r1, r0, #30
 8008742:	bf58      	it	pl
 8008744:	6963      	ldrpl	r3, [r4, #20]
 8008746:	60a3      	str	r3, [r4, #8]
 8008748:	e7f4      	b.n	8008734 <__swsetup_r+0xb0>
 800874a:	2000      	movs	r0, #0
 800874c:	e7f7      	b.n	800873e <__swsetup_r+0xba>
 800874e:	bf00      	nop
 8008750:	2000000c 	.word	0x2000000c
 8008754:	08008cfc 	.word	0x08008cfc
 8008758:	08008d1c 	.word	0x08008d1c
 800875c:	08008cdc 	.word	0x08008cdc

08008760 <__assert_func>:
 8008760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008762:	4614      	mov	r4, r2
 8008764:	461a      	mov	r2, r3
 8008766:	4b09      	ldr	r3, [pc, #36]	; (800878c <__assert_func+0x2c>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4605      	mov	r5, r0
 800876c:	68d8      	ldr	r0, [r3, #12]
 800876e:	b14c      	cbz	r4, 8008784 <__assert_func+0x24>
 8008770:	4b07      	ldr	r3, [pc, #28]	; (8008790 <__assert_func+0x30>)
 8008772:	9100      	str	r1, [sp, #0]
 8008774:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008778:	4906      	ldr	r1, [pc, #24]	; (8008794 <__assert_func+0x34>)
 800877a:	462b      	mov	r3, r5
 800877c:	f000 f8e0 	bl	8008940 <fiprintf>
 8008780:	f000 f9a5 	bl	8008ace <abort>
 8008784:	4b04      	ldr	r3, [pc, #16]	; (8008798 <__assert_func+0x38>)
 8008786:	461c      	mov	r4, r3
 8008788:	e7f3      	b.n	8008772 <__assert_func+0x12>
 800878a:	bf00      	nop
 800878c:	2000000c 	.word	0x2000000c
 8008790:	08008ea5 	.word	0x08008ea5
 8008794:	08008eb2 	.word	0x08008eb2
 8008798:	08008ee0 	.word	0x08008ee0

0800879c <_close_r>:
 800879c:	b538      	push	{r3, r4, r5, lr}
 800879e:	4d06      	ldr	r5, [pc, #24]	; (80087b8 <_close_r+0x1c>)
 80087a0:	2300      	movs	r3, #0
 80087a2:	4604      	mov	r4, r0
 80087a4:	4608      	mov	r0, r1
 80087a6:	602b      	str	r3, [r5, #0]
 80087a8:	f7f8 ffeb 	bl	8001782 <_close>
 80087ac:	1c43      	adds	r3, r0, #1
 80087ae:	d102      	bne.n	80087b6 <_close_r+0x1a>
 80087b0:	682b      	ldr	r3, [r5, #0]
 80087b2:	b103      	cbz	r3, 80087b6 <_close_r+0x1a>
 80087b4:	6023      	str	r3, [r4, #0]
 80087b6:	bd38      	pop	{r3, r4, r5, pc}
 80087b8:	20000328 	.word	0x20000328

080087bc <__sflush_r>:
 80087bc:	898a      	ldrh	r2, [r1, #12]
 80087be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087c2:	4605      	mov	r5, r0
 80087c4:	0710      	lsls	r0, r2, #28
 80087c6:	460c      	mov	r4, r1
 80087c8:	d458      	bmi.n	800887c <__sflush_r+0xc0>
 80087ca:	684b      	ldr	r3, [r1, #4]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	dc05      	bgt.n	80087dc <__sflush_r+0x20>
 80087d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	dc02      	bgt.n	80087dc <__sflush_r+0x20>
 80087d6:	2000      	movs	r0, #0
 80087d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087de:	2e00      	cmp	r6, #0
 80087e0:	d0f9      	beq.n	80087d6 <__sflush_r+0x1a>
 80087e2:	2300      	movs	r3, #0
 80087e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80087e8:	682f      	ldr	r7, [r5, #0]
 80087ea:	602b      	str	r3, [r5, #0]
 80087ec:	d032      	beq.n	8008854 <__sflush_r+0x98>
 80087ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087f0:	89a3      	ldrh	r3, [r4, #12]
 80087f2:	075a      	lsls	r2, r3, #29
 80087f4:	d505      	bpl.n	8008802 <__sflush_r+0x46>
 80087f6:	6863      	ldr	r3, [r4, #4]
 80087f8:	1ac0      	subs	r0, r0, r3
 80087fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087fc:	b10b      	cbz	r3, 8008802 <__sflush_r+0x46>
 80087fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008800:	1ac0      	subs	r0, r0, r3
 8008802:	2300      	movs	r3, #0
 8008804:	4602      	mov	r2, r0
 8008806:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008808:	6a21      	ldr	r1, [r4, #32]
 800880a:	4628      	mov	r0, r5
 800880c:	47b0      	blx	r6
 800880e:	1c43      	adds	r3, r0, #1
 8008810:	89a3      	ldrh	r3, [r4, #12]
 8008812:	d106      	bne.n	8008822 <__sflush_r+0x66>
 8008814:	6829      	ldr	r1, [r5, #0]
 8008816:	291d      	cmp	r1, #29
 8008818:	d82c      	bhi.n	8008874 <__sflush_r+0xb8>
 800881a:	4a2a      	ldr	r2, [pc, #168]	; (80088c4 <__sflush_r+0x108>)
 800881c:	40ca      	lsrs	r2, r1
 800881e:	07d6      	lsls	r6, r2, #31
 8008820:	d528      	bpl.n	8008874 <__sflush_r+0xb8>
 8008822:	2200      	movs	r2, #0
 8008824:	6062      	str	r2, [r4, #4]
 8008826:	04d9      	lsls	r1, r3, #19
 8008828:	6922      	ldr	r2, [r4, #16]
 800882a:	6022      	str	r2, [r4, #0]
 800882c:	d504      	bpl.n	8008838 <__sflush_r+0x7c>
 800882e:	1c42      	adds	r2, r0, #1
 8008830:	d101      	bne.n	8008836 <__sflush_r+0x7a>
 8008832:	682b      	ldr	r3, [r5, #0]
 8008834:	b903      	cbnz	r3, 8008838 <__sflush_r+0x7c>
 8008836:	6560      	str	r0, [r4, #84]	; 0x54
 8008838:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800883a:	602f      	str	r7, [r5, #0]
 800883c:	2900      	cmp	r1, #0
 800883e:	d0ca      	beq.n	80087d6 <__sflush_r+0x1a>
 8008840:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008844:	4299      	cmp	r1, r3
 8008846:	d002      	beq.n	800884e <__sflush_r+0x92>
 8008848:	4628      	mov	r0, r5
 800884a:	f7ff fc29 	bl	80080a0 <_free_r>
 800884e:	2000      	movs	r0, #0
 8008850:	6360      	str	r0, [r4, #52]	; 0x34
 8008852:	e7c1      	b.n	80087d8 <__sflush_r+0x1c>
 8008854:	6a21      	ldr	r1, [r4, #32]
 8008856:	2301      	movs	r3, #1
 8008858:	4628      	mov	r0, r5
 800885a:	47b0      	blx	r6
 800885c:	1c41      	adds	r1, r0, #1
 800885e:	d1c7      	bne.n	80087f0 <__sflush_r+0x34>
 8008860:	682b      	ldr	r3, [r5, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0c4      	beq.n	80087f0 <__sflush_r+0x34>
 8008866:	2b1d      	cmp	r3, #29
 8008868:	d001      	beq.n	800886e <__sflush_r+0xb2>
 800886a:	2b16      	cmp	r3, #22
 800886c:	d101      	bne.n	8008872 <__sflush_r+0xb6>
 800886e:	602f      	str	r7, [r5, #0]
 8008870:	e7b1      	b.n	80087d6 <__sflush_r+0x1a>
 8008872:	89a3      	ldrh	r3, [r4, #12]
 8008874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008878:	81a3      	strh	r3, [r4, #12]
 800887a:	e7ad      	b.n	80087d8 <__sflush_r+0x1c>
 800887c:	690f      	ldr	r7, [r1, #16]
 800887e:	2f00      	cmp	r7, #0
 8008880:	d0a9      	beq.n	80087d6 <__sflush_r+0x1a>
 8008882:	0793      	lsls	r3, r2, #30
 8008884:	680e      	ldr	r6, [r1, #0]
 8008886:	bf08      	it	eq
 8008888:	694b      	ldreq	r3, [r1, #20]
 800888a:	600f      	str	r7, [r1, #0]
 800888c:	bf18      	it	ne
 800888e:	2300      	movne	r3, #0
 8008890:	eba6 0807 	sub.w	r8, r6, r7
 8008894:	608b      	str	r3, [r1, #8]
 8008896:	f1b8 0f00 	cmp.w	r8, #0
 800889a:	dd9c      	ble.n	80087d6 <__sflush_r+0x1a>
 800889c:	6a21      	ldr	r1, [r4, #32]
 800889e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80088a0:	4643      	mov	r3, r8
 80088a2:	463a      	mov	r2, r7
 80088a4:	4628      	mov	r0, r5
 80088a6:	47b0      	blx	r6
 80088a8:	2800      	cmp	r0, #0
 80088aa:	dc06      	bgt.n	80088ba <__sflush_r+0xfe>
 80088ac:	89a3      	ldrh	r3, [r4, #12]
 80088ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088b2:	81a3      	strh	r3, [r4, #12]
 80088b4:	f04f 30ff 	mov.w	r0, #4294967295
 80088b8:	e78e      	b.n	80087d8 <__sflush_r+0x1c>
 80088ba:	4407      	add	r7, r0
 80088bc:	eba8 0800 	sub.w	r8, r8, r0
 80088c0:	e7e9      	b.n	8008896 <__sflush_r+0xda>
 80088c2:	bf00      	nop
 80088c4:	20400001 	.word	0x20400001

080088c8 <_fflush_r>:
 80088c8:	b538      	push	{r3, r4, r5, lr}
 80088ca:	690b      	ldr	r3, [r1, #16]
 80088cc:	4605      	mov	r5, r0
 80088ce:	460c      	mov	r4, r1
 80088d0:	b913      	cbnz	r3, 80088d8 <_fflush_r+0x10>
 80088d2:	2500      	movs	r5, #0
 80088d4:	4628      	mov	r0, r5
 80088d6:	bd38      	pop	{r3, r4, r5, pc}
 80088d8:	b118      	cbz	r0, 80088e2 <_fflush_r+0x1a>
 80088da:	6983      	ldr	r3, [r0, #24]
 80088dc:	b90b      	cbnz	r3, 80088e2 <_fflush_r+0x1a>
 80088de:	f7fe ff89 	bl	80077f4 <__sinit>
 80088e2:	4b14      	ldr	r3, [pc, #80]	; (8008934 <_fflush_r+0x6c>)
 80088e4:	429c      	cmp	r4, r3
 80088e6:	d11b      	bne.n	8008920 <_fflush_r+0x58>
 80088e8:	686c      	ldr	r4, [r5, #4]
 80088ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d0ef      	beq.n	80088d2 <_fflush_r+0xa>
 80088f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088f4:	07d0      	lsls	r0, r2, #31
 80088f6:	d404      	bmi.n	8008902 <_fflush_r+0x3a>
 80088f8:	0599      	lsls	r1, r3, #22
 80088fa:	d402      	bmi.n	8008902 <_fflush_r+0x3a>
 80088fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088fe:	f7ff f81c 	bl	800793a <__retarget_lock_acquire_recursive>
 8008902:	4628      	mov	r0, r5
 8008904:	4621      	mov	r1, r4
 8008906:	f7ff ff59 	bl	80087bc <__sflush_r>
 800890a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800890c:	07da      	lsls	r2, r3, #31
 800890e:	4605      	mov	r5, r0
 8008910:	d4e0      	bmi.n	80088d4 <_fflush_r+0xc>
 8008912:	89a3      	ldrh	r3, [r4, #12]
 8008914:	059b      	lsls	r3, r3, #22
 8008916:	d4dd      	bmi.n	80088d4 <_fflush_r+0xc>
 8008918:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800891a:	f7ff f80f 	bl	800793c <__retarget_lock_release_recursive>
 800891e:	e7d9      	b.n	80088d4 <_fflush_r+0xc>
 8008920:	4b05      	ldr	r3, [pc, #20]	; (8008938 <_fflush_r+0x70>)
 8008922:	429c      	cmp	r4, r3
 8008924:	d101      	bne.n	800892a <_fflush_r+0x62>
 8008926:	68ac      	ldr	r4, [r5, #8]
 8008928:	e7df      	b.n	80088ea <_fflush_r+0x22>
 800892a:	4b04      	ldr	r3, [pc, #16]	; (800893c <_fflush_r+0x74>)
 800892c:	429c      	cmp	r4, r3
 800892e:	bf08      	it	eq
 8008930:	68ec      	ldreq	r4, [r5, #12]
 8008932:	e7da      	b.n	80088ea <_fflush_r+0x22>
 8008934:	08008cfc 	.word	0x08008cfc
 8008938:	08008d1c 	.word	0x08008d1c
 800893c:	08008cdc 	.word	0x08008cdc

08008940 <fiprintf>:
 8008940:	b40e      	push	{r1, r2, r3}
 8008942:	b503      	push	{r0, r1, lr}
 8008944:	4601      	mov	r1, r0
 8008946:	ab03      	add	r3, sp, #12
 8008948:	4805      	ldr	r0, [pc, #20]	; (8008960 <fiprintf+0x20>)
 800894a:	f853 2b04 	ldr.w	r2, [r3], #4
 800894e:	6800      	ldr	r0, [r0, #0]
 8008950:	9301      	str	r3, [sp, #4]
 8008952:	f7ff fcaf 	bl	80082b4 <_vfiprintf_r>
 8008956:	b002      	add	sp, #8
 8008958:	f85d eb04 	ldr.w	lr, [sp], #4
 800895c:	b003      	add	sp, #12
 800895e:	4770      	bx	lr
 8008960:	2000000c 	.word	0x2000000c

08008964 <_lseek_r>:
 8008964:	b538      	push	{r3, r4, r5, lr}
 8008966:	4d07      	ldr	r5, [pc, #28]	; (8008984 <_lseek_r+0x20>)
 8008968:	4604      	mov	r4, r0
 800896a:	4608      	mov	r0, r1
 800896c:	4611      	mov	r1, r2
 800896e:	2200      	movs	r2, #0
 8008970:	602a      	str	r2, [r5, #0]
 8008972:	461a      	mov	r2, r3
 8008974:	f7f8 ff2c 	bl	80017d0 <_lseek>
 8008978:	1c43      	adds	r3, r0, #1
 800897a:	d102      	bne.n	8008982 <_lseek_r+0x1e>
 800897c:	682b      	ldr	r3, [r5, #0]
 800897e:	b103      	cbz	r3, 8008982 <_lseek_r+0x1e>
 8008980:	6023      	str	r3, [r4, #0]
 8008982:	bd38      	pop	{r3, r4, r5, pc}
 8008984:	20000328 	.word	0x20000328

08008988 <__swhatbuf_r>:
 8008988:	b570      	push	{r4, r5, r6, lr}
 800898a:	460e      	mov	r6, r1
 800898c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008990:	2900      	cmp	r1, #0
 8008992:	b096      	sub	sp, #88	; 0x58
 8008994:	4614      	mov	r4, r2
 8008996:	461d      	mov	r5, r3
 8008998:	da08      	bge.n	80089ac <__swhatbuf_r+0x24>
 800899a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800899e:	2200      	movs	r2, #0
 80089a0:	602a      	str	r2, [r5, #0]
 80089a2:	061a      	lsls	r2, r3, #24
 80089a4:	d410      	bmi.n	80089c8 <__swhatbuf_r+0x40>
 80089a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089aa:	e00e      	b.n	80089ca <__swhatbuf_r+0x42>
 80089ac:	466a      	mov	r2, sp
 80089ae:	f000 f895 	bl	8008adc <_fstat_r>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	dbf1      	blt.n	800899a <__swhatbuf_r+0x12>
 80089b6:	9a01      	ldr	r2, [sp, #4]
 80089b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80089bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80089c0:	425a      	negs	r2, r3
 80089c2:	415a      	adcs	r2, r3
 80089c4:	602a      	str	r2, [r5, #0]
 80089c6:	e7ee      	b.n	80089a6 <__swhatbuf_r+0x1e>
 80089c8:	2340      	movs	r3, #64	; 0x40
 80089ca:	2000      	movs	r0, #0
 80089cc:	6023      	str	r3, [r4, #0]
 80089ce:	b016      	add	sp, #88	; 0x58
 80089d0:	bd70      	pop	{r4, r5, r6, pc}
	...

080089d4 <__smakebuf_r>:
 80089d4:	898b      	ldrh	r3, [r1, #12]
 80089d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80089d8:	079d      	lsls	r5, r3, #30
 80089da:	4606      	mov	r6, r0
 80089dc:	460c      	mov	r4, r1
 80089de:	d507      	bpl.n	80089f0 <__smakebuf_r+0x1c>
 80089e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80089e4:	6023      	str	r3, [r4, #0]
 80089e6:	6123      	str	r3, [r4, #16]
 80089e8:	2301      	movs	r3, #1
 80089ea:	6163      	str	r3, [r4, #20]
 80089ec:	b002      	add	sp, #8
 80089ee:	bd70      	pop	{r4, r5, r6, pc}
 80089f0:	ab01      	add	r3, sp, #4
 80089f2:	466a      	mov	r2, sp
 80089f4:	f7ff ffc8 	bl	8008988 <__swhatbuf_r>
 80089f8:	9900      	ldr	r1, [sp, #0]
 80089fa:	4605      	mov	r5, r0
 80089fc:	4630      	mov	r0, r6
 80089fe:	f7ff fbbb 	bl	8008178 <_malloc_r>
 8008a02:	b948      	cbnz	r0, 8008a18 <__smakebuf_r+0x44>
 8008a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a08:	059a      	lsls	r2, r3, #22
 8008a0a:	d4ef      	bmi.n	80089ec <__smakebuf_r+0x18>
 8008a0c:	f023 0303 	bic.w	r3, r3, #3
 8008a10:	f043 0302 	orr.w	r3, r3, #2
 8008a14:	81a3      	strh	r3, [r4, #12]
 8008a16:	e7e3      	b.n	80089e0 <__smakebuf_r+0xc>
 8008a18:	4b0d      	ldr	r3, [pc, #52]	; (8008a50 <__smakebuf_r+0x7c>)
 8008a1a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a1c:	89a3      	ldrh	r3, [r4, #12]
 8008a1e:	6020      	str	r0, [r4, #0]
 8008a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a24:	81a3      	strh	r3, [r4, #12]
 8008a26:	9b00      	ldr	r3, [sp, #0]
 8008a28:	6163      	str	r3, [r4, #20]
 8008a2a:	9b01      	ldr	r3, [sp, #4]
 8008a2c:	6120      	str	r0, [r4, #16]
 8008a2e:	b15b      	cbz	r3, 8008a48 <__smakebuf_r+0x74>
 8008a30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a34:	4630      	mov	r0, r6
 8008a36:	f000 f863 	bl	8008b00 <_isatty_r>
 8008a3a:	b128      	cbz	r0, 8008a48 <__smakebuf_r+0x74>
 8008a3c:	89a3      	ldrh	r3, [r4, #12]
 8008a3e:	f023 0303 	bic.w	r3, r3, #3
 8008a42:	f043 0301 	orr.w	r3, r3, #1
 8008a46:	81a3      	strh	r3, [r4, #12]
 8008a48:	89a0      	ldrh	r0, [r4, #12]
 8008a4a:	4305      	orrs	r5, r0
 8008a4c:	81a5      	strh	r5, [r4, #12]
 8008a4e:	e7cd      	b.n	80089ec <__smakebuf_r+0x18>
 8008a50:	0800778d 	.word	0x0800778d

08008a54 <__ascii_mbtowc>:
 8008a54:	b082      	sub	sp, #8
 8008a56:	b901      	cbnz	r1, 8008a5a <__ascii_mbtowc+0x6>
 8008a58:	a901      	add	r1, sp, #4
 8008a5a:	b142      	cbz	r2, 8008a6e <__ascii_mbtowc+0x1a>
 8008a5c:	b14b      	cbz	r3, 8008a72 <__ascii_mbtowc+0x1e>
 8008a5e:	7813      	ldrb	r3, [r2, #0]
 8008a60:	600b      	str	r3, [r1, #0]
 8008a62:	7812      	ldrb	r2, [r2, #0]
 8008a64:	1e10      	subs	r0, r2, #0
 8008a66:	bf18      	it	ne
 8008a68:	2001      	movne	r0, #1
 8008a6a:	b002      	add	sp, #8
 8008a6c:	4770      	bx	lr
 8008a6e:	4610      	mov	r0, r2
 8008a70:	e7fb      	b.n	8008a6a <__ascii_mbtowc+0x16>
 8008a72:	f06f 0001 	mvn.w	r0, #1
 8008a76:	e7f8      	b.n	8008a6a <__ascii_mbtowc+0x16>

08008a78 <__malloc_lock>:
 8008a78:	4801      	ldr	r0, [pc, #4]	; (8008a80 <__malloc_lock+0x8>)
 8008a7a:	f7fe bf5e 	b.w	800793a <__retarget_lock_acquire_recursive>
 8008a7e:	bf00      	nop
 8008a80:	2000031c 	.word	0x2000031c

08008a84 <__malloc_unlock>:
 8008a84:	4801      	ldr	r0, [pc, #4]	; (8008a8c <__malloc_unlock+0x8>)
 8008a86:	f7fe bf59 	b.w	800793c <__retarget_lock_release_recursive>
 8008a8a:	bf00      	nop
 8008a8c:	2000031c 	.word	0x2000031c

08008a90 <_read_r>:
 8008a90:	b538      	push	{r3, r4, r5, lr}
 8008a92:	4d07      	ldr	r5, [pc, #28]	; (8008ab0 <_read_r+0x20>)
 8008a94:	4604      	mov	r4, r0
 8008a96:	4608      	mov	r0, r1
 8008a98:	4611      	mov	r1, r2
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	602a      	str	r2, [r5, #0]
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	f7f8 fe36 	bl	8001710 <_read>
 8008aa4:	1c43      	adds	r3, r0, #1
 8008aa6:	d102      	bne.n	8008aae <_read_r+0x1e>
 8008aa8:	682b      	ldr	r3, [r5, #0]
 8008aaa:	b103      	cbz	r3, 8008aae <_read_r+0x1e>
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	bd38      	pop	{r3, r4, r5, pc}
 8008ab0:	20000328 	.word	0x20000328

08008ab4 <__ascii_wctomb>:
 8008ab4:	b149      	cbz	r1, 8008aca <__ascii_wctomb+0x16>
 8008ab6:	2aff      	cmp	r2, #255	; 0xff
 8008ab8:	bf85      	ittet	hi
 8008aba:	238a      	movhi	r3, #138	; 0x8a
 8008abc:	6003      	strhi	r3, [r0, #0]
 8008abe:	700a      	strbls	r2, [r1, #0]
 8008ac0:	f04f 30ff 	movhi.w	r0, #4294967295
 8008ac4:	bf98      	it	ls
 8008ac6:	2001      	movls	r0, #1
 8008ac8:	4770      	bx	lr
 8008aca:	4608      	mov	r0, r1
 8008acc:	4770      	bx	lr

08008ace <abort>:
 8008ace:	b508      	push	{r3, lr}
 8008ad0:	2006      	movs	r0, #6
 8008ad2:	f000 f84d 	bl	8008b70 <raise>
 8008ad6:	2001      	movs	r0, #1
 8008ad8:	f7f8 fe10 	bl	80016fc <_exit>

08008adc <_fstat_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4d07      	ldr	r5, [pc, #28]	; (8008afc <_fstat_r+0x20>)
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	4608      	mov	r0, r1
 8008ae6:	4611      	mov	r1, r2
 8008ae8:	602b      	str	r3, [r5, #0]
 8008aea:	f7f8 fe56 	bl	800179a <_fstat>
 8008aee:	1c43      	adds	r3, r0, #1
 8008af0:	d102      	bne.n	8008af8 <_fstat_r+0x1c>
 8008af2:	682b      	ldr	r3, [r5, #0]
 8008af4:	b103      	cbz	r3, 8008af8 <_fstat_r+0x1c>
 8008af6:	6023      	str	r3, [r4, #0]
 8008af8:	bd38      	pop	{r3, r4, r5, pc}
 8008afa:	bf00      	nop
 8008afc:	20000328 	.word	0x20000328

08008b00 <_isatty_r>:
 8008b00:	b538      	push	{r3, r4, r5, lr}
 8008b02:	4d06      	ldr	r5, [pc, #24]	; (8008b1c <_isatty_r+0x1c>)
 8008b04:	2300      	movs	r3, #0
 8008b06:	4604      	mov	r4, r0
 8008b08:	4608      	mov	r0, r1
 8008b0a:	602b      	str	r3, [r5, #0]
 8008b0c:	f7f8 fe55 	bl	80017ba <_isatty>
 8008b10:	1c43      	adds	r3, r0, #1
 8008b12:	d102      	bne.n	8008b1a <_isatty_r+0x1a>
 8008b14:	682b      	ldr	r3, [r5, #0]
 8008b16:	b103      	cbz	r3, 8008b1a <_isatty_r+0x1a>
 8008b18:	6023      	str	r3, [r4, #0]
 8008b1a:	bd38      	pop	{r3, r4, r5, pc}
 8008b1c:	20000328 	.word	0x20000328

08008b20 <_raise_r>:
 8008b20:	291f      	cmp	r1, #31
 8008b22:	b538      	push	{r3, r4, r5, lr}
 8008b24:	4604      	mov	r4, r0
 8008b26:	460d      	mov	r5, r1
 8008b28:	d904      	bls.n	8008b34 <_raise_r+0x14>
 8008b2a:	2316      	movs	r3, #22
 8008b2c:	6003      	str	r3, [r0, #0]
 8008b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b32:	bd38      	pop	{r3, r4, r5, pc}
 8008b34:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b36:	b112      	cbz	r2, 8008b3e <_raise_r+0x1e>
 8008b38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b3c:	b94b      	cbnz	r3, 8008b52 <_raise_r+0x32>
 8008b3e:	4620      	mov	r0, r4
 8008b40:	f000 f830 	bl	8008ba4 <_getpid_r>
 8008b44:	462a      	mov	r2, r5
 8008b46:	4601      	mov	r1, r0
 8008b48:	4620      	mov	r0, r4
 8008b4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b4e:	f000 b817 	b.w	8008b80 <_kill_r>
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d00a      	beq.n	8008b6c <_raise_r+0x4c>
 8008b56:	1c59      	adds	r1, r3, #1
 8008b58:	d103      	bne.n	8008b62 <_raise_r+0x42>
 8008b5a:	2316      	movs	r3, #22
 8008b5c:	6003      	str	r3, [r0, #0]
 8008b5e:	2001      	movs	r0, #1
 8008b60:	e7e7      	b.n	8008b32 <_raise_r+0x12>
 8008b62:	2400      	movs	r4, #0
 8008b64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b68:	4628      	mov	r0, r5
 8008b6a:	4798      	blx	r3
 8008b6c:	2000      	movs	r0, #0
 8008b6e:	e7e0      	b.n	8008b32 <_raise_r+0x12>

08008b70 <raise>:
 8008b70:	4b02      	ldr	r3, [pc, #8]	; (8008b7c <raise+0xc>)
 8008b72:	4601      	mov	r1, r0
 8008b74:	6818      	ldr	r0, [r3, #0]
 8008b76:	f7ff bfd3 	b.w	8008b20 <_raise_r>
 8008b7a:	bf00      	nop
 8008b7c:	2000000c 	.word	0x2000000c

08008b80 <_kill_r>:
 8008b80:	b538      	push	{r3, r4, r5, lr}
 8008b82:	4d07      	ldr	r5, [pc, #28]	; (8008ba0 <_kill_r+0x20>)
 8008b84:	2300      	movs	r3, #0
 8008b86:	4604      	mov	r4, r0
 8008b88:	4608      	mov	r0, r1
 8008b8a:	4611      	mov	r1, r2
 8008b8c:	602b      	str	r3, [r5, #0]
 8008b8e:	f7f8 fda5 	bl	80016dc <_kill>
 8008b92:	1c43      	adds	r3, r0, #1
 8008b94:	d102      	bne.n	8008b9c <_kill_r+0x1c>
 8008b96:	682b      	ldr	r3, [r5, #0]
 8008b98:	b103      	cbz	r3, 8008b9c <_kill_r+0x1c>
 8008b9a:	6023      	str	r3, [r4, #0]
 8008b9c:	bd38      	pop	{r3, r4, r5, pc}
 8008b9e:	bf00      	nop
 8008ba0:	20000328 	.word	0x20000328

08008ba4 <_getpid_r>:
 8008ba4:	f7f8 bd92 	b.w	80016cc <_getpid>

08008ba8 <_init>:
 8008ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008baa:	bf00      	nop
 8008bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bae:	bc08      	pop	{r3}
 8008bb0:	469e      	mov	lr, r3
 8008bb2:	4770      	bx	lr

08008bb4 <_fini>:
 8008bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb6:	bf00      	nop
 8008bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bba:	bc08      	pop	{r3}
 8008bbc:	469e      	mov	lr, r3
 8008bbe:	4770      	bx	lr
