From 387552622dadc6c20c3189001c14515c6dd85596 Mon Sep 17 00:00:00 2001
From: Shaohui Xie <Shaohui.Xie@freescale.com>
Date: Wed, 27 Jan 2016 14:43:24 +0800
Subject: [PATCH 445/452] arm64: dts: ls2085ardb: adds interrupt property for
 AQR405 PHY

Signed-off-by: Shaohui Xie <Shaohui.Xie@nxp.com>
[Xulin: Original patch taken from FSL LS2085 SDK EAR6.0,
LS2085A-SDK-SOURCE-20160304-yocto.iso]
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts |    4 ++++
 1 files changed, 4 insertions(+), 0 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts
index 62a462d..147c21a 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts
@@ -153,21 +153,25 @@
 	/* AQR405 PHYs */
 	mdio2_phy1: emdio2_phy@1 {
 		compatible = "ethernet-phy-ieee802.3-c45";
+		interrupts = <0 1 0x4>; /* Level high type */
 		reg = <0x0>;
 		phy-connection-type = "xfi";
 	};
 	mdio2_phy2: emdio2_phy@2 {
 		compatible = "ethernet-phy-ieee802.3-c45";
+		interrupts = <0 2 0x4>; /* Level high type */
 		reg = <0x1>;
 		phy-connection-type = "xfi";
 	};
 	mdio2_phy3: emdio2_phy@3 {
 		compatible = "ethernet-phy-ieee802.3-c45";
+		interrupts = <0 4 0x4>; /* Level high type */
 		reg = <0x2>;
 		phy-connection-type = "xfi";
 	};
 	mdio2_phy4: emdio2_phy@4 {
 		compatible = "ethernet-phy-ieee802.3-c45";
+		interrupts = <0 5 0x4>; /* Level high type */
 		reg = <0x3>;
 		phy-connection-type = "xfi";
 	};
-- 
1.7.5.4

