<?xml version='1.0' encoding='ISO-8859-1' ?>
<!-- Autogenerated Book-level XML file. -->
<!-- Created by Topicgen v1.1.4 -->
<!-- Using LegacyStandardWikiAnalyzer -->
<!-- Creation Date: 2023-11-01 08:54:02 -->
<manual text="Mixed Signal (MS) Interoperability Guide" description="" href="dmsflowTOC.html" pdfref="dmsflow.pdf" type="Methodology" >
   <topic  href="About_This_Manual.html" text="About This Manual" >
      <topic  href="About_This_Manual.html#AboutThisManual-Audience" text="Audience" />
      <topic  href="About_This_Manual.html#AboutThisManual-HowtoUseThisDocument" text="How to Use This Document" />
      <topic  href="About_This_Manual.html#AboutThisManual-RelatedDocuments" text="Related Documents" >
         <topic  href="About_This_Manual.html#AboutThisManual-InnovusProductDocumentation" text="Innovus Product Documentation" />
         <topic  href="About_This_Manual.html#AboutThisManual-InnovusStylusCommonUIProductDocumentation" text="Innovus Stylus Common UI Product Documentation" />
         <topic  href="About_This_Manual.html#AboutThisManual-VirtuosoDocumentation" text="Virtuoso Documentation" />
      </topic>
   </topic>
   <topic  href="Getting_Started.html" text="Getting Started" >
      <topic  href="Getting_Started.html#GettingStarted-ProductandInstallationInformation" text="1.1 Product and Installation Information" />
      <topic  href="Getting_Started.html#GettingStarted-SettingtheRun-TimeEnvironmentforInnovus" text="1.2 Setting the Run-Time Environment for Innovus" >
         <topic  href="Getting_Started.html#GettingStarted-SupportedandCompatiblePlatforms" text="1.2.1 Supported and Compatible Platforms" />
         <topic  href="Getting_Started.html#GettingStarted-64-BitVersionofInnovusApplications" text="1.2.2 64-Bit Version of Innovus Applications" />
      </topic>
      <topic  href="Getting_Started.html#GettingStarted-TemporaryFileLocations" text="1.3 Temporary File Locations" />
      <topic  href="Getting_Started.html#GettingStarted-OpenAccess" text="1.4 OpenAccess" />
      <topic  href="Getting_Started.html#GettingStarted-LaunchingtheConsole" text="1.5 Launching the Console" />
      <topic  href="Getting_Started.html#GettingStarted-AccessingDocumentationandHelpinInnovus" text="1.6 Accessing Documentation and Help in Innovus" >
         <topic  href="Getting_Started.html#GettingStarted-LaunchingCadenceHelpFromtheCommandPrompt" text="1.6.1 Launching Cadence Help From the Command Prompt" />
         <topic  href="Getting_Started.html#GettingStarted-UsingtheInnovusmanandhelpCommandsontheTextCommandLine" text="1.6.2 Using the Innovus man and help Commands on the Text Command Line" />
      </topic>
      <topic  href="Getting_Started.html#GettingStarted-StartingtheVirtuosoStudioDesignEnvironment" text="1.7 Starting the Virtuoso Studio Design Environment" />
      <topic  href="Getting_Started.html#GettingStarted-InnovusandVirtuosoReleaseCompatibilityInformation" text="1.8 Innovus and Virtuoso Release Compatibility Information" />
   </topic>
   <topic  href="Overview_of_Mixed_Signal_Interoperability.html" text="Overview of Mixed Signal Interoperability" >
      <topic  href="Overview_of_Mixed_Signal_Interoperability.html#OverviewofMixedSignalInteroperability-MixedSignalSolution-Introduction" text="2.1 Mixed Signal Solution - Introduction" >
         <topic  href="Overview_of_Mixed_Signal_Interoperability.html#OverviewofMixedSignalInteroperability-DesignMethodologiesSupportedbytheCadenceMixedSignalSolution" text="2.1.1 Design Methodologies Supported by the Cadence Mixed Signal Solution" />
      </topic>
   </topic>
   <topic  href="Technology_Data_Preparation.html" text="Technology Data Preparation" >
      <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-SoftwareRequirements" text="3.1 Software Requirements" />
      <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-TechnologyDataPreparation" text="3.2 Technology Data Preparation" >
         <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-LibraryandTechnologyRequirements" text="3.2.1 Library and Technology Requirements" />
         <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-PreparingtheTechnologyLibrary" text="3.2.2 Preparing the Technology Library" />
         <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-DeterminingWhetherYourMSOAPDKIsTraditionalorRapid" text="3.2.3 Determining Whether Your MSOA PDK Is Traditional or Rapid" />
         <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-PreparingtheIPLibrary" text="3.2.4 Preparing the IP Library" />
         <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-CreatingaRapidMSOAPDKwithMultiplefoundry_innovusConstraintGroups" text="3.2.5 Creating a Rapid MSOA PDK with Multiple foundry_innovus Constraint Groups" />
         <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-PreparingaTechnologyLibrarywithMultipleLDRSs" text="3.2.6 Preparing a Technology Library with Multiple LDRSs" />
         <topic  href="Technology_Data_Preparation.html#TechnologyDataPreparation-RapidPDKASCIITechfileStructure" text="3.2.7 Rapid PDK ASCII Techfile Structure" />
      </topic>
   </topic>
   <topic  href="Design_Data_Preparation.html" text="Design Data Preparation" >
      <topic  href="Design_Data_Preparation.html#DesignDataPreparation-SpecialSettings/InstructionsToEnabletheMixed-SignalFlow" text="4.1 Special Settings/Instructions To Enable the Mixed-Signal Flow" />
      <topic  href="Design_Data_Preparation.html#DesignDataPreparation-NameSpaceMappingintheOpenAccessInteroperableFlow" text="4.2 Name Space Mapping in the OpenAccess Interoperable Flow" />
      <topic  href="Design_Data_Preparation.html#DesignDataPreparation-ConvertinganExistingLEF/DEF-basedDesignintoOpenAccess" text="4.3 Converting an Existing LEF/DEF-based Design into OpenAccess" >
         <topic  href="Design_Data_Preparation.html#DesignDataPreparation-ConvertingaLEF/DEF-baseddesignintoOpenAccessbyusingoaOut" text="4.3.1 Converting a LEF/DEF-based design into OpenAccess by using oaOut" />
      </topic>
      <topic  href="Design_Data_Preparation.html#DesignDataPreparation-MigratingaLEFandFloorplanFile-basedFlowtoOpenAccess" text="4.4 Migrating a LEF and Floorplan File-based Flow to OpenAccess" />
      <topic  href="Design_Data_Preparation.html#DesignDataPreparation-RunningInnovusintheOpenAccessMode" text="4.5 Running Innovus in the OpenAccess Mode" >
         <topic  href="Design_Data_Preparation.html#DesignDataPreparation-InitializingInnovusforImplementingaDigitalBlockinOpenAccess" text="4.5.1 Initializing Innovus for Implementing a Digital Block in OpenAccess" />
         <topic  href="Design_Data_Preparation.html#DesignDataPreparation-InitializingInnovuswiththeOpenAccessDatabaseofaDesignCreatedinVirtuosoXL" text="4.5.2 Initializing Innovus with the OpenAccess Database of a Design Created in Virtuoso XL" />
      </topic>
      <topic  href="Design_Data_Preparation.html#DesignDataPreparation-InteroperabilityofConstraintGroupsandNon-DefaultRulesbetweenVirtuosoandInnovus" text="4.6 Interoperability of Constraint Groups and Non-Default Rules between Virtuoso and Innovus" />
      <topic  href="Design_Data_Preparation.html#DesignDataPreparation-GenericGuidelinesToRuntheNetlist-DrivenMixed-SignalFlow" text="4.7 Generic Guidelines To Run the Netlist-Driven Mixed-Signal Flow" />
   </topic>
   <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html" text="Schematic-Driven Mixed Signal Design Flow" >
      <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-Schematic-DrivenMixedSignalFlow" text="5.1 Schematic-Driven Mixed Signal Flow" >
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-Overview" text="5.1.1 Overview" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-Top-LevelEarlyFloorplanning" text="5.1.2 Top-Level Early Floorplanning&#160;" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-TheAnalogBlockImplementationSub-Flow" text="5.1.3 The Analog Block Implementation Sub-Flow" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-CustomDigitalImplementationFlow" text="5.1.4 Custom Digital Implementation Flow" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-DigitalBlockImplementationFlow" text="5.1.5 Digital Block Implementation Flow" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-OpenAccessBasedInteroperableFlowbetweenInnovusandVirtuoso" text="5.1.6 OpenAccess Based Interoperable Flow between Innovus and Virtuoso" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-Top-LevelBlock/ChipAssemblyflow" text="5.1.7 Top-Level Block/Chip Assembly flow" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-VirtuosoTop-LevelAssembly" text="5.1.8 Virtuoso Top-Level Assembly" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-VirtuosoChip-LevelLayoutAssembly" text="5.1.9 Virtuoso Chip-Level Layout Assembly" />
      </topic>
      <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-FlowExample:PowerPushDownFlowforDigitalBlocksinAoTDesigns" text="5.2 Flow Example:&#160;Power&#160;PushDown Flow for Digital Blocks in AoT Designs" >
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-PerformingTop-LevelFloorplanninginVirtuosoFPinVirtuoso" text="5.2.1 Performing Top-Level Floorplanning in Virtuoso" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-PushingPowerShapesintotheDigitalBlockPushPower" text="5.2.2 Pushing Power Shapes into the Digital Block" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-ImplementingtheDigitalBlockinInnovusImplementinEDI" text="5.2.3 Implementing the Digital Block in Innovus" />
         <topic  href="Schematic-Driven_Mixed_Signal_Design_Flow.html#SchematicDrivenMixedSignalDesignFlow-BringingBacktheDigitalBlockintoVirtuosoforDesignAssemblyAssembleinVirtuoso" text="5.2.4 Bringing Back the Digital Block into Virtuoso for Design Assembly" />
      </topic>
   </topic>
   <topic  href="Virtuoso_Digital_Implementation.html" text="Virtuoso Digital Implementation" >
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-Overview" text="6.1 Overview" />
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-InvokingtheVDIEnvironment" text="6.2 Invoking the VDI Environment" >
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-StartingInnovusUsingaVerilogNetlist" text="6.2.1 Starting Innovus Using a Verilog Netlist" />
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-StartingInnovusUsinganOpenAccessDatabasefromVirtuoso" text="6.2.2 Starting Innovus&#160;Using an OpenAccess Database from Virtuoso" />
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-StartingInnovusUsinganExistingScript" text="6.2.3 Starting Innovus&#160;Using an Existing Script" />
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-LoadingExistingFormConfiguration" text="6.2.4 Loading Existing Form Configuration" />
      </topic>
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-ConfiguringPowerPlanningandPowerRouting" text="6.3 Configuring Power Planning and Power Routing" />
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-CreatingtheViewDefinitionFile" text="6.4 Creating the View Definition File" >
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-ImplementingaDigitalBlockintheSingleTimingAnalysisMode" text="6.4.1 Implementing a Digital Block in the Single Timing Analysis Mode" />
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-ImplementingaDigitalBlockintheBcWcorMin/MaxAnalysisMode" text="6.4.2 Implementing a Digital Block in the BcWc or Min/Max Analysis Mode" />
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-mmmctimingImplementingaDigitalBlockintheMMMCAnalysisMode" text="6.4.3 Implementing a Digital Block in the MMMC Analysis Mode" />
      </topic>
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-SpecifyingPhysicalCells" text="6.5 Specifying Physical Cells" />
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-SpecifyingOptionalPluginScripts" text="6.6 Specifying Optional Plugin Scripts" />
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-GeneratingtheInnovusScript" text="6.7 Generating the Innovus Script" >
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-WithCustomization" text="6.7.1 With Customization" />
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-WithoutCustomization" text="6.7.2 Without Customization" />
      </topic>
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-CompletingtheImplementation" text="6.8 Completing the Implementation" />
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-SampleFiles" text="6.9 Sample Files" >
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-SampleViewDefinitionFile" text="6.9.1 Sample View Definition File" />
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-SampleSDCFile" text="6.9.2 Sample SDC File" />
         <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-GeneratedInnovusScriptSample" text="6.9.3 Generated Innovus Script Sample" />
      </topic>
      <topic  href="Virtuoso_Digital_Implementation.html#VirtuosoDigitalImplementation-HelpfulHints" text="6.10 Helpful Hints" />
   </topic>
   <topic  href="Quick_Abstract_Inference.html" text="Quick Abstract Inference" >
      <topic  href="Quick_Abstract_Inference.html#QuickAbstractInference-OverviewofQuickAbstractInference" text="7.1 Overview of Quick Abstract Inference" />
      <topic  href="Quick_Abstract_Inference.html#QuickAbstractInference-WhyAbstractsAreStillRequiredforStandardCells" text="7.2 Why&#160;Abstracts Are Still Required for Standard Cells" />
      <topic  href="Quick_Abstract_Inference.html#QuickAbstractInference-HowQAIWorks" text="7.3 How QAI Works" >
         <topic  href="Quick_Abstract_Inference.html#QuickAbstractInference-RulesforAbstractInference" text="7.3.1 Rules for Abstract Inference" />
         <topic  href="Quick_Abstract_Inference.html#QuickAbstractInference-DetailedDescriptionofDataObjects" text="7.3.2 Detailed Description of Data Objects" />
         <topic  href="Quick_Abstract_Inference.html#QuickAbstractInference-BlockageModelinginQAI" text="7.3.3 Blockage Modeling in QAI" />
         <topic  href="Quick_Abstract_Inference.html#QuickAbstractInference-QAIPinModeling" text="7.3.4 QAI Pin Modeling" />
         <topic  href="Quick_Abstract_Inference.html#QuickAbstractInference-AntennaAnnotationUtilityforCreatingAccurateAntennaInformationfortheInnovusFlow" text="7.3.5 Antenna Annotation Utility for Creating Accurate Antenna Information for the Innovus Flow" />
      </topic>
   </topic>
   <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html" text="Netlist-Driven Mixed Signal Design Flow" >
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-Overview" text="8.1 Overview" />
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-TechnologyandIPLibraryPreparation" text="8.2 Technology and IP Library Preparation" />
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-VerilogNetlistCreation" text="8.3 Verilog Netlist Creation" />
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-Generalcomments" text="8.4 General comments" />
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-Floorplanning" text="8.5 Floorplanning&#160;" >
         <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-FloorplanningofVerilogNetlistUsingBlackboxes" text="8.5.1 Floorplanning of Verilog Netlist Using Blackboxes" />
         <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-GenerateFromSourceforSoftAnalogBlockLayoutUsingVirtuoso" text="8.5.2 Generate From Source for Soft Analog Block Layout Using Virtuoso" />
         <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-LoadPhysicalViewtoMergeOptimizedPinLocationsandBlockBoundary" text="8.5.3 Load Physical View to Merge Optimized Pin Locations and Block Boundary" />
         <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-PhysicalImplementationofSoftAnalogBlocksUsingVirtuoso" text="8.5.4 Physical Implementation of Soft Analog Blocks Using Virtuoso" />
         <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-PhysicalImplementationofSoftDigitalBlocksUsingInnovus" text="8.5.5 Physical Implementation of Soft Digital Blocks Using Innovus" />
      </topic>
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-Top-levelAnalogNetandPowerRouting" text="8.6 Top-level Analog Net and Power Routing" />
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-Top-levelDesignImplementation" text="8.7 Top-level Design Implementation" />
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-FinalChipIntegrationandSign-Off" text="8.8 Final Chip Integration and Sign-Off" />
      <topic  href="Netlist-Driven_Mixed_Signal_Design_Flow.html#NetlistDrivenMixedSignalDesignFlow-ECOFlows" text="8.9 ECO Flows" />
   </topic>
   <topic  href="OpenAccess_Wiring_Terminology.html" text="OpenAccess Wiring Terminology" >
      <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-CreatinganInteroperableDigitalBlockFloorplaninVirtuosoLayoutSuiteXL" text="9.1 Creating an Interoperable Digital Block Floorplan in Virtuoso Layout Suite XL" />
      <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-UnderstandingSymbolicandGeometricRouting" text="9.2 Understanding Symbolic and Geometric Routing" >
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-DifferencesBetweenSymbolicandGeometricRouting" text="9.2.1 Differences&#160;Between Symbolic and Geometric Routing" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-IdentifyingSymbolicRoutingandGeometricRouting" text="9.2.2 Identifying Symbolic Routing and Geometric Routing" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-IdentifyingtheRouteStatusforSymbolicandGeometricRouting" text="9.2.3 Identifying the Route Status for Symbolic and Geometric Routing" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-WaysofCreatingWiresinVirtuosoandInnovusEnvironment" text="9.2.4 Ways of Creating Wires in Virtuoso and Innovus Environment" />
      </topic>
      <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-LockingaNetUsingVirtuosoSpace-BasedRouter(VSR)" text="9.3 Locking a Net Using Virtuoso Space-Based Router (VSR)" >
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-Lockingapartiallyroutednet" text="9.3.1 Locking a partially routed net" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-Lockinganetthatiscompletelyunrouted" text="9.3.2 Locking a net that is completely unrouted" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-Lockingacompletelyroutednet" text="9.3.3 Locking a completely routed net" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-UnlockingNets" text="9.3.4 Unlocking Nets" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-HighlightingLockedNets" text="9.3.5 Highlighting Locked Nets" />
      </topic>
      <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-EditingNetAttributesinVirtuosoEditingNetAttributes" text="9.4 Editing Net Attributes in Virtuoso" />
      <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-Wire/NetMappingBetweenVirtuosoandInnovusWire/NetMapping" text="9.5 Wire/Net Mapping Between Virtuoso and Innovus" />
      <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-HandlingofWiresfromVirtuosoinInnovusVirtuosoWiresInInnovus" text="9.6 Handling of Wires from Virtuoso in Innovus" >
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-ConversionofWirestoDEFSPECIALNETSinInnovus" text="9.6.1 Conversion of Wires to DEF SPECIALNETS in Innovus" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-ImplicationsoftheConversioninInnovus" text="9.6.2 &#160;Implications of the Conversion in Innovus" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-AddressingtheConversionIssue" text="9.6.3 Addressing the Conversion Issue" />
         <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-HowToPreventtheConversionIssue" text="9.6.4 How To Prevent the Conversion Issue" />
      </topic>
      <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-WiringConnectivityinInnovusWiringConnectivity" text="9.7 Wiring Connectivity in Innovus" />
      <topic  href="OpenAccess_Wiring_Terminology.html#OpenAccessWiringTerminology-WiringExtractioninInnovusWiringExtraction" text="9.8 Wiring Extraction in Innovus" />
   </topic>
   <topic  href="Trim_Metal_Interoperability.html" text="Trim Metal Interoperability" >
      <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-IntroductiontoTrimMetal" text="10.1 Introduction to Trim Metal" >
         <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-TheTRIMMETALLAYER" text="10.1.1 The TRIMMETAL LAYER" />
         <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-GeneralRequirementsforN7,N5,andN3Designs" text="10.1.2 General Requirements for N7, N5, and N3 Designs" />
         <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-WhatIsTrimMetal?" text="10.1.3 What Is Trim Metal?" />
      </topic>
      <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-TechnologyRequirementsforTrimMetalInsertion" text="10.2 Technology Requirements for Trim Metal Insertion" />
      <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-TrimMetalInsertionFlowinVirtuoso" text="10.3 Trim Metal Insertion Flow in Virtuoso" >
         <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-TrimShapeRules" text="10.3.1 Trim Shape Rules" />
         <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-TrimShapeExtensionModels" text="10.3.2 Trim Shape Extension Models" />
      </topic>
      <topic  href="Trim_Metal_Interoperability.html#TrimMetalInteroperability-SupportingToolEnhancements" text="10.4 Supporting Tool Enhancements" />
   </topic>
   <topic  href="Routing_Constraint_Interoperability.html" text="Routing Constraint Interoperability" >
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-AnOverviewofRoutingandConstraintInteroperability" text="11.1 An Overview of Routing and Constraint Interoperability" />
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-StepsforCreatinganInteroperableNDRinVirtuoso" text="11.2 Steps for Creating an Interoperable NDR in Virtuoso" />
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-CreatingInteroperableShieldingConstraintsinVirtuoso" text="11.3 Creating Interoperable Shielding Constraints in Virtuoso" />
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-RoutingConstraintsUnderstoodbyNanoRoute(DigitalRouterinInnovus)" text="11.4 Routing Constraints Understood by NanoRoute (Digital Router in Innovus)" />
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-Creating/ViewingInteroperableRoutingConstraintsinVirtuoso" text="11.5 Creating/Viewing Interoperable Routing Constraints in Virtuoso" >
         <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-CreatingInteroperableConstraintsUsingVirtuosoConstraintManager" text="11.5.1 Creating Interoperable Constraints Using Virtuoso Constraint Manager" />
         <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-CheckingOpenAccessDatabasewithConstraintsPriortoBringingaDesignintoOADBCheckerSystem" text="11.5.2 Checking OpenAccess Database with Constraints Prior to Bringing a Design into OA DB Checker System" />
      </topic>
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-CreatingInteroperableRoutingConstraintsUsingInnovus" text="11.6 Creating Interoperable Routing Constraints Using Innovus" />
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-HierarchicalPropagationofConstraints" text="11.7 Hierarchical Propagation of Constraints" />
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-Creating/AddingMixed-SignalRoutingConstraintsonIPBlocks" text="11.8 Creating/Adding Mixed-Signal Routing Constraints on IP Blocks" />
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-RoutingConstraintsInteroperabilitybetweenNanoRouteandVSR" text="11.9 Routing Constraints Interoperability between NanoRoute and VSR" >
         <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-GettingaListofNetswithskip_routingAttribute" text="11.9.1 Getting a List of Nets with skip_routing Attribute" />
         <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-CheckingRoutingResultsAgainsttheRoutingConstraints" text="11.9.2 Checking Routing Results Against the Routing Constraints" />
         <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-CreatingInteroperableLibrarybetweenInnovusandVirtuoso" text="11.9.3 Creating Interoperable Library between Innovus and Virtuoso" />
      </topic>
      <topic  href="Routing_Constraint_Interoperability.html#RoutingConstraintInteroperability-TryingtheConstraintInteroperabilityEnvironmentandtherun_vsrCommandinInnovusfortheFirstTime" text="11.10 Trying the Constraint Interoperability Environment and the run_vsr Command in Innovus for the First Time" />
   </topic>
   <topic  href="Working_with_Buses_in_OpenAccess.html" text="Working with Buses in OpenAccess" >
      <topic  href="Working_with_Buses_in_OpenAccess.html#WorkingwithBusesinOpenAccess-SettingsforAutomaticAnnotationofBusBitsDuringAbstractGenerationusingVirtuosoAbstractGenerator" text="12.1 Settings for Automatic Annotation of Bus Bits During Abstract Generation using Virtuoso Abstract Generator" />
      <topic  href="Working_with_Buses_in_OpenAccess.html#WorkingwithBusesinOpenAccess-TheInterfaceBitSettingofaTerminal" text="12.2 The Interface Bit Setting of a Terminal" >
         <topic  href="Working_with_Buses_in_OpenAccess.html#WorkingwithBusesinOpenAccess-CheckingforthePresenceoftheInterfaceBit" text="12.2.1 Checking for the Presence of the Interface Bit" />
         <topic  href="Working_with_Buses_in_OpenAccess.html#WorkingwithBusesinOpenAccess-RunningverilogAnnotate" text="12.2.2 Running verilogAnnotate" />
      </topic>
   </topic>
   <topic  href="High_Frequency_Router_In_Innovus.html" text="High Frequency Router In Innovus" >
      <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-Overview" text="13.1 Overview" />
      <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-InvokingNRHF" text="13.2 Invoking NRHF" />
      <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-ControllingNRHFRouting" text="13.3 Controlling NRHF Routing" />
      <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-SupportedRoutingStyles" text="13.4 Supported Routing Styles" >
         <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-Non-defaultRouting" text="13.4.1 Non-default Routing" />
         <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-Shielding" text="13.4.2 Shielding" />
         <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-DifferentialPair" text="13.4.3 Differential Pair" />
         <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-MatchLength" text="13.4.4 Match Length" />
         <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-ResistanceMatch" text="13.4.5 Resistance Match" />
         <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-LayerMatch" text="13.4.6 Layer Match" />
         <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-BusRouting" text="13.4.7 Bus Routing" />
         <topic  href="High_Frequency_Router_In_Innovus.html#HighFrequencyRouterInInnovus-LengthControl" text="13.4.8 Length Control" />
      </topic>
   </topic>
   <topic  href="Working_with_Vias_in_OpenAccess.html" text="Working with Vias in OpenAccess" >
      <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-Overview" text="14.1 Overview" />
      <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-TypesofViaDefinitions" text="14.2 Types of Via Definitions" >
         <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-CustomViasorcustomViaDefs" text="14.2.1 Custom Vias or customViaDefs" />
         <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-VIARULEorstandardViaDefs" text="14.2.2 VIARULE or standardViaDefs" />
         <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-standardViaVariants" text="14.2.3 standardViaVariants" />
      </topic>
      <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-HowToolsFindandUseVias" text="14.3 How Tools Find and Use Vias" >
         <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-generateVias" text="14.3.1 generateVias" />
         <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-SummaryTable" text="14.3.2 Summary Table" />
         <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-cdsFixedVias" text="14.3.3 cdsFixedVias" />
      </topic>
      <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-Examples" text="14.4 Examples" >
         <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-SettingtheLDRSinVirtuosoLayoutSuite" text="14.4.1 Setting the LDRS in Virtuoso Layout Suite" />
         <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-CheckingViasintheTechFile" text="14.4.2 Checking Vias in the Tech File" />
      </topic>
      <topic  href="Working_with_Vias_in_OpenAccess.html#WorkingwithViasinOpenAccess-DirectingtheRoutertoUseOnlytheViasintheITDBinInnovus" text="14.5 Directing the Router to Use Only the Vias in the ITDB in Innovus" />
   </topic>
   <topic  href="Placing_Standard-cell-based_Designs_from_Virtuoso.html" text="Placing Standard-cell-based Designs from Virtuoso" >
      <topic  href="Placing_Standard-cell-based_Designs_from_Virtuoso.html#PlacingStandardcellbasedDesignsfromVirtuoso-Overview" text="15.1 Overview" />
      <topic  href="Placing_Standard-cell-based_Designs_from_Virtuoso.html#PlacingStandardcellbasedDesignsfromVirtuoso-GuidelinesforPlacingaStandard-cell-basedDesignfromVirtuosoinInnovus" text="15.2 Guidelines for Placing a Standard-cell-based Design from Virtuoso in Innovus" />
      <topic  href="Placing_Standard-cell-based_Designs_from_Virtuoso.html#PlacingStandardcellbasedDesignsfromVirtuoso-WhatareSitesandRowsinInnovusandWhyTheyAreNeeded" text="15.3 What are Sites and Rows in Innovus and Why They Are Needed" />
      <topic  href="Placing_Standard-cell-based_Designs_from_Virtuoso.html#PlacingStandardcellbasedDesignsfromVirtuoso-SitePropertyintheCellViewofStandardCells" text="15.4 Site Property in the Cell View of Standard Cells" />
      <topic  href="Placing_Standard-cell-based_Designs_from_Virtuoso.html#PlacingStandardcellbasedDesignsfromVirtuoso-SiteDefinitionintheTechnologyLibrary" text="15.5 Site Definition in the Technology Library" />
      <topic  href="Placing_Standard-cell-based_Designs_from_Virtuoso.html#PlacingStandardcellbasedDesignsfromVirtuoso-StandardRowCreationbyInnovusDuringinit_design" text="15.6 Standard Row Creation by Innovus During init_design" />
      <topic  href="Placing_Standard-cell-based_Designs_from_Virtuoso.html#PlacingStandardcellbasedDesignsfromVirtuoso-SwitchingtheOrientationoftheStandardRows" text="15.7 Switching the Orientation of the Standard Rows" />
   </topic>
   <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html" text="Using NanoRoute To Route a Design from Virtuoso" >
      <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-Overview" text="16.1 Overview" />
      <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-WhatAreRoutingTracks?" text="16.2 What Are Routing Tracks?" />
      <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-GuidelinesforUsingInnovusToRouteaDesignfromVirtuoso" text="16.3 Guidelines for Using Innovus To Route a Design from Virtuoso" />
      <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-InteroperabilityofRoutingTracks" text="16.4 Interoperability of Routing Tracks" >
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-SupportedUseModelsfortheInteroperabilityofRoutingTracks" text="16.4.1 Supported Use Models for the Interoperability of Routing Tracks" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-Roleofadd_tracksintheInteroperabilityofRoutingTracks" text="16.4.2 Role of add_tracks in the Interoperability of Routing Tracks" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-RoleofsetOaxMode-updateModeintheInteroperabilityofRoutingTracks" text="16.4.3 Role of setOaxMode -updateMode in the Interoperability of Routing Tracks" />
      </topic>
      <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-TrackAlignmentinInnovus" text="16.5 Track Alignment in Innovus" >
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-RelationshipBetweenWireWidth,RoutingTrackPitch,andMinimumSpacingRequirement" text="16.5.1 Relationship Between Wire Width, Routing Track Pitch, and Minimum Spacing Requirement" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-AlignmentofI/OPinswithRoutingTracks" text="16.5.2 Alignment of I/O Pins with Routing Tracks" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-AlignmentofI/OPinswithNon-Uniform-PitchTracksinLowerTechnologyNodes" text="16.5.3 Alignment of I/O Pins with Non-Uniform-Pitch Tracks in Lower Technology Nodes" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-AccesstoI/OPinswithDoublePatterningLayersinLowerTechnologyNodes" text="16.5.4 Access to I/O Pins with Double Patterning Layers&#160;in Lower Technology Nodes" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-AccesstoStandard-CellI/OPinsinLowerTechnologyNodes" text="16.5.5 Access to Standard-Cell I/O Pins&#160;in Lower Technology Nodes" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-AccesstoStandard-CellI/OPinswithDoublePatterningLayers" text="16.5.6 Access to Standard-Cell I/O Pins with Double Patterning Layers" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-TrackPatternswithNon-UniformPitch" text="16.5.7 Track Patterns with Non-Uniform Pitch" />
         <topic  href="Using_NanoRoute_To_Route_a_Design_from_Virtuoso.html#UsingNanoRouteToRouteaDesignfromVirtuoso-TrackPatternswithNon-UniformPitchandNon-DefaultWidth" text="16.5.8 Track Patterns with&#160;Non-Uniform Pitch&#160;and Non-Default Width" />
      </topic>
   </topic>
   <topic  href="Design_and_Core_Boundary_in_Innovus.html" text="Design and Core Boundary in Innovus" >
      <topic  href="Design_and_Core_Boundary_in_Innovus.html#DesignandCoreBoundaryinInnovus-DesignandCoreBoundaryDefinitions" text="17.1 Design and Core Boundary Definitions" />
      <topic  href="Design_and_Core_Boundary_in_Innovus.html#DesignandCoreBoundaryinInnovus-MatchingtheOrientationofRowsandStandardCells" text="17.2 Matching the Orientation of Rows and Standard Cells" />
      <topic  href="Design_and_Core_Boundary_in_Innovus.html#DesignandCoreBoundaryinInnovus-HandlingGapsBetweenStandardCellsandtheDesignBoundary" text="17.3 Handling Gaps&#160;Between Standard Cells and the Design Boundary" >
         <topic  href="Design_and_Core_Boundary_in_Innovus.html#DesignandCoreBoundaryinInnovus-GapBetweentheLeftEdgeoftheLeftmostStandardCellandtheDesignBoundary" text="17.3.1 Gap Between the Left Edge of the Leftmost Standard Cell and the Design Boundary" />
         <topic  href="Design_and_Core_Boundary_in_Innovus.html#DesignandCoreBoundaryinInnovus-GapsBetweentheLeftandBottomEdgesofStandardCellsandtheDesignBoundary" text="17.3.2 Gaps Between the Left and Bottom Edges of Standard Cells and the Design Boundary" />
      </topic>
      <topic  href="Design_and_Core_Boundary_in_Innovus.html#DesignandCoreBoundaryinInnovus-CreatingDouble-HeightRows" text="17.4 Creating Double-Height Rows" />
      <topic  href="Design_and_Core_Boundary_in_Innovus.html#DesignandCoreBoundaryinInnovus-CreatingRoutingTrackswithRespecttocoreBox" text="17.5 Creating Routing Tracks with Respect to coreBox" />
      <topic  href="Design_and_Core_Boundary_in_Innovus.html#DesignandCoreBoundaryinInnovus-ResizingthePRBoundaryObjectinVirtuoso" text="17.6 Resizing the PRBoundary Object in Virtuoso" />
   </topic>
   <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html" text="Static Timing Analysis for Mixed Signal Designs" >
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-Overview" text="18.1 Overview" />
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-OpenAccessCompatibilityforMixed-SignalSTAFlow" text="18.2 OpenAccess Compatibility for Mixed-Signal STA Flow" >
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-BasicDesignRequirements" text="18.2.1 Basic Design Requirements" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RequirementsforCorrectConnectivityPropagationCorrectConnectivity" text="18.2.2 Requirements for Correct Connectivity Propagation" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RequirementsforOpenAccessCompatibility" text="18.2.3 Requirements for OpenAccess Compatibility" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-UsefulUtilitiesandInformation" text="18.2.4 Useful Utilities and Information" />
      </topic>
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-HandlingSchematic-DrivenDesignsImplementedUsingaNon-InteroperablePDK" text="18.3 Handling Schematic-Driven Designs Implemented Using a Non-Interoperable PDK" >
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-CheckingtheTechnologyDatabaseGraphofaSpecificDesignLibraryChekTek" text="18.3.1 Checking the Technology Database Graph of a Specific Design Library" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-OpeningaDesignAttachedtoaNon-InteroperablePDKinInnovus" text="18.3.2 Opening a Design Attached to a Non-Interoperable PDK in Innovus" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-WaysToSwitchaDesignLibraryfromaNon-InteroperabletoanInteroperablePDK" text="18.3.3 Ways To Switch a Design Library from a Non-Interoperable to an Interoperable PDK" />
      </topic>
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningSTAbyFlatteningtheDesign" text="18.4 Running STA by Flattening the Design" >
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-StepsforRunningSTAUsingtheFlattenApproach" text="18.4.1 Steps for Running STA Using the Flatten Approach" />
      </topic>
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningSTAbyUsingtheFTM" text="18.5 Running STA by Using the FTM" >
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-GeneratingtheFTMforEachBlockgenFTM" text="18.5.1 Generating the FTM for Each Block" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningSTAonTop-levelDesignwithFTMofBlocks" text="18.5.2 Running STA on Top-level Design with FTM of Blocks" />
      </topic>
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-DifferencebetweenFlatandFTMApproaches" text="18.6 Difference between Flat and FTM Approaches" />
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-GuidelinesforRunningSTAFlowonMixed-SignalDesign" text="18.7 Guidelines for Running STA Flow on Mixed-Signal Design" />
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-CreatingaQuickTimingModelforAnalogIPsinInnovus" text="18.8 Creating a Quick Timing Model for Analog IPs in Innovus" />
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-DifferentWaysofRunningassembleDesign" text="18.9 Different Ways of Running assembleDesign" >
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningassembleDesignintheBatchMode" text="18.9.1 Running assembleDesign in the Batch Mode" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningassembleDesignintheIncrementalMode" text="18.9.2 Running assembleDesign in the Incremental Mode" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-DifferencesbetweentheBatchandIncrementalModesofassembleDesign" text="18.9.3 Differences between the Batch and Incremental Modes of assembleDesign" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningassembleDesignwiththe-allTimingBlocksOption" text="18.9.4 Running assembleDesign with the -allTimingBlocks Option" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-TipsonRunningassembleDesign-allTimingBlocks" text="18.9.5 Tips on Running assembleDesign -allTimingBlocks" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-CaveatsforandLimitationsofassembleDesign-allTimingBlocks" text="18.9.6 Caveats for and Limitations of assembleDesign -allTimingBlocks" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningassembleDesignintheBatchModeandSubsequentlyintheIncrementalMode" text="18.9.7 Running assembleDesign in the Batch Mode and Subsequently in the Incremental Mode" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-LimitationsofassembleDesign" text="18.9.8 Limitations of assembleDesign" />
      </topic>
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-ParasiticRCExtractionforRunningMS-STA" text="18.10 Parasitic RC Extraction for Running MS-STA" >
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningQuantusExtractionwithpostRouteEngineforaRoutedDesign" text="18.10.1 Running Quantus Extraction with postRoute Engine for a Routed Design" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningQuantusExtractionwithSignoffEffortLevel" text="18.10.2 Running Quantus Extraction with Signoff Effort Level" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-UsingtheQuantusLayerMapFile" text="18.10.3 Using the Quantus Layer Map File" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-Auto-creationoftheQuantusLayerMapFilefromInnovus" text="18.10.4 Auto-creation of the Quantus Layer Map File from Innovus" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningSignoffQuantusExtractionintheOpenAccessMode" text="18.10.5 Running Signoff Quantus Extraction in the OpenAccess Mode" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-Auto-creationofInputFilesfromInnovusToRunStandaloneQuantusQRC" text="18.10.6 Auto-creation of Input Files from Innovus To Run Standalone Quantus QRC" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-RunningStandaloneQuantusQRCandLoadingtheResultingSPEFFilesBacktoInnovus" text="18.10.7 Running Standalone Quantus QRC and Loading the Resulting SPEF Files Back to Innovus" />
      </topic>
      <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-TipsforDebuggingtheNoConstrainedTimingPathIssueGeneratedbyreport_timing" text="18.11 Tips for Debugging the No Constrained Timing Path Issue Generated by report_timing" >
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-CaseStudies" text="18.11.1 Case Studies" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-BasicConditionsforReportingtheTimingonaPath" text="18.11.2 Basic Conditions for Reporting the Timing on a Path" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-CommonNoConstraintSituations" text="18.11.3 Common No Constraint Situations" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-CheckingtheValidityofaTimingConstraint" text="18.11.4 Checking the Validity of a Timing Constraint" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-CheckingtheExistenceofaDesignObjectintheLayout" text="18.11.5 Checking the Existence of a Design Object in the Layout" />
         <topic  href="Static_Timing_Analysis_for_Mixed_Signal_Designs.html#StaticTimingAnalysisforMixedSignalDesigns-CommonInvalidTimingPathSituations" text="18.11.6 Common Invalid Timing Path Situations" />
      </topic>
   </topic>
   <topic  href="Chip_Finishing_and_ECO_Flows.html" text="Chip Finishing and ECO Flows" >
      <topic  href="Chip_Finishing_and_ECO_Flows.html#ChipFinishingandECOFlows-Overview" text="19.1 Overview" />
      <topic  href="Chip_Finishing_and_ECO_Flows.html#ChipFinishingandECOFlows-Virtuoso-BasedECOFlow" text="19.2 Virtuoso-Based ECO Flow" />
      <topic  href="Chip_Finishing_and_ECO_Flows.html#ChipFinishingandECOFlows-Innovus-BasedECOFlow" text="19.3 Innovus-Based ECO Flow" >
         <topic  href="Chip_Finishing_and_ECO_Flows.html#ChipFinishingandECOFlows-Overview.1" text="19.3.1 Overview" />
         <topic  href="Chip_Finishing_and_ECO_Flows.html#ChipFinishingandECOFlows-Pre-MaskECOFlowSteps" text="19.3.2 Pre-Mask ECO Flow Steps" />
         <topic  href="Chip_Finishing_and_ECO_Flows.html#ChipFinishingandECOFlows-Post-MaskECOFlowSteps" text="19.3.3 Post-Mask ECO Flow Steps" />
         <topic  href="Chip_Finishing_and_ECO_Flows.html#ChipFinishingandECOFlows-ExamplePost-MaskECOScenarios" text="19.3.4 Example Post-Mask ECO Scenarios" />
      </topic>
   </topic>
   <topic  href="OpenAccess_Database_Interoperability_Checker.html" text="OpenAccess Database Interoperability Checker" >
      <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-Overviewoadb" text="20.1 Overview" />
      <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-RunningtheOADBCheckerChecker_Plugin" text="20.2 Running the OA DB Checker" />
      <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-CheckLibrary-InnovusInteroperabilityLibraryCheckeroaDBLibChecker" text="20.3 Check Library - Innovus Interoperability Library Checker" >
         <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-TechnologyDBCheckertechDBChecker" text="20.3.1 Technology DB Checker" />
         <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-LibraryDBCheckerLibDBChecker" text="20.3.2 Library DB Checker" />
         <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-CheckPinsbetweenTwoCellviewsfortheRemasterInstancePinChecker" text="20.3.3 Check Pins between Two Cellviews for the Remaster Instance" />
         <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-ReportFileNameReportFile" text="20.3.4 Report File Name" />
      </topic>
      <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-CheckDesign-InnovusInteroperabilityDesignCheckeroaDBDesignChecker" text="20.4 Check Design - Innovus Interoperability Design Checker" >
         <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-CellView(s)DesignCheckerCellview" text="20.4.1 CellView(s)" />
         <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-ReportFileNameDesignCheckerReport" text="20.4.2 Report File Name" />
         <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-ChecksDesignCheckerChecks" text="20.4.3 Checks" />
      </topic>
      <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-CreateCheckFile-CreateCheckDesignFileCheckDesignFile" text="20.5 Create Check File - Create Check Design File" />
      <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-ViewingOADBCheckerViolationMarkersintheAnnotationBrowserinVirtuoso" text="20.6 Viewing OA DB Checker Violation Markers in the Annotation Browser in Virtuoso" />
      <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-RunInnovus-InnovusLaunchGUI" text="20.7 Run Innovus - Innovus Launch GUI" />
      <topic  href="OpenAccess_Database_Interoperability_Checker.html#OpenAccessDatabaseInteroperabilityChecker-OADBCheckerUseCaseScenariosforVirtuosoUsers" text="20.8 OA DB Checker Use Case Scenarios for Virtuoso Users" />
   </topic>
   <topic  href="oaZip_Utility.html" text="oaZip Utility" >
      <topic  href="oaZip_Utility.html#oaZipUtility-TheoazipUtilitytoCompress/DecompressDatabases" text="21.1 The oazip Utility to Compress/Decompress Databases" >
         <topic  href="oaZip_Utility.html#oaZipUtility-CommandSyntax" text="21.1.1 Command Syntax" />
         <topic  href="oaZip_Utility.html#oaZipUtility-Arguments" text="21.1.2 Arguments" />
      </topic>
   </topic>
   <topic  href="Voltage_Dependent_Rule_Interoperability.html" text="Voltage Dependent Rule Interoperability" >
      <topic  href="Voltage_Dependent_Rule_Interoperability.html#VoltageDependentRuleInteroperability-Overview" text="22.1 Overview" />
      <topic  href="Voltage_Dependent_Rule_Interoperability.html#VoltageDependentRuleInteroperability-VDRSyntax" text="22.2 VDR Syntax" />
   </topic>
   <topic  href="Useful_Tips.html" text="Useful Tips" >
      <topic  href="Useful_Tips.html#UsefulTips-RemovingPipeCharacterfromInstanceNames" text="23.1 Removing Pipe Character from Instance Names" />
      <topic  href="Useful_Tips.html#UsefulTips-ViewingPCellsinInnovus" text="23.2 Viewing PCells in Innovus" />
      <topic  href="Useful_Tips.html#UsefulTips-GlobalNetNameCollisionResolution" text="23.3 Global Net Name Collision Resolution" />
      <topic  href="Useful_Tips.html#UsefulTips-NanoRouteSupportforNets" text="23.4 NanoRoute Support for Nets" />
      <topic  href="Useful_Tips.html#UsefulTips-SavingBlackboxesinOpenAccess" text="23.5 Saving Blackboxes in OpenAccess" />
      <topic  href="Useful_Tips.html#UsefulTips-ImportingthePowerandGroundNetsConnectionsUsingVerilogNetlist" text="23.6 Importing the Power and Ground Nets Connections Using Verilog Netlist" />
      <topic  href="Useful_Tips.html#UsefulTips-TurningOffPowerandGroundConnectionsinaNetlist" text="23.7 Turning Off Power and Ground Connections in a Netlist" >
         <topic  href="Useful_Tips.html#UsefulTips-verilogAnnotateCommandSyntax" text="23.7.1 verilogAnnotate Command Syntax" />
      </topic>
      <topic  href="Useful_Tips.html#UsefulTips-GeneratingPowerandGroundPins" text="23.8 Generating Power and Ground Pins" />
      <topic  href="Useful_Tips.html#UsefulTips-UsingAbstractViewsinInnovus" text="23.9 Using Abstract Views in Innovus" />
      <topic  href="Useful_Tips.html#UsefulTips-PerformingPowerRoutingOutsideInnovus" text="23.10 Performing Power Routing Outside Innovus" />
      <topic  href="Useful_Tips.html#UsefulTips-GeneratingAbstractswithAntennaInformation" text="23.11 Generating Abstracts with Antenna Information" />
      <topic  href="Useful_Tips.html#UsefulTips-MappingVirtuosoBindKeystoInnovusBindKeys" text="23.12 Mapping Virtuoso Bind Keys to Innovus Bind Keys" />
      <topic  href="Useful_Tips.html#UsefulTips-skilltotclSKILLtoTCLMapping" text="23.13 SKILL to TCL Mapping" />
      <topic  href="Useful_Tips.html#UsefulTips-GeneratingaVerilogNetlistforInnovusfromaVirtuosoSchematic" text="23.14 Generating a Verilog Netlist for Innovus from a Virtuoso Schematic" >
         <topic  href="Useful_Tips.html#UsefulTips-NetlistingOptions" text="23.14.1 Netlisting Options" />
         <topic  href="Useful_Tips.html#UsefulTips-SchematicandHierarchyEditorSetup" text="23.14.2 Schematic and Hierarchy Editor Setup" />
         <topic  href="Useful_Tips.html#UsefulTips-NetlistGeneration" text="23.14.3 Netlist Generation" />
         <topic  href="Useful_Tips.html#UsefulTips-ProblemsandSolutions" text="23.14.4 Problems and Solutions" />
         <topic  href="Useful_Tips.html#UsefulTips-FilteringPowerandGroundNetsinVerilog" text="23.14.5 Filtering Power and Ground Nets in Verilog" />
         <topic  href="Useful_Tips.html#UsefulTips-NetlistingOptions.1" text="23.14.6 Netlisting Options" />
         <topic  href="Useful_Tips.html#UsefulTips-SchematicModifications" text="23.14.7 Schematic Modifications" />
         <topic  href="Useful_Tips.html#UsefulTips-LimitationduetoSplitBusandBundlewith`MergeAll&#39;" text="23.14.8 Limitation due to Split Bus and Bundle with `Merge All&#39;" />
      </topic>
      <topic  href="Useful_Tips.html#UsefulTips-CreatingaNon-DefaultRuleinVirtuosoandthenUsingitinInnovus" text="23.15 Creating a Non-Default Rule in Virtuoso and then Using it in Innovus" >
         <topic  href="Useful_Tips.html#UsefulTips-UsingVirtuoso" text="23.15.1 Using Virtuoso" />
         <topic  href="Useful_Tips.html#UsefulTips-UsingInnovus" text="23.15.2 Using Innovus" />
      </topic>
      <topic  href="Useful_Tips.html#UsefulTips-TroubleshootingCommonErrorsinInnovusOpenAccessFlow" text="23.16 Troubleshooting Common Errors in Innovus OpenAccess Flow" >
         <topic  href="Useful_Tips.html#UsefulTips-IMPOAX-717Error" text="23.16.1 IMPOAX-717 Error" />
      </topic>
      <topic  href="Useful_Tips.html#UsefulTips-WorkingwithOldVersionsofOpenAccessData" text="23.17 Working with Old Versions of OpenAccess Data" />
   </topic>
</manual>
