<stg><name>AxiStream2MatStream<2></name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %rem = alloca i32 1

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="21" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %val = alloca i32 1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %store_ln1049 = store i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="store_ln1049"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %store_ln1051 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln1051"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:8 %store_ln1050 = store i21 0, i21 %i

]]></Node>
<StgValue><ssdm name="store_ln1050"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %store_ln1048 = store i32 0, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln1048"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln1054 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln1054"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %rem_1 = load i32 %rem

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
for.body:1 %i_3 = load i21 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body:3 %icmp_ln1054 = icmp_eq  i21 %i_3, i21 2073600

]]></Node>
<StgValue><ssdm name="icmp_ln1054"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body:5 %i_4 = add i21 %i_3, i21 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln1054 = br i1 %icmp_ln1054, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln1054"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:3 %icmp_ln1065 = icmp_slt  i32 %rem_1, i32 24

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:5 %br_ln1065 = br i1 %icmp_ln1065, void %if.else, void %if.then_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1065"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %sub_ln1074 = sub i32 55, i32 %rem_1

]]></Node>
<StgValue><ssdm name="sub_ln1074"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %sub_ln1074_1 = sub i32 32, i32 %rem_1

]]></Node>
<StgValue><ssdm name="sub_ln1074_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %icmp_ln1074 = icmp_ugt  i32 %sub_ln1074_1, i32 %sub_ln1074

]]></Node>
<StgValue><ssdm name="icmp_ln1074"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32">
<![CDATA[
if.else:3 %trunc_ln1074 = trunc i32 %sub_ln1074_1

]]></Node>
<StgValue><ssdm name="trunc_ln1074"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32">
<![CDATA[
if.else:4 %trunc_ln1074_1 = trunc i32 %sub_ln1074

]]></Node>
<StgValue><ssdm name="trunc_ln1074_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end42:3 %store_ln1050 = store i21 %i_4, i21 %i

]]></Node>
<StgValue><ssdm name="store_ln1050"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:4 %val_load = load i32 %val

]]></Node>
<StgValue><ssdm name="val_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
<literal name="icmp_ln1074" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:5 %tmp = partselect i32 @llvm.part.select.i32, i32 %val_load, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
<literal name="icmp_ln1074" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else:7 %xor_ln1074 = xor i5 %trunc_ln1074, i5 31

]]></Node>
<StgValue><ssdm name="xor_ln1074"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else:10 %select_ln1074_1 = select i1 %icmp_ln1074, i32 %tmp, i32 %val_load

]]></Node>
<StgValue><ssdm name="select_ln1074_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.else:11 %select_ln1074_2 = select i1 %icmp_ln1074, i5 %xor_ln1074, i5 %trunc_ln1074

]]></Node>
<StgValue><ssdm name="select_ln1074_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
if.else:13 %zext_ln1074 = zext i5 %select_ln1074_2

]]></Node>
<StgValue><ssdm name="zext_ln1074"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:15 %lshr_ln1074 = lshr i32 %select_ln1074_1, i32 %zext_ln1074

]]></Node>
<StgValue><ssdm name="lshr_ln1074"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="32">
<![CDATA[
if.else:16 %trunc_ln1074_2 = trunc i32 %lshr_ln1074

]]></Node>
<StgValue><ssdm name="trunc_ln1074_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:20 %rem_3 = add i32 %rem_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="rem_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:21 %store_ln1048 = store i32 %rem_3, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln1048"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:0 %icmp_ln1066 = icmp_eq  i32 %rem_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1066"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32">
<![CDATA[
if.then_ifconv:1 %trunc_ln1067 = trunc i32 %rem_1

]]></Node>
<StgValue><ssdm name="trunc_ln1067"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then_ifconv:2 %sub_ln1067 = sub i5 0, i5 %trunc_ln1067

]]></Node>
<StgValue><ssdm name="sub_ln1067"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
if.then_ifconv:3 %zext_ln1067 = zext i5 %sub_ln1067

]]></Node>
<StgValue><ssdm name="zext_ln1067"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:4 %lshr_ln1067 = lshr i32 %val_load, i32 %zext_ln1067

]]></Node>
<StgValue><ssdm name="lshr_ln1067"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:14 %val_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ldata

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:27 %rem_2 = add i32 %rem_1, i32 8

]]></Node>
<StgValue><ssdm name="rem_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:28 %store_ln1049 = store i32 %val_1, i32 %val

]]></Node>
<StgValue><ssdm name="store_ln1049"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:29 %store_ln1048 = store i32 %rem_2, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln1048"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:6 %lshr_ln1067_1 = lshr i32 4294967295, i32 %zext_ln1067

]]></Node>
<StgValue><ssdm name="lshr_ln1067_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then_ifconv:9 %sub_ln1067_1 = sub i5 24, i5 %trunc_ln1067

]]></Node>
<StgValue><ssdm name="sub_ln1067_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="5">
<![CDATA[
if.then_ifconv:10 %zext_ln1067_1 = zext i5 %sub_ln1067_1

]]></Node>
<StgValue><ssdm name="zext_ln1067_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:11 %lshr_ln1067_2 = lshr i24 16777215, i24 %zext_ln1067_1

]]></Node>
<StgValue><ssdm name="lshr_ln1067_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then_ifconv:16 %add_ln1071 = add i5 %trunc_ln1067, i5 8

]]></Node>
<StgValue><ssdm name="add_ln1071"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
if.then_ifconv:17 %zext_ln1071 = zext i5 %add_ln1071

]]></Node>
<StgValue><ssdm name="zext_ln1071"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:18 %lshr_ln1071 = lshr i32 4294967295, i32 %zext_ln1071

]]></Node>
<StgValue><ssdm name="lshr_ln1071"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="5">
<![CDATA[
if.then_ifconv:21 %zext_ln1071_1 = zext i5 %trunc_ln1067

]]></Node>
<StgValue><ssdm name="zext_ln1071_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:22 %shl_ln1071 = shl i24 16777215, i24 %zext_ln1071_1

]]></Node>
<StgValue><ssdm name="shl_ln1071"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %j_3 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2073600, i64 2073600, i64 2073600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
<literal name="icmp_ln1074" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else:6 %sub_ln1074_2 = sub i5 %trunc_ln1074, i5 %trunc_ln1074_1

]]></Node>
<StgValue><ssdm name="sub_ln1074_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
<literal name="icmp_ln1074" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else:8 %sub_ln1074_3 = sub i5 %trunc_ln1074_1, i5 %trunc_ln1074

]]></Node>
<StgValue><ssdm name="sub_ln1074_3"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.else:9 %select_ln1074 = select i1 %icmp_ln1074, i5 %sub_ln1074_2, i5 %sub_ln1074_3

]]></Node>
<StgValue><ssdm name="select_ln1074"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else:12 %xor_ln1074_1 = xor i5 %select_ln1074, i5 31

]]></Node>
<StgValue><ssdm name="xor_ln1074_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
if.else:14 %zext_ln1074_1 = zext i5 %xor_ln1074_1

]]></Node>
<StgValue><ssdm name="zext_ln1074_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:17 %lshr_ln1074_1 = lshr i32 4294967295, i32 %zext_ln1074_1

]]></Node>
<StgValue><ssdm name="lshr_ln1074_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="32">
<![CDATA[
if.else:18 %trunc_ln1074_3 = trunc i32 %lshr_ln1074_1

]]></Node>
<StgValue><ssdm name="trunc_ln1074_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.else:19 %localbuffer_5 = and i24 %trunc_ln1074_2, i24 %trunc_ln1074_3

]]></Node>
<StgValue><ssdm name="localbuffer_5"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.else:22 %br_ln0 = br void %if.end30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="32">
<![CDATA[
if.then_ifconv:5 %trunc_ln1067_1 = trunc i32 %lshr_ln1067

]]></Node>
<StgValue><ssdm name="trunc_ln1067_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="32">
<![CDATA[
if.then_ifconv:7 %trunc_ln1067_2 = trunc i32 %lshr_ln1067_1

]]></Node>
<StgValue><ssdm name="trunc_ln1067_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:8 %and_ln1067 = and i24 %trunc_ln1067_1, i24 %trunc_ln1067_2

]]></Node>
<StgValue><ssdm name="and_ln1067"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:12 %localbuffer = and i24 %and_ln1067, i24 %lshr_ln1067_2

]]></Node>
<StgValue><ssdm name="localbuffer"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then_ifconv:13 %localbuffer_3 = select i1 %icmp_ln1066, i24 0, i24 %localbuffer

]]></Node>
<StgValue><ssdm name="localbuffer_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="32">
<![CDATA[
if.then_ifconv:15 %trunc_ln1049 = trunc i32 %val_1

]]></Node>
<StgValue><ssdm name="trunc_ln1049"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="32">
<![CDATA[
if.then_ifconv:19 %trunc_ln1071 = trunc i32 %lshr_ln1071

]]></Node>
<StgValue><ssdm name="trunc_ln1071"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:20 %and_ln1071 = and i24 %trunc_ln1049, i24 %trunc_ln1071

]]></Node>
<StgValue><ssdm name="and_ln1071"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:23 %xor_ln1071 = xor i24 %shl_ln1071, i24 16777215

]]></Node>
<StgValue><ssdm name="xor_ln1071"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:24 %and_ln1071_1 = and i24 %localbuffer_3, i24 %xor_ln1071

]]></Node>
<StgValue><ssdm name="and_ln1071_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:25 %shl_ln1071_1 = shl i24 %and_ln1071, i24 %zext_ln1071_1

]]></Node>
<StgValue><ssdm name="shl_ln1071_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then_ifconv:26 %localbuffer_4 = or i24 %and_ln1071_1, i24 %shl_ln1071_1

]]></Node>
<StgValue><ssdm name="localbuffer_4"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
if.then_ifconv:30 %br_ln1073 = br void %if.end30

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end30:1 %icmp_ln1084 = icmp_slt  i32 %j_3, i32 1080

]]></Node>
<StgValue><ssdm name="icmp_ln1084"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end30:2 %br_ln1084 = br i1 %icmp_ln1084, void %if.end42, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln1084"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0">
<![CDATA[
for.end:0 %ret_ln1088 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1088"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln1057 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln1057"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln1054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln1054"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:2 %bLast = icmp_eq  i32 %j_3, i32 1079

]]></Node>
<StgValue><ssdm name="bLast"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
if.end30:0 %localbuffer2 = phi i24 %localbuffer_4, void %if.then_ifconv, i24 %localbuffer_5, void %if.else

]]></Node>
<StgValue><ssdm name="localbuffer2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then41:0 %write_ln1084 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgInput1_data, i24 %localbuffer2

]]></Node>
<StgValue><ssdm name="write_ln1084"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.then41:1 %br_ln1084 = br void %if.end42

]]></Node>
<StgValue><ssdm name="br_ln1084"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end42:0 %add_ln1086 = add i32 %j_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1086"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end42:1 %j_4 = select i1 %bLast, i32 0, i32 %add_ln1086

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end42:2 %store_ln1051 = store i32 %j_4, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln1051"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.end42:4 %br_ln1054 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln1054"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
