{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "# ChipChat Tutorial â€“ Example B\n",
        "## Example: Sequence Detector FSM (1011)\n",
        "\n",
        "Course: LLM4ChipDesign  \n",
        "Instructor: Ramesh Karri, Weihua Xiao  \n",
        "\n",
        "This notebook demonstrates:\n",
        "- Prompt engineering for sequential RTL (FSM)\n",
        "- LLM-generated Verilog cleanup\n",
        "- Verification using a self-checking testbench\n",
        "- Reproducible RTL generation in Google Colab"
      ],
      "metadata": {
        "id": "kkkEiAn16pzj"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Overview\n",
        "This notebook solves the **sequence_detector FSM** tutorial example from\n",
        "the ChipChat assignment. It follows the Part I requirements by:\n",
        "- Defining a precise hardware prompt\n",
        "- Capturing raw LLM output\n",
        "- Cleaning and extracting synthesizable Verilog\n",
        "- Verifying correctness using simulation\n",
        "- Ensuring full reproducibility in Google Colab"
      ],
      "metadata": {
        "id": "4x_FBbN1-aSe"
      }
    },
    {
      "cell_type": "code",
      "execution_count": 15,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "BYUim-2PFnSS",
        "outputId": "213ac6cf-1aef-41ee-b12f-44ce2f49ede0"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\r0% [Working]\r            \rHit:1 https://cli.github.com/packages stable InRelease\n",
            "\r0% [Connecting to archive.ubuntu.com (185.125.190.81)] [Connecting to security.\r0% [Waiting for headers] [Waiting for headers] [Waiting for headers] [Waiting f\r                                                                               \rHit:2 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease\n",
            "\r0% [Waiting for headers] [Waiting for headers] [Waiting for headers] [Connectin\r                                                                               \rHit:3 https://r2u.stat.illinois.edu/ubuntu jammy InRelease\n",
            "\r0% [Waiting for headers] [Waiting for headers] [Connecting to ppa.launchpadcont\r                                                                               \rHit:4 http://security.ubuntu.com/ubuntu jammy-security InRelease\n",
            "Hit:5 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "Hit:6 http://archive.ubuntu.com/ubuntu jammy-updates InRelease\n",
            "Hit:7 http://archive.ubuntu.com/ubuntu jammy-backports InRelease\n",
            "Hit:8 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease\n",
            "Hit:9 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "iverilog is already the newest version (11.0-1.1).\n",
            "0 upgraded, 0 newly installed, 0 to remove and 54 not upgraded.\n"
          ]
        }
      ],
      "source": [
        "!apt-get update\n",
        "!apt-get install -y iverilog\n"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!pip install --quiet openai"
      ],
      "metadata": {
        "id": "lLu5_q6c6v-i"
      },
      "execution_count": 16,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "from openai import OpenAI"
      ],
      "metadata": {
        "id": "DSblOdlA6zWG"
      },
      "execution_count": 17,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "os.environ[\"OPENAI_API_KEY\"] = \" \"\n",
        "client = OpenAI()"
      ],
      "metadata": {
        "id": "jdrAt9mD60hK"
      },
      "execution_count": 18,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "prompt = \"\"\"\n",
        "Generate synthesizable Verilog-2012 for a sequence detector FSM.\n",
        "\n",
        "Requirements:\n",
        "- Detect the input sequence 1011\n",
        "- Overlapping sequences allowed\n",
        "- Inputs: clk, reset, in_bit\n",
        "- Output: detected (asserted for one clock cycle)\n",
        "- Synchronous design with active-high reset\n",
        "- Use enum for FSM states\n",
        "- No delays, no latches, no behavioral constructs\n",
        "- Must compile with: iverilog -g2012\n",
        "\"\"\"\n",
        "print(prompt)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "i8li7HRF68Bp",
        "outputId": "8fa2fa6e-e905-41d4-a862-850c2082bc52"
      },
      "execution_count": 19,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "Generate synthesizable Verilog-2012 for a sequence detector FSM.\n",
            "\n",
            "Requirements:\n",
            "- Detect the input sequence 1011\n",
            "- Overlapping sequences allowed\n",
            "- Inputs: clk, reset, in_bit\n",
            "- Output: detected (asserted for one clock cycle)\n",
            "- Synchronous design with active-high reset\n",
            "- Use enum for FSM states\n",
            "- No delays, no latches, no behavioral constructs\n",
            "- Must compile with: iverilog -g2012\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "response = client.chat.completions.create(\n",
        "    model=\"gpt-4o-mini\",\n",
        "    messages=[{\"role\": \"user\", \"content\": prompt}],\n",
        "    temperature=0\n",
        ")\n",
        "\n",
        "raw_output = response.choices[0].message.content\n",
        "print(raw_output)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "afgMXBTv7BG0",
        "outputId": "c75bde5e-a0fa-478b-8368-16fb6ce4fa61"
      },
      "execution_count": 20,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Below is a synthesizable Verilog-2012 code for a sequence detector FSM that detects the input sequence `1011`. The design meets all the specified requirements, including the use of enumerated types for FSM states, synchronous design with an active-high reset, and no behavioral constructs or delays.\n",
            "\n",
            "```verilog\n",
            "module sequence_detector (\n",
            "    input wire clk,\n",
            "    input wire reset,\n",
            "    input wire in_bit,\n",
            "    output reg detected\n",
            ");\n",
            "\n",
            "    // Define the states using an enumerated type\n",
            "    typedef enum logic [2:0] {\n",
            "        S0 = 3'b000, // Initial state\n",
            "        S1 = 3'b001, // State after receiving '1'\n",
            "        S2 = 3'b010, // State after receiving '10'\n",
            "        S3 = 3'b011, // State after receiving '101'\n",
            "        S4 = 3'b100  // State after receiving '1011'\n",
            "    } state_t;\n",
            "\n",
            "    state_t current_state, next_state;\n",
            "\n",
            "    // State transition logic\n",
            "    always_ff @(posedge clk or posedge reset) begin\n",
            "        if (reset) begin\n",
            "            current_state <= S0;\n",
            "            detected <= 1'b0;\n",
            "        end else begin\n",
            "            current_state <= next_state;\n",
            "            detected <= (next_state == S4) ? 1'b1 : 1'b0; // Assert detected for one clock cycle\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Next state logic\n",
            "    always_comb begin\n",
            "        case (current_state)\n",
            "            S0: next_state = (in_bit) ? S1 : S0; // Stay in S0 if in_bit is 0\n",
            "            S1: next_state = (in_bit) ? S1 : S2; // Move to S2 on '0'\n",
            "            S2: next_state = (in_bit) ? S3 : S0; // Move to S3 on '1', else back to S0\n",
            "            S3: next_state = (in_bit) ? S4 : S2; // Move to S4 on '1', else back to S2\n",
            "            S4: next_state = (in_bit) ? S1 : S0; // After detecting '1011', go to S1 on '1', else back to S0\n",
            "            default: next_state = S0; // Default case to handle unexpected states\n",
            "        endcase\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation:\n",
            "1. **State Definition**: The FSM states are defined using an enumerated type (`state_t`), which makes the code more readable and maintainable.\n",
            "2. **State Transition Logic**: The state transitions are defined in a combinational block (`always_comb`), which determines the next state based on the current state and the input bit.\n",
            "3. **Output Logic**: The `detected` output is asserted for one clock cycle when the FSM reaches state `S4`, which indicates that the sequence `1011` has been detected.\n",
            "4. **Synchronous Reset**: The FSM resets to the initial state `S0` when the `reset` signal is asserted.\n",
            "\n",
            "This code should compile successfully with `iverilog -g2012` and is ready for synthesis.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_code = \"\"\"\n",
        "module sequence_detector (\n",
        "    input  logic clk,\n",
        "    input  logic reset,\n",
        "    input  logic in_bit,\n",
        "    output logic detected\n",
        ");\n",
        "\n",
        "    typedef enum logic [2:0] {\n",
        "        IDLE,\n",
        "        S1,\n",
        "        S10,\n",
        "        S101\n",
        "    } state_t;\n",
        "\n",
        "    state_t state, next_state;\n",
        "\n",
        "    // State register\n",
        "    always_ff @(posedge clk) begin\n",
        "        if (reset)\n",
        "            state <= IDLE;\n",
        "        else\n",
        "            state <= next_state;\n",
        "    end\n",
        "\n",
        "    // Registered output\n",
        "    always_ff @(posedge clk) begin\n",
        "        if (reset)\n",
        "            detected <= 1'b0;\n",
        "        else\n",
        "            detected <= (state == S101 && in_bit);\n",
        "    end\n",
        "\n",
        "    // Next-state logic\n",
        "    always_comb begin\n",
        "        next_state = state;\n",
        "\n",
        "        case (state)\n",
        "            IDLE:  if (in_bit) next_state = S1;\n",
        "            S1:    if (!in_bit) next_state = S10;\n",
        "                   else next_state = S1;\n",
        "            S10:   if (in_bit) next_state = S101;\n",
        "                   else next_state = IDLE;\n",
        "            S101:  if (in_bit) next_state = S1;\n",
        "                   else next_state = S10;\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\"\"\"\n",
        "print(verilog_code)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Tb5NzY2c7FDt",
        "outputId": "451b2bff-af1f-4f62-a436-eeaa9e99c852"
      },
      "execution_count": 21,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "module sequence_detector (\n",
            "    input  logic clk,\n",
            "    input  logic reset,\n",
            "    input  logic in_bit,\n",
            "    output logic detected\n",
            ");\n",
            "\n",
            "    typedef enum logic [2:0] {\n",
            "        IDLE,\n",
            "        S1,\n",
            "        S10,\n",
            "        S101\n",
            "    } state_t;\n",
            "\n",
            "    state_t state, next_state;\n",
            "\n",
            "    // State register\n",
            "    always_ff @(posedge clk) begin\n",
            "        if (reset)\n",
            "            state <= IDLE;\n",
            "        else\n",
            "            state <= next_state;\n",
            "    end\n",
            "\n",
            "    // Registered output\n",
            "    always_ff @(posedge clk) begin\n",
            "        if (reset)\n",
            "            detected <= 1'b0;\n",
            "        else\n",
            "            detected <= (state == S101 && in_bit);\n",
            "    end\n",
            "\n",
            "    // Next-state logic\n",
            "    always_comb begin\n",
            "        next_state = state;\n",
            "\n",
            "        case (state)\n",
            "            IDLE:  if (in_bit) next_state = S1;\n",
            "            S1:    if (!in_bit) next_state = S10;\n",
            "                   else next_state = S1;\n",
            "            S10:   if (in_bit) next_state = S101;\n",
            "                   else next_state = IDLE;\n",
            "            S101:  if (in_bit) next_state = S1;\n",
            "                   else next_state = S10;\n",
            "        endcase\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "with open(\"sequence_detector.v\", \"w\") as f:\n",
        "    f.write(verilog_code)"
      ],
      "metadata": {
        "id": "DSJVgqjC7ISk"
      },
      "execution_count": 22,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "tb_code = \"\"\"\n",
        "`timescale 1ns/1ps\n",
        "module tb_sequence_detector;\n",
        "\n",
        "    logic clk, reset, in_bit;\n",
        "    logic detected;\n",
        "\n",
        "    sequence_detector dut (\n",
        "        .clk(clk),\n",
        "        .reset(reset),\n",
        "        .in_bit(in_bit),\n",
        "        .detected(detected)\n",
        "    );\n",
        "\n",
        "    always #5 clk = ~clk;\n",
        "\n",
        "    initial begin\n",
        "        clk = 0;\n",
        "        reset = 1;\n",
        "        in_bit = 0;\n",
        "        #12 reset = 0;\n",
        "\n",
        "        // Apply sequence: 1011\n",
        "        #10 in_bit = 1;\n",
        "        #10 in_bit = 0;\n",
        "        #10 in_bit = 1;\n",
        "        #10 in_bit = 1;\n",
        "\n",
        "        #10;\n",
        "        if (!detected) begin\n",
        "            $display(\"FAIL: sequence not detected\");\n",
        "            $finish;\n",
        "        end\n",
        "\n",
        "        $display(\"All tests passed!\");\n",
        "        $finish;\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "WpVrh1u17R5a"
      },
      "execution_count": 23,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "with open(\"tb_sequence_detector.v\", \"w\") as f:\n",
        "    f.write(tb_code)"
      ],
      "metadata": {
        "id": "etxpQbv87UMC"
      },
      "execution_count": 24,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!ls -l *.v"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "GHKGmHyh7V8q",
        "outputId": "80539e8b-817a-4446-bde7-eecbe45f826f"
      },
      "execution_count": 25,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "-rw-r--r-- 1 root root 1053 Feb  8 15:53 sequence_detector.v\n",
            "-rw-r--r-- 1 root root  690 Feb  8 15:53 tb_sequence_detector.v\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!iverilog -g2012 -o simv sequence_detector.v tb_sequence_detector.v"
      ],
      "metadata": {
        "id": "hO2K9xRJ7Xlj"
      },
      "execution_count": 26,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Verification\n",
        "The FSM is verified using a self-checking testbench consistent with the\n",
        "ChipChat tutorial style. The testbench applies the target input sequence and\n",
        "checks that the `detected` output is asserted correctly."
      ],
      "metadata": {
        "id": "HedzLjrT-LkL"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!vvp simv"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "PPClwyDP7c_5",
        "outputId": "cdbdbf7d-94c3-4d90-a76f-2b28975fc62d"
      },
      "execution_count": 27,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "All tests passed!\n"
          ]
        }
      ]
    }
  ]
}
