#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  2 12:18:53 2020
# Process ID: 20709
# Current directory: /home/ict/led_shift_right_left
# Command line: vivado -mode tcl
# Log file: /home/ict/led_shift_right_left/vivado.log
# Journal file: /home/ict/led_shift_right_left/vivado.jou
#-----------------------------------------------------------
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source run_pr.tcl
# set run.topSynth       1 ;
# set run.rmSynth        1 ;
# set run.prImpl         1 ;
# set run.prVerify       1 ;
# set run.writeBitstream 1 ;
# set xboard        "interwiser"
# set srcDir     "./Sources"
# set rtlDir     "$srcDir/hdl"
# set prjDir     "$srcDir/prj"
# set xdcDir     "$srcDir/xdc"
# set coreDir    "$srcDir/cores"
# set netlistDir "$srcDir/netlist"
# set synthDir  "./Synth"
# set implDir   "./Implement"
# set dcpDir    "./Checkpoint"
# set bitDir    "./Bitstreams"
# set top "top"
# set rp1 "shift_l"
# set rm_variants($rp1) "left left_slow"
# set rp2 "shift_r"
# set rm_variants($rp2) "right right_slow"
# set module1_variant1 "left"
# set module2_variant1 "right"
# set rm_config(initial)   "$rp1 $module1_variant1 $rp2 $module2_variant1"
# set module1_variant2 "left_slow"
# set module2_variant2 "right_slow"
# set rm_config(reconfig1) "$rp1 $module1_variant2 $rp2 $module2_variant2"
# source ./advanced_settings.tcl
## if {[file exists "./Tcl_HD"]} { 
##    set tclDir  "./Tcl_HD"
## } else {
##    error "ERROR: No valid location found for required Tcl scripts. Set \$tclDir in design.tcl to a valid location."
## }
## puts "Setting TCL dir to $tclDir"
Setting TCL dir to ./Tcl_HD
## source $tclDir/design_utils.tcl
### set modules             [list ]
### set implementations     [list ]
### set opt_directives   [list Explore                \
###                            ExploreArea            \
###                            AddRemap               \
###                            ExploreSequentialArea  \
###                            RuntimeOptimized       \
###                            NoBramPowerOpt         \
###                            Default                \
###                      ]
### set place_directives [list Explore                \
###                            WLDrivenBlockPlacement \
###                            AltWLDrivenPlacement   \
###                            LateBlockPlacement     \
###                            ExtraNetDelay_high     \
###                            ExtraNetDelay_medium   \
###                            ExtraNetDelay_low      \
###                            SpreadLogic_high       \
###                            SpreadLogic_medium     \
###                            SpreadLogic_low        \
###                            ExtraPostPlacementOpt  \
###                            SSI_ExtraTimingOpt     \
###                            SSI_SpreadSLLs         \
###                            SSI_BalanceSLLs        \
###                            SSI_BalanceSLRs        \
###                            SSI_HighUtilSLRs       \
###                            RuntimeOptimized       \
###                            Quick                  \
###                            Default                \
###                      ]
### set phys_directives  [list Explore                \
###                            ExploreWithHoldFix     \
###                            AggressiveExplore      \
###                            AlternateReplication   \
###                            AggressiveFanoutOpt    \
###                            AlternateDelayModeling \
###                            AddRetime              \
###                            AlternateFlowWithRetiming \
###                            Default                \
###                      ]
### set route_directives [list Explore                \
###                            NoTimingRelaxation     \
###                            MoreGlobalIterations   \
###                            HigherDelayCost        \
###                            AdvancedSkewModeling   \
###                            RuntimeOptimized       \
###                            Quick                  \
###                            Default                \
###                       ]
### array set module_attributes [list "moduleName"           [list string   null]  \
###                                   "top_level"            [list boolean {0 1}]  \
###                                   "prj"                  [list string   null]  \
###                                   "includes"             [list string   null]  \
###                                   "generics"             [list string   null]  \
###                                   "vlog_headers"         [list string   null]  \
###                                   "vlog_defines"         [list string   null]  \
###                                   "sysvlog"              [list string   null]  \
###                                   "vlog"                 [list string   null]  \
###                                   "vhdl"                 [list string   null]  \
###                                   "ip"                   [list string   null]  \
###                                   "ipRepo"               [list string   null]  \
###                                   "bd"                   [list string   null]  \
###                                   "cores"                [list string   null]  \
###                                   "xdc"                  [list string   null]  \
###                                   "synthXDC"             [list string   null]  \
###                                   "implXDC"              [list string   null]  \
###                                   "synth"                [list boolean {0 1}]  \
###                                   "synth_options"        [list string   null]  \
###                                   "synthCheckpoint"      [list string   null]  \
###                             ]
### array set impl_attributes   [list "top"                        [list string   null]  \
###                                   "name"                       [list string   null]  \
###                                   "implXDC"                    [list string   null]  \
###                                   "cellXDC"                    [list string   null]  \
###                                   "cores"                      [list string   null]  \
###                                   "ip"                         [list string   null]  \
###                                   "ipRepo"                     [list string   null]  \
###                                   "impl"                       [list boolean {0 1}]  \
###                                   "hd.impl"                    [list boolean {0 1}]  \
###                                   "pr.impl"                    [list boolean {0 1}]  \
###                                   "ic.impl"                    [list boolean {0 1}]  \
###                                   "hd.budget"                  [list boolean {0 1}]  \
###                                   "hd.budget_exclude"          [list string   null]  \
###                                   "partitions"                 [list string   null   \
###                                                                   string   null   \
###                                                                   enum    {implement import greybox}  \
###                                                                   string   null   \
###                                                                   enum    {default ooc iso}           \
###                                                                   enum    {logical placement routing} \
###                                                                   string   null   \
###                                                                ] \
###                                   "link"                       [list boolean {0 1}]  \
###                                   "opt"                        [list boolean {0 1}]  \
###                                   "opt.pre"                    [list string   null]  \
###                                   "opt_options"                [list string   null]  \
###                                   "opt_directive"              [list enum     $opt_directives]   \
###                                   "place"                      [list boolean {0 1}]  \
###                                   "place.pre"                  [list string   null]  \
###                                   "place_options"              [list string   null]  \
###                                   "place_directive"            [list enum     $place_directives] \
###                                   "phys"                       [list boolean {0 1}]  \
###                                   "phys.pre"                   [list string   null]  \
###                                   "phys_options"               [list string   null]  \
###                                   "phys_directive"             [list enum     $phys_directives]  \
###                                   "route"                      [list boolean {0 1}]  \
###                                   "route.pre"                  [list string   null]  \
###                                   "route_options"              [list string   null]  \
###                                   "route_directive"            [list enum     $route_directives] \
###                                   "post_phys"                  [list boolean {0 1}]  \
###                                   "post_phys.pre"              [list string   null]  \
###                                   "post_phys_options"          [list string   null]  \
###                                   "post_phys_directive"        [list enum     $phys_directives]  \
###                                   "verify"                     [list boolean {0 1}]  \
###                                   "bitstream"                  [list boolean {0 1}]  \
###                                   "bitstream.pre"              [list string   null]  \
###                                   "bitstream_options"          [list string   null]  \
###                                   "bitstream_settings"         [list string   null]  \
###                                   "partial_bitstream_options"  [list string   null]  \
###                                   "partial_bitstream_settings" [list string   null]  \
###                                   "cfgmem.icap"                [list boolean {0 1}]  \
###                                   "cfgmem.pcap"                [list boolean {0 1}]  \
###                                   "cfgmem.offset"              [list string   null]  \
###                                   "cfgmem.size"                [list enum    {1 2 4 8 16 32 64 128 256 512}] \
###                                   "cfgmem.interface"           [list enum    {SMAPx8 SMAPx16 SMAPx32}] \
###                                   "drc.quiet"                  [list boolean {0 1}]  \
###                             ]
### proc add_implementation { name } {
###    global implementations
###    set procname [lindex [info level 0] 0]
###    
###    if {[lsearch -exact $implementations $name] >= 0} {
###       set errMsg "\nERROR: Implementation $name is already defined"
###       error $errMsg
###    }
### 
###    lappend implementations $name
###    set_attribute impl $name "top"                         ""
###    set_attribute impl $name "name"                        $name
###    set_attribute impl $name "implXDC"                     "" 
###    set_attribute impl $name "cellXDC"                     "" 
###    set_attribute impl $name "cores"                       ""
###    set_attribute impl $name "ip"                          ""
###    set_attribute impl $name "ipRepo"                      ""
###    set_attribute impl $name "impl"                        0
###    set_attribute impl $name "hd.impl"                     0
###    set_attribute impl $name "pr.impl"                     0
###    set_attribute impl $name "ic.impl"                     0
###    set_attribute impl $name "hd.budget"                   1
###    set_attribute impl $name "hd.budget_exclude"           ""
###    set_attribute impl $name "link"                        1
###    set_attribute impl $name "partitions"                  ""
###    set_attribute impl $name "opt"                         1
###    set_attribute impl $name "opt.pre"                     ""
###    set_attribute impl $name "opt_options"                 ""
###    set_attribute impl $name "opt_directive"               ""
###    set_attribute impl $name "place"                       1
###    set_attribute impl $name "place.pre"                   ""
###    set_attribute impl $name "place_options"               ""
###    set_attribute impl $name "place_directive"             ""
###    set_attribute impl $name "phys"                        1
###    set_attribute impl $name "phys.pre"                    ""
###    set_attribute impl $name "phys_options"                ""
###    set_attribute impl $name "phys_directive"              ""
###    set_attribute impl $name "route"                       1
###    set_attribute impl $name "route.pre"                   ""
###    set_attribute impl $name "route_options"               ""
###    set_attribute impl $name "route_directive"             ""
###    set_attribute impl $name "post_phys"                   0
###    set_attribute impl $name "post_phys.pre"               ""
###    set_attribute impl $name "post_phys_options"           ""
###    set_attribute impl $name "post_phys_directive"         ""
###    set_attribute impl $name "verify"                      0
###    set_attribute impl $name "bitstream"                   0
###    set_attribute impl $name "bitstream.pre"               ""
###    set_attribute impl $name "bitstream_options"           ""
###    set_attribute impl $name "bitstream_settings"          ""
###    set_attribute impl $name "partial_bitstream_options"   ""
###    set_attribute impl $name "partial_bitstream_settings"  ""
###    set_attribute impl $name "cfgmem.icap"                 0
###    set_attribute impl $name "cfgmem.pcap"                 0
###    set_attribute impl $name "cfgmem.offset"               "up 0x0"
###    set_attribute impl $name "cfgmem.size"                 "1"
###    set_attribute impl $name "cfgmem.interface"            "SMAPx32"
###    set_attribute impl $name "drc.quiet"                   0
### }
### proc add_module { name } {
###    global modules synthDir
### 
###    if {[lsearch -exact $modules $name] >= 0} {
###       set errMsg "\nERROR: Module $name is already defined"
###       error $errMsg
###    }
### 
###    lappend modules $name
###    set_attribute module $name "moduleName"       $name
###    set_attribute module $name "top_level"        0
###    set_attribute module $name "prj"              ""
###    set_attribute module $name "includes"         ""
###    set_attribute module $name "generics"         ""
###    set_attribute module $name "vlog_headers"     [list ]
###    set_attribute module $name "vlog_defines"     ""
###    set_attribute module $name "sysvlog"          [list ]
###    set_attribute module $name "vlog"             [list ]
###    set_attribute module $name "vhdl"             [list ]
###    set_attribute module $name "ip"               [list ]
###    set_attribute module $name "ipRepo"           [list ]
###    set_attribute module $name "bd"               [list ]
###    set_attribute module $name "cores"            [list ]
###    set_attribute module $name "xdc"              [list ]
###    set_attribute module $name "synthXDC"         [list ]
###    set_attribute module $name "implXDC"          [list ]
###    set_attribute module $name "synth"            0 
###    set_attribute module $name "synth_options"    "-flatten_hierarchy rebuilt" 
###    set_attribute module $name "synthCheckpoint"  ""
### }
### proc set_attribute { type name attribute {values null} } {
###    global ${type}Attribute
###    set procname [lindex [info level 0] 0]
### 
###    switch -exact -- $type {
###       module  {set list_type "modules"}
###       impl    {set list_type "implementations"}
###       default {error "\nERROR: Invalid type \'$type\' specified"}
###    }
### 
###    check_list $list_type $name $procname
###    check_attribute $type $attribute $procname
###    if {![string match $values "null"]} {
###       foreach value $values {
###          check_attribute_value $type $attribute $value
###       }
###       set ${type}Attribute(${name}.$attribute) $values
###    } else {
###       puts "Critical Warning: Attribute $attribute for $type $name is set to $values. The value will not be modified."
###    }
###    return $values
### }
### proc get_attribute { type name attribute } {
###    global ${type}Attribute
###    set procname [lindex [info level 0] 0]
### 
###    switch -exact -- $type {
###       module  {set list_type "modules"}
###       impl    {set list_type "implementations"}
###       default {error "\nERROR: Invalid type \'$type\' specified"}
###    }
### 
###    check_list $list_type $name $procname
###    check_attribute $type $attribute $procname
###    return [subst -nobackslash \$${type}Attribute(${name}.$attribute)]
### }
### proc check_attribute { type attribute procname } {
###    global ${type}_attributes
###    set attributes [array names ${type}_attributes]
###    if {[lsearch -exact $attributes $attribute] < 0} {
###       set errMsg "\nERROR: Invalid $type attribute \'$attribute\' specified in $procname"
###       error $errMsg
###    }
### }
### proc check_attribute_value { type attribute values } {
###    global ${type}_attributes 
###    if {[info exists ${type}_attributes($attribute)]} {
###       set attribute_checks [subst -nobackslashes \$${type}_attributes($attribute)]
###       set index 0
###       foreach {attr_type attr_values} $attribute_checks {
###          set value [lindex $values $index]
###          if {![string match $attr_values "null"] && [llength $value]} {
###             set pass 0
###             foreach attr_value $attr_values {
###                if {$attr_value==$value} {
###                   set pass 1
###                }
###             }
###             if {$pass==0} {
###                set errMsg "\nERROR: Value \'$value\' of $type attribute $attribute of type $attr_type is not valid.\n"
###                append errMsg "Supported values are: $attr_values"
###                error $errMsg
###             }
###          }
###          incr index
###       }
###    } else {
###       set errMsg "\nERROR: Could not find attribute $attribute in array ${type}_attributes."
###       error $errMsg
###    }
### }
### proc check_list { list_type name procname } {
###    global [subst $list_type]
###    if {[lsearch -exact [subst -nobackslash \$$list_type] $name] < 0} {
###       set errMsg "\nERROR: Invalid $list_type \'$name\' specified in $procname"
###       error $errMsg 
###    }
### }
### proc set_directives {$type $name} {
###    global Directives
###      
###    set_attribute $type $name opt_directive   $Directives(opt)
###    set_attribute $type $name place_directive $Directives(place)
###    set_attribute $type $name phys_directive  $Directives(phys)
###    set_attribute $type $name route_directive $Directives(route)
### }
### proc list_runs { } {
###    #### Print list of Modules
###    if {[llength [get_modules synth]]} {
###       set table "-title {#HD: List of modules to be synthesized}"
###       append table " -row {Module \"Module Name\" \"Top Level\" Options}"
###       foreach module [get_modules synth] {
###          set moduleName [get_attribute module $module moduleName] 
###          set top [get_attribute module $module top_level]
###          set synth_options [get_attribute module $module synth_options]
###          append table " -row {$module $moduleName $top \"$synth_options\"}"
###       }
###       print_table $table 
###    } else {
###       puts "#HD: No modules set to be synthesized"
###    }
###    if {[llength [get_modules !synth]]} {
###       puts "#HD: Defined modules not being synthesized:"
###       set count 1
###       foreach module [get_modules !synth] {
###          puts "\t$count. $module ([get_attribute module $module moduleName])"
###          incr count
###       }
###    }
### 
###    #### Print list of Configurations
###    if {[llength [get_implementations "pr.impl impl" &&]]} {
###       set configs [sort_configurations [get_implementations "pr.impl impl" &&]]
###       set table "-title {#HD: List of Configurations to be implemented}"
###       append table " -row {Configuration \"Reconfig Modules\" \"Static State\" pr_verify write_bitstream}"
###       #Sort list of configurations. Insert "initial" config at beginning of list.
###       foreach configuration $configs { 
###          set partitions [get_attribute impl $configuration partitions]
###          set top        [get_attribute impl $configuration top]
###          set verify     [get_attribute impl $configuration verify]
###          set bitstream  [get_attribute impl $configuration bitstream]
###          set RMs ""
###          set staticState ""
###          foreach partition $partitions {
###             lassign $partition module cell state name type level dcp
###             if {![string match $cell $top]} {
###                if {[string match $state "greybox"]} {
###                   lappend RMs "$state"
###                } else {
###                   lappend RMs "$module\($state\)"
###                }
###             } else {
###                set staticState $state
###             }
###          }
###          set rmCount [llength $RMs]
###          for {set i 0} {$i < $rmCount} {incr i} {
###             if {$i==0} {
###                append table " -row {$configuration [lindex $RMs $i] $staticState $verify $bitstream}"
###             } else {
###                append table " -row {\"\" [lindex $RMs $i] \"\" \"\" \"\"}"
###             } 
###          }
###       }
###       print_table $table 
###    } else {
###       puts "#HD: No Configurations set to be implemented"
###    }
###    if {[llength [get_implementations "pr.impl !impl" &&]]} {
###       puts "#HD: Defined Configurations not being implemented:"
###       set count 1
###       foreach config [get_implementations "pr.impl !impl" &&] {
###          puts "\t$count. $config"
###          incr count
###       }
###    }
### 
###    #### Print list of Implementations
###    if {[llength [get_implementations "!pr.impl impl" &&]]} {
###       set table "-title {#HD: List of Implementations to be implemented}"
###       append table " -row {Implementation Top Partitions \"Flow Type\" write_bitstream}"
###       foreach impl [get_implementations "!pr.impl impl" &&] {
###          set partitions [get_attribute impl $impl partitions]
###          set top        [get_attribute impl $impl top]
###          set hd         [get_attribute impl $impl hd.impl]
###          set ic         [get_attribute impl $impl ic.impl]
###          set bitstream  [get_attribute impl $impl bitstream]
### 
###          if {$hd} {
###             set runType "Hierarchical"
###          } elseif {$ic} {
###             set runType "In-Context"
###          } else {
###             set runType "Flat"
###          }
### 
###          set hdCells "" 
###          set state ""
###          set topState "implement"
###          foreach partition $partitions {
###             lassign $partition module cell state name type level dcp
###             if {![string match $cell $top]} {
###                if {![llength $name]} {
###                   set name [lindex [split $cell "/"] end]
###                }
###                lappend hdCells "$name\($state\)"
###             } else {
###                set topState $state
###             }
###          }
### 
###          if {[llength $hdCells]} {
###             for {set i 0} {$i < [llength $hdCells]} {incr i} {
###                if {$i==0} {
###                   append table " -row {$impl $top\($topState\) [lindex $hdCells $i] $runType $bitstream}"
###                } else {
###                   append table " -row {\"\" \"\"  [lindex $hdCells $i] \"\" \"\"}"
###                } 
###             }
###          } else {
###             append table " -row {$impl $top\($topState\) \"\" $runType $bitstream}"
###          }
###       }
###       print_table $table 
###    }
###    if {[llength [get_implementations "!pr.impl !impl" &&]]} {
###       puts "#HD: Defined Implementations not being implemented:"
###       set count 1
###       foreach impl [get_implementations "!pr.impl !impl" &&] {
###          puts "\t$count. $impl"
###          incr count
###       }
###    }
###    puts "\n"
### }
### proc sort_configurations { configurations } {
###    array set Configs [] 
###    ####Sort list of configurations. Insert "initial" config at beginning of list.
###    foreach configuration $configurations {
###       set partitions [get_attribute impl $configuration partitions]
###       set top        [get_attribute impl $configuration top]
###       set importPartitions 0
###       set importStatic 0
###       #Score each configuration based on import values. Static import weights the most (MSB)
###       foreach partition $partitions {
###          lassign $partition module cell state name type level dcp
###          if {[string match $cell $top]} {
###             if {[string match -nocase $state "import"]} {
###                #Give weighted value to Static. May need to increase for designs with more than 9 RMs
###                set importStatic 1000
###             }
###          } else {
###             if {[string match -nocase $state "import"]} {
###                incr importPartitions
###             }
###          }
###       }
###       #Create array entry for configuraiton with score value
###       set Configs($configuration) [expr $importStatic + $importPartitions]
###    }
###    
###    ####Sort array "Configs" based on score (value)
###    set sort_configs {}
###    #Turn array into list
###    foreach {config score} [array get Configs] {
###       lappend sort_configs [list $config $score]
###    }
###    #Sort list based on score
###    set sortedConfigs [lsort -integer -index 1 $sort_configs]
###    #Create final list with only config names (no score values)
###    set configs {}
###    foreach config $sortedConfigs {
###       #puts "\tDEBUG: $config"
###       lappend configs [lindex $config 0]
###    }
###    
###    ####Make sure no configurations get lost in the sort
###    if {[llength $configs] == [llength $configurations]} {
###       return $configs
###    } else {
###       set errMsg "\nERROR: Number of configurations changed during sorting process." 
###       error $errMsg
###    }
### }
### proc set_parameters {params} {
###    command "puts \"\t#HD: Setting Tcl Params:\""
###    foreach {name value} $params   {
###       puts "\t$name == $value"
###       command "set_param $name $value"
###    }
###    puts "\n"
### }
### proc report_attributes { type name } {
###    global ${type}Attribute
###    global ${type}_attributes
###    set procname [lindex [info level 0] 0]
###    set widthCol1 18
###    set widthCol2 90
### 
###    switch -exact -- $type {
###       module  {set list_type "modules"}
###       impl    {set list_type "implementations"}
###       default {error "\nERROR: Invalid type \'$type\' specified"}
###    }
### 
###    check_list $list_type $name $procname
###    puts "Report $type properties for $name:"
###    puts "| [string repeat - $widthCol1] | [string repeat - $widthCol2] |"
###    puts [format "| %-*s | %-*s |" $widthCol1 "Attribute" $widthCol2 "Value"]
###    puts "| [string repeat - $widthCol1] | [string repeat - $widthCol2] |"
###    foreach {attribute } [lsort [array names ${type}_attributes]] {
###       set value [subst -nobackslash \$${type}Attribute(${name}.$attribute)]
###       puts [format "| %-*s | %-*s |" $widthCol1 $attribute $widthCol2 $value]
###    }
###    puts "| [string repeat - $widthCol1] | [string repeat - $widthCol2] |"
### }
### proc get_configurations { } {
###    set configurations [get_implementations pr.impl]
###    return $configurations
### }
### proc get_hd_implementations { } {
###    set implementations [get_implementations hd.impl]
###    return $implementations
### }
### proc get_modules { {filters ""} {function &&} } {
###    upvar #0 modules modules
### 
###    if {[llength $filters]} {
###       set filtered_modules ""
###       foreach module $modules {
###          foreach filter $filters {
###             #Check if value is "not", and remove ! from name
###             if {[regexp {!(.*)} $filter old filter]} {
###                set value 0
###             } else {
###                set value 1
###             }
###             if {[get_attribute module $module $filter] == $value} {
###                set match 1
###                if {[string match $function "||"]} {
###                   #Add matching filter results if not already added
###                   if {[lsearch -exact $filtered_modules $module] < 0} {
###                      lappend filtered_modules $module
###                      break
###                   }
###                }
###             } else {
###                set match 0
###                if {[string match $function "&&"]} {
###                   break
###                }
###             }
###          }
###          if {$match && [string match $function "&&"]} {
###             #Add matching filter results if not already added
###             if {[lsearch -exact $filtered_modules $module] < 0} {
###                lappend filtered_modules $module
###             }
###          }
###       }
###       return $filtered_modules
###    } else {
###       return $modules
###    }
### }
### proc get_implementations { {filters ""} {function &&} } {
###    upvar #0 implementations implementations
### 
###    if {[llength $filters]} {
###       set filtered_implementations ""
###       foreach implementation $implementations {
###          foreach filter $filters {
###             #Check if value is "not", and remove ! from name
###             if {[regexp {!(.*)} $filter old filter]} {
###                set value 0
###             } else {
###                set value 1
###             }
###             if {[get_attribute impl $implementation $filter] == $value} {
###                set match 1
###                if {[string match $function "||"]} {
###                   #Add matching filter results if not already added
###                   if {[lsearch -exact $filtered_implementations $implementation] < 0} {
###                      lappend filtered_implementations $implementation
###                      break
###                   }
###                }
###             } else {
###                set match 0
###                if {[string match $function "&&"]} {
###                   break
###                }
###             }
###          }
###          if {$match && [string match $function "&&"]} {
###             #Add matching filter results if not already added
###             if {[lsearch -exact $filtered_implementations $implementation] < 0} {
###                lappend filtered_implementations $implementation
###             }
###          }
###       }
###       return $filtered_implementations
###    } else {
###       return $implementations
###    }
### }
### proc check_part {part} {
###    set device [lindex [split $part -] 0]
###    if {![llength [get_parts $part]]} {
###       puts "ERROR: No valid part found matching specifiec part:\n\t$part"
###       if {[llength [get_parts ${device}*]]} {
###          puts "Valid part combinations for $device:"
###          puts "\t[join [get_parts ${device}*] \n\t]"
###       }
###       error "ERROR: Check value of specified part."
###    } else {
###       puts "INFO: Found part matching $part"
###    }
### }
## source $tclDir/log_utils.tcl
### if {[info exists tclDir]} {
###    set runLog "run"
###    set commandLog "command"
###    set criticalLog "critical"
### 
###    set logs [list $runLog $commandLog $criticalLog]
###    foreach log $logs {
###       if {[file exists ${log}.log]} {
###          file copy -force $log.log ${log}_prev.log
###       }
###    }
### 
###    set RFH [open "$runLog.log" w]
###    set CFH [open "$commandLog.log" w]
###    set WFH [open "$criticalLog.log" w]
### }
### proc log_time {phase start_time end_time {header 0} {notes ""}} {
###    global RFH
###    upvar #1 rfh rfh
### 
###    if {![info exists rfh]} {
###       set rfh "stdout"
###    }
### 
###    #Define widths of each column
###    set widthCol1 19
###    set widthCol2 13
###    set widthCol3 25
###    set widthCol4 85
### 
###    #Calculate times based of passed in times
###    set total_seconds [expr $end_time - $start_time]
###    set total_minutes [expr $total_seconds / 60]
###    set total_hours [expr $total_minutes / 60]
### 
###    if {$header} {
###       puts $rfh "\n| [string repeat - $widthCol1] | [string repeat - $widthCol2] | [string repeat - $widthCol3] | [string repeat - $widthCol4] |"
###       puts $rfh [format "| %-*s | %-*s | %-*s | %-*s |" $widthCol1 "Phase" $widthCol2 "Time in Phase" $widthCol3 "Time\/Date" $widthCol4 "Description"]
###       puts $rfh "| [string repeat - $widthCol1] | [string repeat - $widthCol2] | [string repeat - $widthCol3] | [string repeat - $widthCol4] |"
###       if {[info exists RFH]} {
###          puts $RFH "\n| [string repeat - $widthCol1] | [string repeat - $widthCol2] | [string repeat - $widthCol3] | [string repeat - $widthCol4] |"
###          puts $RFH [format "| %-*s | %-*s | %-*s | %-*s |" $widthCol1 "Phase" $widthCol2 "Time in Phase" $widthCol3 "Time\/Date" $widthCol4 "Description"]
###          puts $RFH "| [string repeat - $widthCol1] | [string repeat - $widthCol2] | [string repeat - $widthCol3] | [string repeat - $widthCol4] |"
###       }
###    }
### 
###    if {[string match $phase final]} {
###       set time "[format %02d [expr $total_hours]]h:[format %02d [expr $total_minutes-($total_hours*60)]]m:[format %02d [expr $total_seconds-($total_minutes*60)]]s"
###       puts $rfh "Total time:\t\t$time\n\n"
###       if {[info exists RFH]} {
###          puts $RFH "Total time:\t\t$time\n\n"
###       }
###    } else {
###       set time "[format %02d [expr $total_hours]]h:[format %02d [expr $total_minutes-($total_hours*60)]]m:[format %02d [expr $total_seconds-($total_minutes*60)]]s"
###       set date "[clock format $start_time -format {%H:%M:%S %a %b %d %Y}]"
###       puts $rfh [format "| %-*s | %-*s | %-*s | %-*s |" $widthCol1 "$phase" $widthCol2 "$time" $widthCol3 "$date" $widthCol4 "$notes"]
###       puts $rfh "| [string repeat - $widthCol1] | [string repeat - $widthCol2] | [string repeat - $widthCol3] | [string repeat - $widthCol4] |"
###       if {[info exists RFH]} {
###          puts $RFH [format "| %-*s | %-*s | %-*s | %-*s |" $widthCol1 "$phase" $widthCol2 "$time" $widthCol3 "$date" $widthCol4 "$notes"]
###          puts $RFH "| [string repeat - $widthCol1] | [string repeat - $widthCol2] | [string repeat - $widthCol3] | [string repeat - $widthCol4] |"
###       } 
###    } 
###    if {[info exists RFH]} {
###       flush $RFH
###    }
###    if {![string match $rfh "stdout"]} {
###       flush $rfh
###    }
### }
### proc command { command  {log ""} {quiet 0} } {
###    global verbose CFH
###    upvar #1 cfh cfh
###    
###    if {![info exists cfh]} {
###       set cfh "stdout"
###    }
### 
###    if {![info exists CFH]} {
###       set CFH "stdout"
###    }
### 
###    #Write all commands to command.log if file hanlde exists
###    if {![string match $cfh "stdout"]} {
###       if {[llength $log]} {
###          puts $cfh "$command \> $log"
###       } else {
###          puts $cfh $command
###       }
###       flush $cfh
###    }
###    if {![string match $CFH "stdout"]} {
###       if {[llength $log]} {
###          puts $CFH "$command \> $log"
###       } else {
###          puts $CFH $command
###       }
###       flush $CFH
###    }
### 
###    #ignore new-line, comments, or if verbose=0 (to generate scripts only)
###    if {[string match "\n" $command] || [string match "#*" $command] || !$verbose} {
###       return 0
###    }
### 
###    if {$verbose > 1} {
###       puts "\tCOMMAND: $command"
###    }
### 
###    set commandName [lindex [split $command] 0]
###    if {[llength $log] > 0} {
###       if { [catch "$command > $log" errMsg] && !$quiet } {
###          puts "#HD: Command \'$commandName\' failed! Parsing $log for relavant messages"
###          parse_log $log
###          regexp {(\.*.*)(\..*)} $log matched logName logType
###          #If design is open write out a debug DCP
###          if { ![catch {current_instance}] } {
###             puts "#HD: Writing checkpoint ${logName}_error.dcp for debug."
###             command "write_checkpoint -force ${logName}_error.dcp"
###          }
###          #upvar start_time start_time
###          upvar #1 start_time start_time
###          set end_time [clock seconds]
###          log_time $commandName $start_time $end_time 0 $errMsg
###          append errMsg "\nERROR: $commandName command \"$command\" failed.\nSee log file $log for more details."
###          error $errMsg
###       }
###       #Prevent messages from being dumped to terminal if quiet mode
###       if {!$quiet} {
###          parse_log $log
###       }
###    } else {
###       if { [catch $command errMsg] && !$quiet} {
###          append errMsg "\nERROR: $commandName command failed.\n\t$command\n"
###          error $errMsg
###       }
###    }
### }
### proc parse_log { log } {
###    global RFH WFH
###    upvar #1 wfh wfh
###    upvar #1 rfh rfh
### 
###    set warningFiles ""
###    if {[info exists WFH]} {
###       lappend warningFiles $WFH
###    }
###    if {[info exists wfh]} {
###       lappend warningFiles $wfh
###    }
### 
###    set runFiles ""
###    if {[info exists rfh]} {
###       lappend runFiles $rfh
###    }
###    if {[info exists RFH]} {
###       lappend runFiles $RFH
###    }
### 
###    set log_data ""
###    set log_lines ""
###    if {[file exists $log]} {
###       set lfh [open $log r]
###       set log_data [read $lfh]
###       close $lfh
###       set log_lines [split $log_data "\n" ]
###    } else {
###       puts "ERROR: Could not find specified log file \"$log\"."
###    }
### 
###    foreach fh $warningFiles {
###       puts $fh "\t#HD: Parsing log file \"$log\":"
###       foreach line $log_lines {
###          if {[string match "CRITICAL WARNING*" $line]} {
###             puts $fh "\t$line"
###          }
###       }
###       puts $fh "\n"
###       flush $fh
###    }
### 
###    foreach fh $runFiles {
###       foreach line $log_lines {
###          if {[string match "ERROR:*" $line]} {
###             puts $fh $line
###             puts $line
###          }
###       }
###       flush $fh
###    }
### 
### }
### proc getTimingInfo { {report {}} } {
###    global RFH
###    upvar #1 rfh rfh
### 
###    if {![info exists RFH]} {
###       set RFH "stdout"
###    }
### 
###    if {$report == {}} { 
###       set report [split [report_timing_summary -no_detailed_paths -no_check_timing -no_header -return_string] \n]
###    } else {
###       set report [split $report \n]
###    }
### 
###    foreach {wns tns tnsFailingEp tnsTotalEp whs ths thsFailingEp thsTotalEp wpws tpws tpwsFailingEp tpwsTotalEp} [list {N/A} {N/A} {N/A} {N/A} {N/A} {N/A} {N/A} {N/A} {N/A} {N/A} {N/A} {N/A}] { 
###       break 
###    }
###    if {[set i [lsearch -regexp $report {Design Timing Summary}]] != -1} {
###       foreach {wns tns tnsFailingEp tnsTotalEp whs ths thsFailingEp thsTotalEp wpws tpws tpwsFailingEp tpwsTotalEp} [regexp -inline -all -- {\S+} [lindex $report [expr $i + 6]]] { 
###          break 
###       }
###    }
###    puts "Setup:\n\t| WNS=$wns | TNS=$tns | Failing Endpoints=$tnsFailingEp | Total Endpoints=$tnsTotalEp |"
###    puts "Hold:\n\t| WHS=$whs | THS=$ths | Failing Endpoints=$thsFailingEp | Total Endpoints=$thsTotalEp |"
###    puts "Pulse Width:\n\t | WPWS=$wpws | TPWS=$tpws | Failing Endpoints=$tpwsFailingEp | Total Endpoints=$tpwsTotalEp |\n\n"
###    puts $RFH "Setup:\n\t| WNS=$wns | TNS=$tns | Failing Endpoints=$tnsFailingEp | Total Endpoints=$tnsTotalEp |"
###    puts $RFH "Hold:\n\t| WHS=$whs | THS=$ths | Failing Endpoints=$thsFailingEp | Total Endpoints=$thsTotalEp |"
###    puts $RFH "Pulse Width:\n\t | WPWS=$wpws | TPWS=$tpws | Failing Endpoints=$tpwsFailingEp | Total Endpoints=$tpwsTotalEp |\n\n"
###    puts $rfh "Setup:\n\t| WNS=$wns | TNS=$tns | Failing Endpoints=$tnsFailingEp | Total Endpoints=$tnsTotalEp |"
###    puts $rfh "Hold:\n\t| WHS=$whs | THS=$ths | Failing Endpoints=$thsFailingEp | Total Endpoints=$thsTotalEp |"
###    puts $rfh "Pulse Width:\n\t | WPWS=$wpws | TPWS=$tpws | Failing Endpoints=$tpwsFailingEp | Total Endpoints=$tpwsTotalEp |\n\n"
### }
### proc read_file_lines {file} {
###    if {![file exists $file]} {
###       puts "Error: Specified file $file does not exist. Please check path."
###       return
###    }
###    set fh [open $file r]
###    set fileData [read $fh]
###    close $fh
###    set fileLines [split $fileData "\n" ]
###    return $fileLines
### }
### proc print_table { args } {
###    set args [join $args]
###    set title "Table"
###    set FH "stdout"
### 
###    #Override defaults with command options
###    set argLength [llength $args]
###    set index 0
###    set rowCount 0
###    while {$index < $argLength} {
###       set arg [lindex $args $index]
###       set value [lindex $args [expr $index+1]]
###       switch -exact -- $arg {
###          {-title}    {set title $value}
###          {-row}      {dict set rows row${rowCount} $value
###                       incr rowCount
###                      }
###          {-file}     {set FH [open $value w]}
###          {-handle}   {upvar $value FH}
###          {-help}     {set     helpMsg "Description:"
###                       lappend helpMsg "Prints out a table in order the Rows are specified.\n"
###                       lappend helpMsg "Syntax:"
###                       lappend helpMsg "print_table\t\[-row <row1>] ... \[-row <rowN] \[-file <arg>]\n"
###                       lappend helpMsg "Usage:"
###                       lappend helpMsg "  Name                        Description"
###                       lappend helpMsg "  -------------------------------------------------------------------------------"
###                       lappend helpMsg "  \[-title]                    Optional. Defines the title of the table."
###                       lappend helpMsg "                              A default table name is used if no title is defined" 
###                       lappend helpMsg "  \[-row]                      Required. Defines a Row of the table to be printed."
###                       lappend helpMsg "                              The order the rows are defined is the print order." 
###                       lappend helpMsg "  \[-file]                     Optional. Specifies the output file name."
###                       lappend helpMsg "                              If not specified the output will be written to STDOUT"
###                       lappend helpMsg "  \[-help]                     Displays this message\n\n"
###                       foreach line $helpMsg {
###                          puts $FH $line
###                       }
###                       return
###                      }
###          default     {set errMsg "ERROR: Specified argument $arg is not supported.\n"
###                       append errMsg "Supported arguments are -help, -title, -row, and -file.\n"
###                       append errMsg "Use the -help option for more details"
###                       error $errMsg 
###                      }
###       }
###       set index [expr $index + 2]
###    }
### 
### 
###    #Create an array for column widths for each header entry
###    set headers [dict get $rows row0]
###    set colCount 0
###    set colTotal [llength $headers]
###    foreach header $headers {
###       set colWidth($colCount) [expr [string length $header] + 1]
###       incr colCount
###    }
### 
###    
###    #Get max length of entry, and update colWidth if necessary
###    dict for {row entries} $rows {
###       set colCount 0
###       set rowTotal [llength $entries]
###       if {$rowTotal != $colTotal} {
###          set errMsg "Error: The number of entries for $row does match the number of entries for row0.\n"
###          append errMsg "row0: [dict get $rows row0]\n"
###          append errMsg "$row: [dict get $rows $row]\n"
###          error $errMsg
###       }
###       foreach cell $entries {
###          set length [expr [string length $cell] + 1]
###          #puts "$colCount: $cell: $length"
###          if {$length > $colWidth($colCount) } {
###             set colWidth($colCount) $length
###          }
###          incr colCount
###       }
###    }
### 
###    #Create a string to seperate each row/column of data
###    set separator "|"
###    set colCount 0
###    foreach {key value} [array get colWidth] {
###       set width $colWidth($colCount)
###       append separator " [string repeat - $width] |"
###       incr colCount
###    }
### 
###    #Create the necessary string for each row to be used with "format" command
###    #[format "| %-*s | %-*s | %-*s | %-*s | %-*s | %-*s |" $width1 $value1 $width2 $value2 ... $widthN $valueN]
###    set rowCount 0
###    dict for {row entries} $rows {
###       dict set table row${rowCount} "\"|"
###       foreach cell $entries {
###          dict append table row${rowCount} " %-*s |"
###       }
###       dict append table row${rowCount} "\""
###       #puts "[dict get $table row${rowCount}]"
###       incr rowCount
###    }
### 
###    #Add additional information to each row to complete information needed for "format" command
###    #[format "| %-*s | %-*s | %-*s | %-*s | %-*s | %-*s |" $width1 $value1 $width2 $value2 ... $widthN $valueN]
###    set rowCount 0
###    dict for {row entries} $rows {
###       set col 0
###       foreach cell $entries {
###          dict append table row${rowCount} " $colWidth($col) \"$cell\""
###          incr col
###       }
###       #puts "[dict get $table row${rowCount}]"
###       incr rowCount
###    }
### 
###    #Print the Table
###    puts $FH "\n$title:"
###    dict for {row value} $table {
###       puts $FH $separator
###       puts $FH [eval format $value]
###    }
###    puts $FH "$separator\n"
### 
###    #Close the file handle if -file was specified
###    if {![string match $FH "stdout"]} {
###       close $FH
###    }
### }
## source $tclDir/synth_utils.tcl
### source $tclDir/synthesize.tcl
#### proc synthesize { module } {
####    global tclParams 
####    global part 
####    global board 
####    global synthDir
####    global srcDir
####    global verbose
####    global RFH
####    
####    set moduleName  [get_attribute module $module moduleName]
####    set topLevel    [get_attribute module $module top_level]
####    set prj         [get_attribute module $module prj]
####    set includes    [get_attribute module $module includes]
####    set generics    [get_attribute module $module generics]
####    set vlogHeaders [get_attribute module $module vlog_headers]
####    set vlogDefines [get_attribute module $module vlog_defines]
####    set sysvlog     [get_attribute module $module sysvlog]
####    set vlog        [get_attribute module $module vlog]
####    set vhdl        [get_attribute module $module vhdl]
####    set ip          [get_attribute module $module ip]
####    set ipRepo      [get_attribute module $module ipRepo]
####    set bd          [get_attribute module $module bd]
####    set cores       [get_attribute module $module cores]
####    set xdc         [get_attribute module $module xdc]
####    set synthXDC    [get_attribute module $module synthXDC]
####    set options     [get_attribute module $module synth_options]
#### 
####    set resultDir "$synthDir/$module"
#### 
####    # Clean-out and re-make the synthesis directory for this module
####    command "file mkdir $synthDir"
####    command "file delete -force $resultDir"
####    command "file mkdir $resultDir"
####    
####    #Open local log files
####    set rfh [open "$resultDir/run.log" w]
####    set cfh [open "$resultDir/command.log" w]
####    set wfh [open "$resultDir/critical.log" w]
####    
####    set vivadoVer [version]
####    puts $rfh "Info: Running Vivado version $vivadoVer"
####    puts $RFH "Info: Running Vivado version $vivadoVer"
#### 
####    command "puts \"#HD: Running synthesis for block $module\""
####    puts "\tWriting results to: $resultDir"
####    set synth_start [clock seconds]
#### 
####    #### Set Tcl Params
####    if {[info exists tclParams] && [llength $tclParams] > 0} {
####       set_parameters $tclParams
####    }
#### 
####    #Create in-memory project
####    command "create_project -in_memory -part $part" "$resultDir/create_project.log"
#### 
####    #Turn on source management for mod ref
####    command "set_property source_mgmt_mode All \[current_project\]"
#### 
####    if {[info exists board] && [llength $board]} {
####       command "set_property board_part $board \[current_project\]"
####    }
#### 
####    #### Setup any IP Repositories 
####    if {$ipRepo != ""} {
####       puts "\tLoading IP Repositories:\n\t+ [join $ipRepo "\n\t+ "]"
####       command "set_property IP_REPO_PATHS \{$ipRepo\} \[current_fileset\]" "$resultDir/temp.log"
####       command "update_ip_catalog" "$resultDir/temp.log"
####    }
####    
####    set start_time [clock seconds]
####    if {[llength $prj] > 0} {
####       add_prj $prj
####       set end_time [clock seconds]
####       log_time add_prj $start_time $end_time 1 "Process PRJ file"
####    } else {
####       #### Read in System Verilog
####       if {[llength $sysvlog] > 0} {
####          add_sysvlog $sysvlog
####       }
####    
####       #### Read in Verilog
####       if {[llength $vlog] > 0} {
####          add_vlog $vlog
####       }
####    
####       #### Read in VHDL
####       if {[llength $vhdl] > 0} {
####          add_vhdl $vhdl
####       }
####       set end_time [clock seconds]
####       log_time add_files $start_time $end_time 1 "Add source files"
####    }
####       
####    #### Read IP from Catalog
####    if {[llength $ip] > 0} {
####       set start_time [clock seconds]
####       add_ip $ip
####       set end_time [clock seconds]
####       log_time add_ip $start_time $end_time 0 "Add XCI files and generate/synthesize IP"
####    }
####       
####    #### Read IPI systems
####    if {[llength $bd] > 0} {
####       set start_time [clock seconds]
####       add_bd $bd
####       set end_time [clock seconds]
####       log_time add_bd $start_time $end_time 0 "Add/generate IPI block design"
####    }
####    
####    #### Read in IP Netlists 
####    if {[llength $cores] > 0} {
####       set start_time [clock seconds]
####       add_cores $cores
####       set end_time [clock seconds]
####       log_time add_cores $start_time $end_time 0 "Add synthesized IP (DCP, NGC, EDIF)"
####    }
####    
####    #### Read in synthXDC files
####    if {[llength $synthXDC] > 0} {
####       set start_time [clock seconds]
####       add_xdc $synthXDC 2
####       set end_time [clock seconds]
####       log_time add_xdc $start_time $end_time 0 "Add synthesis only XDC files"
####    }
#### 
####    #### Read in XDC file
####    if {[llength $xdc] > 0} {
####       set start_time [clock seconds]
####       add_xdc $xdc 1 
####       set end_time [clock seconds]
####       log_time add_xdc $start_time $end_time 0 "Add XDC files"
####    }
#### 
####    if {[llength $xdc] == 0 && [llength $synthXDC] == 0} {
####       puts "\tInfo: No XDC file specified for $module"
####    }
#### 
####    #### Set Verilog Headers 
####    if {[llength $vlogHeaders] > 0} {
####       foreach file $vlogHeaders {
####          command "set_property file_type {Verilog Header} \[get_files $file\]"
####       }
####    }
####    
####    #### Set Verilog Defines
####    if {$vlogDefines != ""} {
####       command "set_property verilog_define \{$vlogDefines\} \[current_fileset\]"
####    }
####    
####    #### Set Include Directories
####    if {$includes != ""} {
####       command "set_property include_dirs \{$includes\} \[current_fileset\]"
####    }
####    
####    #### Set Generics
####    if {$generics != ""} {
####       command "set_property generic $generics \[current_fileset\]"
####    }
####    
####    #### synthesis
####    puts "\tRunning synth_design"
####    set start_time [clock seconds]
####    if {$topLevel} {
####       command "synth_design -mode default $options -top $moduleName -part $part" "$resultDir/${moduleName}_synth_design.rds"
####    } else {
####       command "synth_design -mode out_of_context $options -top $moduleName -part $part" "$resultDir/${moduleName}_synth_design.rds"
####    }
####    set end_time [clock seconds]
####    log_time synth_design $start_time $end_time 0 "$moduleName $options"
####    
####    set start_time [clock seconds]
####    command "write_checkpoint -force $resultDir/${moduleName}_synth.dcp" "$resultDir/write_checkpoint.log"
####    set end_time [clock seconds]
####    log_time write_checkpiont $start_time $end_time 0 "Write out synthesis DCP"
####    
####    if {$verbose >= 1} {
####       set start_time [clock seconds]
####       command "report_utilization -file $resultDir/${moduleName}_utilization_synth.rpt" "$resultDir/temp.log"
####       set end_time [clock seconds]
####       log_time report_utilization $start_time $end_time 0 "Report Synthesis Utilization of $module"
####    }
####    set synth_end [clock seconds]
####    log_time final $synth_start $synth_end
####    command "close_project"
####    command "puts \"#HD: Synthesis of module $module complete\\n\""
####    close $rfh
####    close $cfh
####    close $wfh
#### }
### proc add_prj { prj } {
###    upvar resultDir resultDir
###    global srcDir
### 
###    if {[file exists $prj]} {
###       puts "\tParsing PRJ file: $prj"
###       set source [open $prj r]
###       set source_data [read $source]
###       close $source
###       #Remove quotes from PRJ file
###       regsub -all {\"} $source_data {} source_data
###       set prj_lines [split $source_data "\n" ]
###       set line_count 0
###       foreach line $prj_lines {
###          incr line_count
###          #Ignore empty and commented lines
###          if {[llength $line] > 0 && ![string match -nocase "#*" $line]} {
###             if {[llength $line]!=3} {
###                set errMsg "\nERROR: Line $line_count is invalid format. Should be:\n\t<file_type> <library> <file>"
###                error $errMsg
###             }
###             lassign $line type lib file
###             if {![string match -nocase $type "dcp"]     && \
###                 ![string match -nocase $type "xci"]     && \
###                 ![string match -nocase $type "header"]  && \
###                 ![string match -nocase $type "system"]  && \
###                 ![string match -nocase $type "verilog"] && \
###                 ![string match -nocase $type "vhdl"]} {
###                set errMsg "\nERROR: File type $type is not a supported value.\n"
###                append errMsg "Supported types are:\n\tdcp\n\txci\n\theader\n\tsystem\n\tverilog\n\tvhdl\n\t"
###                error $errMsg
###             }
###             if {[file exists ${srcDir}/$file]} {
###                set file ${srcDir}/$file
###                command "add_files $file" "$resultDir/add_files.log"
###                if {[string match -nocase $type "vhdl"]} {
###                   command "set_property LIBRARY $lib \[get_files $file\]"
###                }
###                if {[string match -nocase $type "system"]} {
###                   command "set_property FILE_TYPE SystemVerilog \[get_files $file\]"
###                }
###                if {[string match -nocase $type "header"]} {
###                    command "set_property FILE_TYPE {Verilog Header} \[get_files $file\]"
###                    command "set_property IS_GLOBAL_INCLUDE TRUE \[get_files $file\]"
###                }
###             } elseif {[file exists $file]} {
###                command "add_files $file"
###                if {[string match -nocase $type "vhdl"]} {
###                   command "set_property LIBRARY $lib \[get_files $file\]"
###                }
###                if {[string match -nocase $type "system"]} {
###                   command "set_property FILE_TYPE SystemVerilog \[get_files $file\]"
###                }
###                if {[string match -nocase $type "header"]} {
###                    command "set_property FILE_TYPE {Verilog Header} \[get_files $file\]"
###                }
###             } else {
###                puts "ERROR: Could not find file \"$file\" on line $line_count."
###                set error 1
###             }
###          }
###       }
###       if {[info exists error]} {
###          set errMsg "\nERROR: Files not found. Check messages for more details.\n"
###          error $errMsg
###       }
###    } else {
###       set errMsg "\nERROR: Could not find PRJ file $prj"
###       error $errMsg
###    }
### }
### proc add_bd { files } {
###    upvar resultDir resultDir
### 
###    foreach file $files {
###       if {[string length file] > 0} { 
###          if {[file exists $file]} {
###             set bd_split [split $file "/"] 
###             set bd [lindex $bd_split end]
###             set bdName [lindex [split $bd "."] 0]
###             if {[regexp {.*\.tcl} $file]} {
###                command "source $file"
###                command "generate_target all \[get_files .srcs/sources_1/bd/${bdName}/${bdName}.bd\]"
###             } else {
###                command "add_files $file" "$resultDir/add_bd.log"
###                command "generate_target all \[get_files $file]" "$resultDir/${bdName}_generate.log"
###             }
###          } else {
###             set errMsg "\nERROR: Could not find specified BD file: $file" 
###             error $errMsg
###          }
###       }
###    }
### }
### proc add_sysvlog { sysvlog } {
###    set files [join $sysvlog]
###    foreach file $files {
###       if {[file exists $file]} {
###          command "add_files $file"
###          command "set_property FILE_TYPE SystemVerilog \[get_files $file\]"
###       } else {
###          puts "ERROR: Could not find file \"$file\"."
###          set error 1;
###       }
###    }
###    if {[info exists error]} {
###       set errMsg "\nERROR: Files not found. Check messages for more details.\n"
###       error $errMsg
###    }
### }
### proc add_vlog { vlog } {
###    set files [join $vlog]
###    foreach file $files {
###       if {[file exists $file]} {
###          command "add_files $file"
###       } else {
###          puts "ERROR: Could not find file \"$file\"."
###          set error 1;
###       }
###    }
###    if {[info exists error]} {
###       set errMsg "\nERROR: Files not found. Check messages for more details.\n"
###       error $errMsg
###    }
### }
### proc add_vhdl { vhdl } {
###    set index 0
###    while {$index < [llength $vhdl]} {
###       set lib [lindex $vhdl [expr $index+1]]
###       foreach file [lindex $vhdl $index] {
###          if {[file exists $file]} {
###             command "add_files $file"
###             command "set_property LIBRARY $lib \[get_files $file\]"
###          } else {
###             puts "ERROR: Could not find file \"$file\"."
###             set error 1;
###          }
###       }
###       set index [expr $index+2]
###    }
###    if {[info exists error]} {
###       set errMsg "\nERROR: Files not found. Check messages for more details.\n"
###       error $errMsg
###    }
### }
## source $tclDir/impl_utils.tcl
### if {[info exists tclDir]} {
###    source $tclDir/implement.tcl
###    source $tclDir/step.tcl
### }
#### proc implement {impl} {
####    global tclParams 
####    global board
####    global part
####    global dcpLevel
####    global verbose
####    global implDir
####    global xdcDir
####    global dcpDir
####    global RFH
#### 
####    set top                 [get_attribute impl $impl top]
####    set name                [get_attribute impl $impl name]
####    set implXDC             [get_attribute impl $impl implXDC]
####    set cellXDC             [get_attribute impl $impl cellXDC]
####    set cores               [get_attribute impl $impl cores]
####    set ip                  [get_attribute impl $impl ip]
####    set ipRepo              [get_attribute impl $impl ipRepo]
####    set hd                  [get_attribute impl $impl hd.impl]
####    set pr                  [get_attribute impl $impl pr.impl]
####    set hd.budget           [get_attribute impl $impl hd.budget]
####    set budgetExclude       [get_attribute impl $impl hd.budget_exclude]
####    set partitions          [get_attribute impl $impl partitions]
####    set link                [get_attribute impl $impl link]
####    set opt                 [get_attribute impl $impl opt]
####    set opt.pre             [get_attribute impl $impl opt.pre]
####    set opt_options         [get_attribute impl $impl opt_options]
####    set opt_directive       [get_attribute impl $impl opt_directive]
####    set place               [get_attribute impl $impl place]
####    set place.pre           [get_attribute impl $impl place.pre]
####    set place_options       [get_attribute impl $impl place_options]
####    set place_directive     [get_attribute impl $impl place_directive]
####    set phys                [get_attribute impl $impl phys]
####    set phys.pre            [get_attribute impl $impl phys.pre]
####    set phys_options        [get_attribute impl $impl phys_options]
####    set phys_directive      [get_attribute impl $impl phys_directive]
####    set route               [get_attribute impl $impl route]
####    set route.pre           [get_attribute impl $impl route.pre]
####    set route_options       [get_attribute impl $impl route_options]
####    set route_directive     [get_attribute impl $impl route_directive]
####    set post_phys           [get_attribute impl $impl post_phys]
####    set post_phys.pre       [get_attribute impl $impl post_phys.pre]
####    set post_phys_options   [get_attribute impl $impl post_phys_options]
####    set post_phys_directive [get_attribute impl $impl post_phys_directive]
####    set bitstream           [get_attribute impl $impl bitstream]
####    set bitstream.pre       [get_attribute impl $impl bitstream.pre]
####    set bitstream_options   [get_attribute impl $impl bitstream_options]
####    set bitstream_settings  [get_attribute impl $impl bitstream_settings]
####    set drc.quiet           [get_attribute impl $impl drc.quiet]
#### 
#### #   if {($hd && $pr)} {
#### #      set errMsg "\nERROR: Implementation $impl has more than one of the following flow variables set to 1"
#### #      append errMsg "\n\thd.impl($hd)\n\tpr.impl($pr)\n"
#### #      append errMsg "Only one of these variables can be set true at one time. To run multiple flows, create separate implementation runs."
#### #      error $errMsg
#### #   }
#### 
####    set resultDir "$implDir/$impl"
####    set reportDir "$resultDir/reports"
#### 
####    #### Make the implementation directory, Clean-out and re-make the results directory
####    command "file mkdir $implDir"
####    command "file delete -force $resultDir"
####    command "file mkdir $resultDir"
####    command "file mkdir $reportDir"
####    
####    #### Open local log files
####    set rfh [open "$resultDir/run.log" w]
####    set cfh [open "$resultDir/command.log" w]
####    set wfh [open "$resultDir/critical.log" w]
#### 
####    set vivadoVer [version]
####    puts $rfh "Info: Running Vivado version $vivadoVer"
####    puts $RFH "Info: Running Vivado version $vivadoVer"
#### 
####    command "puts \"#HD: Running implementation $impl\""
####    puts "\tWriting results to: $resultDir"
####    puts "\tWriting reports to: $reportDir"
####    puts $rfh "\n#HD: Running implementation $impl"
####    puts $rfh "Writing results to: $resultDir"
####    puts $rfh "Writing reports to: $reportDir"
####    puts $RFH "\n#HD: Running implementation $impl"
####    puts $RFH "Writing results to: $resultDir"
####    puts $RFH "Writing reports to: $reportDir"
####    set impl_start [clock seconds]
#### 
####    #### Set Tcl Params
####    if {[info exists tclParams] && [llength $tclParams] > 0} {
####       set_parameters $tclParams
####    }
#### 
####    #### Create in-memory project
####    command "create_project -in_memory -part $part" "$resultDir/create_project.log"
####    if {[info exists board] && [llength $board]} {
####       command "set_property board_part $board \[current_project\]"
####    }   
#### 
####    #### Setup any IP Repositories 
####    if {$ipRepo != ""} {
####       puts "\tLoading IP Repositories:\n\t+ [join $ipRepo "\n\t+ "]"
####       command "set_property IP_REPO_PATHS \{$ipRepo\} \[current_fileset\]" "$resultDir/temp.log"
####       command "update_ip_catalog" "$resultDir/temp.log"
####    }
#### 
####    ###########################################
####    # Linking
####    ###########################################
####    if {$link} {
####       #Determine state of Top (import or implement). 
####       set topState "implement"
####       foreach partition $partitions {
####          lassign $partition module cell state name type level dcp
####          if {[string match $cell $top]} {
####             set topState $state 
####             if {[llength $dcp]} {
####                set topFile $dcp
####             }
####          }
####       }
#### 
####       #If DCP for top is not defined in Partition settings, try and find it.
####       if {![info exist topFile] || ![llength $topFile]} {
####          foreach module [get_modules] {
####             set moduleName [get_attribute module $module moduleName]
####             if {[string match $top $moduleName]} {
####                break
####             }
####          }
####          if {[string match $topState "implement"]} {
####             set topFile [get_module_file $module]
####          } elseif {[string match $topState "import"]} {
####             if {$pr} {
####                set topFile "$dcpDir/${top}_static.dcp"
####             } else {
####                set topFile "$dcpDir/${top}_routed.dcp"
####             }
####          } else {
####             set errMsg "\nERROR: State of Top module $top is set to illegal state $topState." 
####             error $errMsg
####          }
####       }
#### 
####       #Add file if it exists, or if $verbose=0 for testing
####       if {[file exists $topFile] || !$verbose} {
####          set type [lindex [split $topFile .] end]
####          puts "\t#HD: Adding \'$type\' file $topFile for $top"
####          command "add_files $topFile"
####       } else {
####          set errMsg "\nERROR: Specified file $topFile cannot be found on disk. Verify path is correct, and that all dependencies have been run." 
####          error $errMsg
####       }
####    
####       ####Read in top-level cores/ip/XDC if Top is being implemented
####       ####All Partition core/ip/XDC should be defined as Module attributes
####       if {[string match $topState "implement"]} { 
####          # Read in IP Netlists 
####          if {[llength $cores] > 0} {
####             add_cores $cores
####          }
####          # Read IP XCI files
####          if {[llength $ip] > 0} {
####             add_ip $ip
####          }
#### 
####          # Read in XDC files
####          if {[llength $implXDC] > 0} {
####             if {[string match $topState "implement"]} {
####                add_xdc $implXDC
####             } else {
####                puts "\tInfo: Skipping top-level XDC files because $top is set to $topState."
####             }
####          } else {
####             puts "\tWarning: No top-level XDC files were specified."
####          }
####       }
#### 
####       ####Always read in RP/RM specific XDC files
####       if {[llength $cellXDC] > 0} {
####          foreach data $cellXDC {
####             lassign $data cell xdc 
####             puts "\tAdding scoped XDC files for $cell"
####             add_xdc $xdc 0 $cell
####          }
####       }
#### 
####       ####Read in Partition netlist, cores, ip, and XDC if module is being implemented
####       foreach partition $partitions {
####          lassign $partition module cell state name type level dcp
####          if {![llength $name]} {
####             set name [lindex [split $cell "/"] end]
####          }
#### 
####          if {![string match "greybox" $state]} {
####             set moduleName [get_attribute module $module moduleName]
####          } else {
####             set moduleName $module
####          }
#### 
####          #Process each partition that is not Top. Ignore greybox Partitions
####          if {![string match $moduleName $top] && ![string match "greybox" $state]} {
####             #Find correct file to be used for Partition
####             if {[llength $dcp] && ![string match $state "greybox"]} {
####                set partitionFile $dcp
####             } else {
####                #if partition has state=implement, load synth netlist
####                if {[string match $state "implement"]} {
####                   set partitionFile [get_module_file $module]
####                } elseif {[string match $state "import"]} {
####                   #TODO: Name used to be based on Pblock to uniquify. Now no open design with new link_design flow,
####                   #      so no way to query Pblock name. This code will not work if RPs have same name at the end of hierarchy.
####                   #      Project flow names these cell DCPs based of full hierachy name, which can have issues of its own
####                   #      if the hierarchy name is very long.  Need to revisit to develop a solution.
####                   set partitionFile "$dcpDir/${name}_${module}_route_design.dcp"
####                } else {
####                   set errMsg "\nERROR: Invalid state \"$state\" in settings for $name\($impl)."
####                   append errMsg"Valid states are \"implement\", \"import\", or \"greybox\".\n" 
####                   error $errMsg
####                }
#### 
####             }
####             #Add the partition source file to the in-memory project
####             if {![file exists $partitionFile] && $verbose} {
####                set errMsg "ERROR: Partition \'$cell\' with state \'$state\' is set to use the file:\n$partitionFile\n\nThis file does not exist."
####                error $errMsg
####             }
####             set fileSplit [split $partitionFile "."]
####             set fileType [lindex $fileSplit end]
####             set start_time [clock seconds]
####             puts "\tAdding file $partitionFile for $cell ($module) \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####             command "add_file $partitionFile"
####             #Check if file is an XCI. SCOPED_TO_CELLS not supported for XCI
####             if {![string match [lindex [split $partitionFile .] end] "xci"]} {
####                #Check if this file is already scoped to another partition
####                if {[llength [get_property SCOPED_TO_CELLS [get_files $partitionFile]]]} {
####                   set cells [get_property SCOPED_TO_CELLS [get_files $partitionFile]]
####                   lappend cells $cell
####                   command "set_property SCOPED_TO_CELLS \{$cells\} \[get_files $partitionFile\]"
####                } else {
####                   command "set_property SCOPED_TO_CELLS \{$cell\} \[get_files $partitionFile\]"
####                }
####             }
#### 
####             #Add Module specific implementation sources   
####             if {[string match $state "implement"]} { 
####                #Read in Module IP if module is not imported or greybox
####                set moduleIP [get_attribute module $module ip]
####                if {[llength $moduleIP] > 0} {
####                   puts "\tAdding module ip files for $cell ($module)"
####                   add_ip $moduleIP
####                }
#### 
####                #Read in Module cores if module is not imported or greybox
####                set moduleCores [get_attribute module $module cores]
####                if {[llength $moduleCores] > 0} {
####                   puts "\tAdding module core files for $cell ($module)"
####                   add_cores $moduleCores
####                }
####             }
#### 
####                #Read in scoped module impl XDC even if module is imported since routed cell DCPs won't have timing constraints
####                set implXDC [get_attribute module $module implXDC]
####                if {[llength $implXDC] > 0} {
####                   puts "\tAdding scoped XDC files for $cell"
####                   add_xdc $implXDC 0 $cell
####                } else {
####                   puts "\tInfo: No scoped XDC files specified for $cell"
####                }
####          }; #End: Process each partition that is not Top and not greybox
####       }; #End: Foreach partition
####    
####       ###########################################################
####       # Link the top-level design with no black boxes (unless greybox) 
####       ###########################################################
####       set start_time [clock seconds]
####       puts "\t#HD: Running link_design for $top \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####       set partitionCells ""
####       foreach partition $partitions {
####          lassign $partition module cell state name type level dcp
####          if {![string match $cell $top]} {
####             lappend partitionCells $cell
####          }
####       }
####       if {$pr} {
####          set linkCommand "link_design -mode default -reconfig_partitions \{$partitionCells\} -part $part -top $top"
####          command $linkCommand "$resultDir/${top}_link_design.log"
####       } elseif {$hd} {
####          set linkCommand "link_design -mode default -partitions \{$partitionCells\} -part $part -top $top"
####          command $linkCommand "$resultDir/${top}_link_design.log"
####       } else {
####          set linkCommand "link_design -mode default -part $part -top $top"
####          command $linkCommand "$resultDir/${top}_link_design.log"
####       }
####       set end_time [clock seconds]
####       log_time link_design $start_time $end_time 1 $linkCommand
####       
####       ##############################################
####       # Process Grey Box Partitions 
####       ##############################################
####       foreach partition $partitions {
####          lassign $partition module cell state name type level dcp
####          if {![llength $name]} {
####             set name [lindex [split $cell "/"] end]
####          }
#### 
####          if {![string match "greybox" $state]} {
####             set moduleName [get_attribute module $module moduleName]
####          } else {
####             set moduleName $module
####          }
####          if {![string match $moduleName $top]} {
####             if {[string match "greybox" $state]} {
####                #If any greybox partition exist, need to run post-route DRC check in quiet mode
####                set drc.quiet 1
#### 
####                #Process greybox partitions. Name can be random, so just grab name from partition def.
####                puts "\tInfo: Cell $cell will be implemented as a grey box."
####                set partitionFile "NA"
####    
####                #Insert LUT1 for greybox partition
####                if {$verbose && ![get_property IS_BLACKBOX [get_cells $cell]]} {
####                   set start_time [clock seconds]
####                   puts "\tCritical Warning: Partition cell \'$cell\' is not a blackbox. This likely occurred because OOC synthesis was not used. This can cause illegal optimization. Please verify it is intentional that this cell is not a blackbox at this stage in the flow.\nResolution: Caving out cell to make required blackbox. \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####                   command "update_design -cells $cell -black_box" "$resultDir/update_design_blackbox_$name.log"
####                   set end_time [clock seconds]
####                   log_time update_design $start_time $end_time 0 "Create blackbox for $name"
####                }
####                command "set_msg_config -quiet -id \"Constraints 18-514\" -suppress"
####                command "set_msg_config -quiet -id \"Constraints 18-515\" -suppress"
####                command "set_msg_config -quiet -id \"Constraints 18-402\" -suppress"
####                set start_time [clock seconds]
####                puts "\t#HD: Inserting LUT1 buffers on interface of $name \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####                command "update_design -cells $cell -buffer_ports" "$resultDir/update_design_bufferport_$name.log"
####                set end_time [clock seconds]
####                log_time update_design $start_time $end_time 0 "Convert blackbox partition $name to greybox"
####                set budgetXDC $xdcDir/${module}_budget.xdc
####                if {![file exists $budgetXDC] || ${hd.budget}} {
####                   set start_time [clock seconds]
####                   puts "\t#HD: Creating budget constraints for greybox $name \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####                   create_partition_budget -cell $cell -file $budgetXDC -exclude $budgetExclude
####                   set end_time [clock seconds]
####                   log_time create_budget $start_time $end_time 0 "Create budget constraints for $name"
####                }
####                set start_time [clock seconds]
####                readXDC $budgetXDC
####                set end_time [clock seconds]
####                log_time read_xdc $start_time $end_time 0 "Read in budget constraints for $name"
####             }; #End: Process greybox partitions
####          }; #End: Process each partition that is not Top
####       }; #End: Foreach partition
####    
####       ##############################################
####       # Lock imported Partitions 
####       ##############################################
####       foreach partition $partitions {
####          lassign $partition module cell state name type level dcp
####          if {![string match "greybox" $state]} {
####             set moduleName [get_attribute module $module moduleName]
####          } else {
####             set moduleName $module
####          }
####          if {![string match $moduleName $top] && [string match $state "import"]} {
####             if {![llength $level]} {
####                set level "routing"
####             }
####             set start_time [clock seconds]
####             puts "\tLocking $cell \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####             command "lock_design -level $level $cell" "$resultDir/lock_design_$name.log"
####             set end_time [clock seconds]
####             log_time lock_design $start_time $end_time 0 "Locking cell $cell at level routing"
####          }; #End: Process each partition that is not Top
####       }; #End: Foreach partition
####       puts "\t#HD: Completed link_design"
####       puts "\t##########################"
#### 
####       ##############################################
####       # Write out final link_design DCP 
####       ##############################################
####       if {$dcpLevel > 0} {
####          set start_time [clock seconds]
####          puts "\tWriting post-link_design checkpoint: $resultDir/${top}_link_design.dcp \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]\n"
####          command "write_checkpoint -force $resultDir/${top}_link_design.dcp" "$resultDir/write_checkpoint.log"
####          set end_time [clock seconds]
####          log_time write_checkpoint $start_time $end_time 0 "Post link_design checkpoint"
####       }
#### 
####       if {$verbose > 1} {
####          set start_time [clock seconds]
####          puts "\tRunning report_utilization \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####          command "report_utilization -file $reportDir/${top}_utilization_link_design.rpt" "$resultDir/temp.log"
####          set end_time [clock seconds]
####          log_time report_utilization $start_time $end_time
####       } 
#### 
####       ##############################################
####       # Run Methodology DRCs checks 
####       ##############################################
####       #Run methodology DRCs and catch any Critical Warnings or Error (module ruledeck quiet)
####       if {$verbose > 1} {
####          set start_time [clock seconds]
####          check_drc $top methodology_checks 1
####          set end_time [clock seconds]
####          log_time report_drc $start_time $end_time 0 "methodology checks"
####          #Run timing DRCs and catch any Critical Warnings or Error (module ruledeck quiet)
####          set start_time [clock seconds]
####          check_drc $top timing_checks 1
####          set end_time [clock seconds]
####          log_time report_drc $start_time $end_time 0 "timing_checks"
####       }
####    }; #END: if $link
#### 
####    ############################################################################################
####    # Implementation steps: opt_design, place_design, phys_opt_design, route_design
####    ############################################################################################
####    #Determine if all partitions (including top) are being imported
####    set allImport 1
####    foreach partition $partitions {
####       lassign $partition module cell state name type level dcp
####       if {![string match "import" $state]} { 
####          set allImport 0
####          break
####       }
####    }
####    if {$allImport} {
####       if {$hd} {
####          set skipOpt 1
####          set skipPlace 1
####          set skipPhysOpt 1
####          set skipRoute 0
####       } elseif {$pr} {
####          set skipOpt 1
####          set skipPlace 1
####          set skipPhysOpt 1
####          set skipRoute 1
####       } else {
####          set errMsg "\nERROR: Implementation has all partitions set to import, but supported partition flow not detected."
####          lappend errMsg "\nVerify the either HD or PR attribute is set to \'1\'."
####          error $errMsg
####       }
####    } else {
####       set skipOpt 0
####       set skipPlace 0
####       set skipPhysOpt 0
####       set skipRoute 0
####    }
####    
####    if {$opt && !$skipOpt} {
####       impl_step opt_design $top $opt_options $opt_directive ${opt.pre}
####    }
#### 
####    if {$place && !$skipPlace} {
####       impl_step place_design $top $place_options $place_directive ${place.pre}
####    }
#### 
####    if {$phys && !$skipPhysOpt} {
####       impl_step phys_opt_design $top $phys_options $phys_directive ${phys.pre}
####    }
#### 
####    if {$route && !$skipRoute} {
####       impl_step route_design $top $route_options $route_directive ${route.pre}
####  
####       if {$post_phys} {
####          impl_step post_phys_opt $top $post_phys_options $post_phys_directive ${post_phys.pre}
####       }
#### 
####       #Run report_timing_summary on final design
####       set start_time [clock seconds]
####       puts "\tRunning report_timing_summary: $reportDir/${top}_timing_summary.rpt \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####       command "report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file $reportDir/${top}_timing_summary.rpt" "$resultDir/temp.log"
####       set end_time [clock seconds]
####       log_time report_timing $start_time $end_time 0 "Timing Summary"
#### 
####       #Report PR specific statitics for debug and analysis
####       if {$pr} {
####          set start_time
####          puts "\tRunning report_design_stauts: $reportDir/${top}_design_status.rpt \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####          command "debug::report_design_status" "$reportDir/${top}_design_status.rpt"
####       }
#### 
####       if {$verbose} {
####          getTimingInfo
####       }
####       set impl_end [clock seconds]
####       log_time final $impl_start $impl_end 
####    }
#### 
####    #For PR, don't write out bitstreams until after PR_VERIFY has run. See run.tcl
####    #For HD, run write_bitstream prior to creating blackbox or DRC errors will occur.
####    if {$bitstream && !$pr} {
####       impl_step write_bitstream $top $bitstream_options none ${bitstream.pre} $bitstream_settings
####    } else {
####       #If skipping write_bitstream, run a final DRC that catches any Critical Warnings (module ruledeck quiet)
####       set start_time [clock seconds]
####       check_drc $top bitstream_checks ${drc.quiet}
####       set end_time [clock seconds]
####       log_time report_drc $start_time $end_time 0 "bitstream_checks"
####    }
####    
####    set extras_start [clock seconds]
####    if {![file exists $dcpDir]} {
####       command "file mkdir $dcpDir"
####    }   
#### 
####    if {$hd || $pr} {
####       #Write out cell checkpoints for all Partitions and create black_box 
####       puts $rfh "\n#HD: Running implementation $impl"
####       puts $RFH "\n#HD: Running implementation $impl"
####       #Generate a new header for a table the first time through
####       set header 1
####       foreach partition $partitions {
####          lassign $partition module cell state name type level dcp
####          #Don't try to get moduleName for greybox Partitions as the name can be random
####          if {![string match "greybox" $state]} { 
####             set moduleName [get_attribute module $module moduleName]
####          } else {
####             set moduleName $module
####          }
####   
####          if {![string match $moduleName $top]} {
####             #Only write out cell DCPs for implemented cells
####             if {([string match $state "implement"])} {
####                if {![llength $name]} {
####                   set name [lindex [split $cell "/"] end]
####                }
####                set start_time [clock seconds]
####                set dcp "$resultDir/${name}_${module}_route_design.dcp"
####                #Lock the netlist of the cell to prevent MLO optimizations when cell DCP is reused.
####                #Cannot lock placement/routing at this stage, or the carver will not be able to remove the cell.
####                command "lock_design -level logical -cell $cell" "$resultDir/lock_$name.log"
####                command "write_checkpoint -force -cell $cell $dcp" "$resultDir/write_checkpoint.log"
####                set end_time [clock seconds]
####                log_time write_checkpoint $start_time $end_time $header "Write cell checkpoint for $cell"
####                set header 0
#### 
####                #BEGIN - TEST HD PARTITION IMPORT USING PR 
####                if {$hd && $pr} {
####                   #Post Process partition DCP to get rid of clock routes and PartPin info. 
####                   puts "\tProcessing routed DCP for $cell to remove PhysDB for external clocks"
####                   command "open_checkpoint $dcp" "$resultDir/open_checkpoint.log"
####                   set clockNets [get_nets -filter TYPE==LOCAL_CLOCK]
####                   foreach net $clockNets {
####                      command "reset_property HD.PARTPIN_LOCS \[get_ports -of \[get_nets $net\]\]"
####                   }
####                   command "route_design -unroute -nets \[get_nets \{$clockNets\}\]" "$resultDir/${name}_unroute.log"
####                   command "write_checkpoint -force $dcp" "$resultDir/write_checkpoint.log"
####                   command "close_design"
####                }
####                #END - TEST HD PARTITION IMPORT USING PR 
####                command "file copy -force $dcp $dcpDir"
####             }
#### 
####             #Carve out all implemented partitions if Top/Static was implemented
####             if {[string match $topState "implement"]} {
####                set start_time [clock seconds]
####                puts "\tCarving out $cell to be a black box \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####                #unlock cells before carving them if they were imported
####                if {[string match $state "import"]} {
####                   command "lock_design -unlock -level placement $cell" "$reportDir/unlock_$name.log"
####                }
####                command "update_design -cell $cell -black_box" "$resultDir/carve_$name.log"
####                set end_time [clock seconds]
####                log_time update_design $start_time $end_time $header "Carve out (blackbox) $cell"
####                set header 0
####             }
####          }
####       }
####    }
#### 
####    #Write out implemented version of Top for import in subsequent runs
####    if {$pr || $hd} {
####       foreach partition $partitions {
####          lassign $partition module cell state name type level dcp
####          #Skip this step for greybox partitions to avoid errors in getting moduleName property
####          if {[string match "greybox" $state]} { 
####             continue
####          }
####          set moduleName [get_attribute module $module moduleName]
####          if {[string match $moduleName $top] && [string match $state "implement"]} {
####             set start_time [clock seconds]
####             puts "\t#HD: Locking $top and exporting results \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####             command "lock_design -level routing" "$resultDir/lock_design_$top.log"
####             set end_time [clock seconds]
####             log_time lock_design $start_time $end_time 0 "Lock placement and routing of $top"
####             if {$hd} {
####                set topDCP "$resultDir/${top}_routed.dcp"
####             }
####             if {$pr} {
####                set topDCP "$resultDir/${top}_static.dcp"
####             } 
####             set start_time [clock seconds]
####             command "write_checkpoint -force $topDCP" "$resultDir/write_checkpoint.log"
####             command "file copy -force $topDCP $dcpDir"
####             set end_time [clock seconds]
####             log_time write_checkpoint $start_time $end_time 0 "Write out locked Static checkpoint"
####          }
####       }
####    }
#### 
####    set extras_end [clock seconds]
####    log_time final $extras_start $extras_end 
####    command "puts \"#HD: Implementation $impl complete\\n\""
####    command "close_project"
####    close $rfh
####    close $cfh
####    close $wfh
#### }
#### proc impl_step {phase instance {options none} {directive none} {pre none} {settings none} } {
####    global dcpLevel
####    global verbose
####    upvar  impl impl 
####    upvar  resultDir resultDir
####    upvar  reportDir reportDir
#### 
####    #Make sure $phase is valid and set checkpoint in case no design is open
####    if {[string match $phase "opt_design"]} {
####       set checkpoint1 "$resultDir/${instance}_link_design.dcp"
####    } elseif {[string match $phase "place_design"]} {
####       set checkpoint1 "$resultDir/${instance}_opt_design.dcp"
####    } elseif {[string match $phase "phys_opt_design"]} {
####       set checkpoint1 "$resultDir/${instance}_place_design.dcp"
####    } elseif {[string match $phase "route_design"]} {
####       set checkpoint1 "$resultDir/${instance}_phys_opt_design.dcp"
####       set checkpoint2 "$resultDir/${instance}_place_design.dcp"
####    } elseif {[string match $phase "post_phys_opt"]} {
####       set checkpoint1 "$resultDir/${instance}_route_design.dcp"
####    } elseif {[string match $phase "write_bitstream"]} {
####       set checkpoint1 "$resultDir/${instance}_post_phys_opt.dcp"
####       set checkpoint2 "$resultDir/${instance}_route_design.dcp"
####    } else {
####       set errMsg "\nERROR: Value $phase is not a recognized step of implementation. Valid values are \"opt_design\", \"place_design\", \"phys_opt_design\", or \"route_design\"."
####       error $errMsg
####    }
####    #If no design is open
####    if { [catch {current_instance > $resultDir/temp.log} errMsg] && $verbose > 0 } {
####       puts "\tNo open design" 
####       if {[info exists checkpoint1] || [info exists checkpoint2]} {
####          if {[file exists $checkpoint1]} {
####             puts "\tOpening checkpoint $checkpoint1 for $instance"
####             command "open_checkpoint $checkpoint1" "$resultDir/open_checkpoint_${instance}_$phase.log"
####             if { [catch {current_instance > $resultDir/temp.log} errMsg] } {
####                command "link_design"
####             }
####          } elseif {[file exists $checkpoint2]} {
####             puts "\tOpening checkpoint $checkpoint2 for $instance"
####             command "open_checkpoint $checkpoint2" "$resultDir/open_checkpoint_${instance}_$phase.log"
####             if { [catch {current_instance > $resultDir/temp.log} errMsg] } {
####                command "link_design"
####             }
####          } else {
####             set errMsg "\nERROR: Checkpoint file not found. Please rerun necessary steps."
####             error $errMsg
####          }
####       } else {
####         set errMsg "\nERROR: No checkpoint defined."
####         error $errMsg
####       }
####    }
####   
####    #Run any specified pre-phase scripts
####    if {![string match $pre "none"] && ![string match $pre ""] } {
####       foreach script $pre {
####          if {[file exists $script]} {
####             puts "\t#HD: Running pre-$phase script $script"
####             command "source $script" "$resultDir/pre_${phase}_script.log"
####          } else {
####             set errMsg "\nERROR: Script $script specified for pre-${phase} does not exist"
####             error $errMsg
####          }
####       }
####    }
####  
####    #Append options or directives to command
####    if {[string match $phase "write_bitstream"]} {
####       set impl_step "$phase -force -file $resultDir/$instance"
####    } elseif {[string match $phase "post_phys_opt"]} {
####       set impl_step "phys_opt_design"
####    } else {
####       set impl_step $phase
####    }
#### 
####    if {[string match $options "none"]==0 && [string match $options ""]==0} {
####       append impl_step " $options"
####    }
####    if {[string match $directive "none"]==0 && [string match $directive ""]==0} {
####       append impl_step " -directive $directive"
####    }
####    if {[string match $settings "none"]==0 && [string match $settings ""]==0} {
####       foreach setting $settings {
####          puts "\tSetting property $setting"
####          command "set_property $setting \[current_design]"
####       }
####    }
#### 
####    #Run the specified Implementation phase
####    puts "\n\t#HD: Running $impl_step for $impl"
#### 
####    set log "$resultDir/${instance}_$phase.log"
####    puts "\tWriting Results to $log"
#### 
####    set start_time [clock seconds]
####    puts "\t$phase start time: \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]"
####    command "$impl_step" "$log"
####    set end_time [clock seconds]
####    log_time $phase $start_time $end_time 0 "$impl_step" 
####    command "puts \"\t#HD: Completed: $phase\""
####    puts "\t################################"
####       
####    #Write out checkpoint for successfully completed phase
####    if {($dcpLevel > 0 || [string match $phase "route_design"]) && ![string match $phase "write_bitstream"]} {
####       set start_time [clock seconds]
####       puts "\tWriting post-$phase checkpoint: $resultDir/${instance}_$phase.dcp \[[clock format $start_time -format {%a %b %d %H:%M:%S %Y}]\]\n"
####       command "write_checkpoint -force $resultDir/${instance}_$phase.dcp" "$resultDir/write_checkpoint.log"
####       set end_time [clock seconds]
####       log_time write_checkpoint $start_time $end_time 0 "Post-$phase checkpoint"
####    }
#### 
####    #Write out additional reports controled by verbose level
####    if {$verbose > 1 || [string match $phase "route_design"]} {
####       set start_time [clock seconds]
####       command "report_utilization -file $reportDir/${instance}_utilization_${phase}.rpt" "$resultDir/temp.log"
####       set end_time [clock seconds]
####       log_time report_utilization $start_time $end_time
####    }
#### 
####    if {[string match $phase "route_design"]} {
####       set start_time [clock seconds]
####       command "report_route_status -file $reportDir/${instance}_route_status.rpt" "$resultDir/temp.log"
####       set end_time [clock seconds]
####       log_time report_route_status $start_time $end_time
####    }
#### }
### proc get_module_file { module } {
###    global verbose
###    global synthDir
###    global ipDir
###    global netlistDir
###    
###    if {![info exists synthDir]} {
###       set synthDir "."
###    }
###    if {![info exists ipDir]} {
###       set ipDir "."
###    }
###    if {![info exists netlistDir]} {
###       set netlistDir "."
###    }
### 
###    set moduleName [get_attribute module $module moduleName]
###    set synthDCP   [get_attribute module $module synthCheckpoint]
###    set searchFiles [list $synthDCP \
###                          $synthDir/$module/${moduleName}_synth.dcp  \
###                          $ipDir/$module/${moduleName}.xci           \
###                          $netlistDir/$module/${moduleName}.edf      \
###                          $netlistDir/$module/${moduleName}.edn      \
###                          $netlistDir/$module/${moduleName}.ngc      \
###                    ]
###    set moduleFile ""
###    foreach file $searchFiles {
###       if {[file exists $file]} {
###          set moduleFile $file
###          break
###       }
###    } 
###    if {![llength $moduleFile]} {
###       #If verbose==0 to generate scripts only, no file may exist if synthesis has not been run.
###       #Instead of erroring in this case, just return default file of $synthDir/...
###       if {!$verbose} {
###          set moduleFile "$synthDir/$module/${moduleName}_synth.dcp"
###          return $moduleFile
###       }
###       set errMsg "\nERROR: No synthesis netlist or checkpoint file found for $module."
###       append errMsg "\nSearched directories:"
###       foreach file $searchFiles {
###          append errMsg "\t$file\n"
###       }
###       error $errMsg
###    }
###    return $moduleFile
### }
### proc generate_pr_binfiles { config } {
###    upvar bitDir bitDir
### 
###    set top           [get_attribute impl $config top]
###    set partitions    [get_attribute impl $config partitions]
###    set icap          [get_attribute impl $config cfgmem.icap]
###    set pcap          [get_attribute impl $config cfgmem.pcap]
###    set offset        [get_attribute impl $config cfgmem.offset]
###    set size          [get_attribute impl $config cfgmem.size]
###    set interface     [get_attribute impl $config cfgmem.interface]
###    if {$icap || $pcap} {
###       foreach partition $partitions {
###          lassign $partition module cell state name type level dcp
###          if {![llength $name]} {
###             set name [lindex [split $cell "/"] end]
###          }
###          if {![string match $cell $top]} {
###             set pblock [get_pblocks -quiet -of [get_cells $cell]]
###             if {[string match "greybox" $state]} {
###                set bitName "${pblock}_greybox_partial"
###             } else {
###                set bitName "${pblock}_${module}_partial"
###             }
###             set bitFile "$bitDir/${bitName}.bit"
###             if {![file exists $bitFile]} {
###                puts "\tCritical Warning: No bit file found for $cell ($module) in configuration $config. Skipping BIN file generation. Expected file \n\t$bitFile.\n\tRun write_bitstream first to generate the expected file."
###                return 
###             }
###             if {$icap} {
###                set logFile "$bitDir/write_cfgmem_${config}_${name}_icap.log"
###                set msg "\t#HD: Generating ICAP formatted BIN file for $name of Configuration $config"
###                command "puts \"$msg\""
###                set start_time [clock seconds]
###                set binFile "$bitDir/${config}_${pblock}_partial_icap.bin"
###                #command "write_cfgmem -force -format BIN -interface $interface -loadbit \"$offset $bitFile\" -size $size $binFile" $logFile
###                command "write_cfgmem -force -format BIN -interface $interface -loadbit \"$offset $bitFile\" $binFile" $logFile
###                set end_time [clock seconds]
###                log_time write_cfgmem $start_time $end_time 1 "Generate ICAP format bin file for ${config}(${name})"
###             }
###             if {$pcap} {
###                set logFile "$bitDir/write_cfgmem_${config}_${name}_pcap.log"
###                set msg "\t#HD: Generating PCAP formatted BIN file for $name of Configuration $config"
###                command "puts \"$msg\""
###                set start_time [clock seconds]
###                set binFile "$bitDir/${config}_${pblock}_partial_pcap.bin"
###                #command "write_cfgmem -force -format BIN -interface $interface -disablebitswap -loadbit \"$offset $bitFile\" -size $size $binFile" $logFile 
###                command "write_cfgmem -force -format BIN -interface $interface -disablebitswap -loadbit \"$offset $bitFile\" $binFile" $logFile 
###                set end_time [clock seconds]
###                log_time write_cfgmem $start_time $end_time 1 "Generate PCAP format bin file for ${config}(${name})"
###             }
###          }
###       }
###    } else {
###       puts "\tINFO: Skipping partial BIN file generation for Configuration $config."
###    }
### }
### proc generate_pr_bitstreams { configs } {
###    global dcpDir bitDir implDir
### 
###    #Set a default directory to write bitstreams if not already defined
###    if {![info exists bitDir]} {
###       set bitDir "./Bitstreams"
###    }
### 
###    #command "file delete -force $bitDir"
###    if {![file exists $bitDir]} {
###       command "file mkdir $bitDir"
###    }
### 
###    foreach config $configs {
###       set top               [get_attribute impl $config top]
###       set partitions        [get_attribute impl $config partitions]
###       set post_phys         [get_attribute impl $config post_phys]
###       set bitstream         [get_attribute impl $config bitstream]
###       set bitstream.pre     [get_attribute impl $config bitstream.pre]
###       set bitOptions        [get_attribute impl $config bitstream_options]
###       set bitSettings       [get_attribute impl $config bitstream_settings]
###       set partialOptions    [get_attribute impl $config partial_bitstream_options]
###       set partialSettings   [get_attribute impl $config partial_bitstream_settings]
###       if {$bitstream} {
###          set start_time [clock seconds]
###          set msg "\t#HD: Running write_bitstream on $config"
###          command "puts \"$msg\""
###          set logFile "$bitDir/write_bitstream_${config}.log"
###          if {$post_phys} {
###             set configFile "$implDir/$config/${top}_post_phys_opt.dcp"
###          } else {
###             set configFile "$implDir/$config/${top}_route_design.dcp"
###          }
###          if {[file exists $configFile]} {
###             command "open_checkpoint $configFile" "$bitDir/open_checkpoint_$config.log"
### 
###             #Run any pre.hook scripts for write_bitstream
###             foreach script ${bitstream.pre} {
###                if {[file exists $script]} {
###                   puts "\t#HD: Running pre-bitstream script $script"
###                   command "source $script" "$bitDir/pre_bitstream_script.log"
###                } else {
###                   set errMsg "\nERROR: Script $script specified for pre-bitstream does not exist"
###                   error $errMsg
###                }
###             }
### 
###             #Apply config settings for full bit file
###             foreach setting $bitSettings {
###                puts "\tSetting property $setting"
###                command "set_property $setting \[current_design\]"
###             }
###             #Generate full Bitstream
###             foreach partition $partitions {
###                lassign $partition module cell state name type level dcp
###                if {[string match $cell $top]} {
###                   #Generate full bitstream only
###                   command "write_bitstream -force $bitOptions $bitDir/${config}_full -no_partial_bitfile" "$bitDir/${config}_full.log"
###                }
###             }
### 
###             #Check for dbg_hub in Static and write out probes
###             if {[llength [get_cells -quiet -hier -filter REF_NAME==dbg_hub_CV]]} {
###                command "write_debug_probes -force -no_partial_ltxfile $bitDir/${config}_full.ltx" "$bitDir/write_debug_probes_$config.log"
###             }
### 
###             #Apply any partial specfic config settings (ie. compression)
###             foreach setting $partialSettings {
###                puts "\tSetting property $setting"
###                command "set_property $setting \[current_design\]"
###             }
###             #Check for specific options for partial bit files. Otherwise default to full settings.
###             if {[llength $partialOptions]} {
###                set bitOptions $partialOptions
###             }
###             #Generate partials using -cell for better naming
###             foreach partition $partitions {
###                lassign $partition module cell state name type level dcp
###                if {![string match $cell $top]} {
###                   set pblock [get_pblocks -quiet -of [get_cells $cell]]
###                   if {[string match "greybox" $state]} {
###                      set bitName "${pblock}_greybox_partial"
###                   } else {
###                      set bitName "${pblock}_${module}_partial"
###                   }
###                   command "write_bitstream -force $bitOptions -cell $cell $bitDir/$bitName" "$bitDir/$bitName.log"
###                   #Check for dbg_bridge in RM and write out probes
###                   if {[llength [get_cells -quiet -hier -filter "REF_NAME=~debug_bridge* && NAME=~$cell/*"]]} {
###                      command "write_debug_probes -force -cell $cell $bitDir/${bitName}.ltx" "$bitDir/write_debug_probes_$module.log"
###                   }
###                }
###             }
###          } else {
###             puts "\tInfo: Skipping write_bitstream for configuration $config because the file \'$configFile\' could not be found."
###             continue
###          }
### 
###          set end_time [clock seconds]
###          log_time write_bitstream $start_time $end_time 1 $config
###          generate_pr_binfiles $config 
###          command "close_project" "$bitDir/temp.log"
###       } else {
###          puts "\tSkipping write_bitstream for Configuration $config with attribute \"bitstream\" set to \'$bitstream\'"
###       }
###    }
### }
### proc verify_configs { configs } {
###    global implDir
### 
###    set configNames ""
###    set configFiles ""
###    foreach config $configs {
###       set verify [get_attribute impl $config verify]
###       set post_phys [get_attribute impl $config post_phys]
###       #Check if configuration has verify attribute set
###       if {$verify} {
###          set configTop [get_attribute impl $config top]
###          if {$post_phys} {
###             set configFile $implDir/$config/${configTop}_post_phys_opt.dcp
###          } else {
###             set configFile $implDir/$config/${configTop}_route_design.dcp
###          }
###          #Even with verify set, check if routed DCP exists before adding to the list to be verified
###          if {[file exists $configFile]} {
###             lappend configFiles $configFile
###             lappend configNames $config
###          } else {
###             puts "\tInfo: Skipping Configuration $config with attribute \"verify\" to \'$verify\' because file \'$configFile\' cannot be found."
###          }
###       } else {
###          puts "\tInfo: Skipping Configuration $config with attribute \"verify\" set to \'$verify\'"
###       }
###    }
###    
###    if {[llength $configFiles] > 1} {
###       set start_time [clock seconds]
###       set initialConfig [lindex $configNames 0]
###       set initialConfigFile [lindex $configFiles 0]
###       set additionalConfigs [lrange $configNames 1 end]
###       set additionalConfigFiles [lrange $configFiles 1 end]
###       set msg "#HD: Running pr_verify between initial Configuration \'$initialConfig\' and subsequent configurations \'$additionalConfigs\'"
###       command "puts \"$msg\""
###       set logFile "pr_verify_results.log"
###       command "pr_verify -full_check -initial $initialConfigFile -additional \{$additionalConfigFiles\}" $logFile
###       #Parse log file for errors or successful results
###       if {[file exists $logFile]} {
###          set lfh [open $logFile r]
###          set log_data [read $lfh]
###          close $lfh
###          set log_lines [split $log_data "\n" ]
###          foreach line $log_lines {
###             if {[string match "*Vivado 12-3253*" $line] || [string match "*ERROR:*" $line]} {
###                puts "$line"
###             }
###          }
###       }
###       set end_time [clock seconds]
###       log_time pr_verify $start_time $end_time 1 "[llength $configs] Configurations"
###    }
### }
### proc add_xdc { xdc {synth 0} {cell ""} } {
###    #Flatten list if nested lists exist
###    set files [join [join $xdc]]
###    foreach file $files {
###       if {[file exists $file]} {
###          puts "\t#HD: Adding 'xdc' file $file"
###          command "add_files $file"
###          set file_split [split $file "/"]
###          set fileName [lindex $file_split end]
###          if { $synth ==2 || [string match "*synth*" $fileName] } { 
###             if {[string match "*ooc*" $fileName]} {
###                command "set_property USED_IN {synthesis out_of_context} \[get_files $file\]"
###             } else {
###                command "set_property USED_IN {synthesis} \[get_files $file\]"
###             }
###          } elseif { $synth==1 } {
###             if {[string match "*ooc*" $fileName]} {
###                command "set_property USED_IN {synthesis implementation out_of_context} \[get_files $file\]"
###             } else {
###                command "set_property USED_IN {synthesis implementation} \[get_files $file\]"
###             }
###          } else {
###             if {[string match "*ooc*" $fileName]} {
###                command "set_property USED_IN {implementation out_of_context} \[get_files $file\]"
###             } else {
###                command "set_property USED_IN {implementation} \[get_files $file\]"
###             }
###          }
### 
###          if {[llength $cell]} {
###             #Check if this file is already scoped to another partition
###             if {[llength [get_property SCOPED_TO_CELLS [get_files $file]]]} {
###                set cells [get_property SCOPED_TO_CELLS [get_files $file]]
###                lappend cells $cell
###                command "set_property SCOPED_TO_CELLS \{$cells\} \[get_files $file\]"
###             } else {
###                command "set_property SCOPED_TO_CELLS \{$cell\} \[get_files $file\]"
###             }
###          }
### 
###          #Set all partition scoped XDC to late by default. May need to review.
###          if {[string match "*late*" $fileName] || [llength $cell]} {
###             command "set_property PROCESSING_ORDER late \[get_files $file\]"
###          } elseif {[string match "*early*" $fileName]} {
###             command "set_property PROCESSING_ORDER early \[get_files $file\]"
###          }
###       } else {
###          set errMsg "\nERROR: Could not find specified XDC: $file" 
###          error $errMsg 
###       }
###    }
### }
### proc readXDC { xdc {cell ""} } {
###    upvar resultDir resultDir
### 
###    puts "\tReading XDC files"
###    #Flatten list if nested lists exist
###    set files [join [join $xdc]]
###    foreach file $files {
###       if {[file exists $file]} {
###          if {![llength $cell]} {
###             command "read_xdc $file" "$resultDir/read_xdc.log"
###          } else {
###             command "read_xdc -cell $cell $file" "$resultDir/read_xdc_cell.log"
###          }
###       } else {
###          set errMsg "\nERROR: Could not find specified XDC: $file" 
###          error $errMsg 
###       }
###    }
### }
### proc add_ip { ips } {
###    global verbose
###    upvar resultDir resultDir
### 
###    foreach ip $ips {
###       if {[string length ip] > 0} { 
###          if {[file exists $ip]} {
###             set ip_split [split $ip "/"] 
###             set xci [lindex $ip_split end]
###             set ipPathList [lrange $ip_split 0 end-1]
###             set ipPath [join $ipPathList "/"]
###             set ipName [lindex [split $xci "."] 0]
###             set ipType [lindex [split $xci "."] end]
###             puts "\t#HD: Adding \'$ipType\' file $xci"
###             command "add_files $ipPath/$xci" "$resultDir/${ipName}_add.log"
###             if {[string match $ipType "bd"] || $verbose==0} {
###                return
###             }
###             if {[get_property GENERATE_SYNTH_CHECKPOINT [get_files $ipPath/$xci]]} {
###                if {![file exists $ipPath/${ipName}.dcp]} {
###                   puts "\tSynthesizing IP $ipName"
###                   command "synth_ip \[get_files $ipPath/$xci]" "$resultDir/${ipName}_synth.log"
###                }
###             } else {
###                puts "\tGenerating output for IP $ipName"
###                command "generate_target all \[get_ips $ipName]" "$resultDir/${ipName}_generate.log"
###             }
###          } else {
###             set errMsg "\nERROR: Could not find specified IP file: $ip" 
###             error $errMsg
###          }
###       }
###    }
### }
### proc add_cores { cores } {
###    #Flatten list if nested lists exist
###    set files [join [join $cores]]
###    foreach file $files {
###       if {[string length $file] > 0} { 
###          if {[file exists $file]} {
###             #Comment this out to prevent adding files 1 at a time. Add all at once instead.
###             puts "\t#HD: Adding core file $file"
###             command "add_files $file"
###          } else {
###             set errMsg "\nERROR: Could not find specified core file: $file" 
###             error $errMsg
###          }
###       }
###    }
### }
### proc check_drc { module {ruleDeck default} {quiet 0} } {
###    upvar reportDir reportDir
### 
###    if {[info exists reportDir]==0} {
###       set reportDir "."
###    }
###    puts "\t#HD: Running report_drc with ruledeck $ruleDeck.\n\tResults saved to $reportDir/${module}_drc_$ruleDeck.rpt" 
###    command "report_drc -ruledeck $ruleDeck -name $module -file $reportDir/${module}_drc_$ruleDeck.rpt" "$reportDir/temp.log"
###    set Advisories   [get_drc_violations -quiet -name $module -filter {SEVERITY=~"Advisory"}]
###    set Warnings     [get_drc_violations -quiet -name $module -filter {SEVERITY=~"Warning"}]
###    set CritWarnings [get_drc_violations -quiet -name $module -filter {SEVERITY=~"Critical Warning"}]
###    set Errors       [get_drc_violations -quiet -name $module -filter {SEVERITY=~"Error"}]
###    puts "\tAdvisories: [llength $Advisories]; Warnings: [llength $Warnings]; Critical Warnings: [llength $CritWarnings]; Errors: [llength $Errors];"
### 
###    if {[llength $Errors]} {
###       if {!$quiet} {
###          set errMsg "\nERROR: DRC found [llength $Errors] errors ($Errors)."
###       } else {
###          puts "\tCritical Warning: DRC found [llength $Errors] errors ($Errors)."
###       }
###       foreach error $Errors {
###          puts "\n\t${error}: [get_property DESCRIPTION [get_drc_violations -name $module $error]]"
###       }
###       #Stop the script for Errors, unless user specifies quiet as true
###       if {!$quiet} {
###          error $errMsg
###       }
###    }
### 
###    if {[llength $CritWarnings]} {
###       if {!$quiet} {
###          set errMsg "\nERROR: DRC found [llength $CritWarnings] Critical Warnings ($CritWarnings)."
###       } else {
###          puts "\tCritical Warning: DRC found [llength $CritWarnings] Critical Warnings ($CritWarnings)."
###       }
###       foreach cw $CritWarnings {
###          puts "\n\t${cw}: [get_property DESCRIPTION [get_drc_violations -name $module $cw]]"
###       }
###       #Stop the script for Critcal Warnings, unless user specifies quiet as true
###       if {!$quiet} {
###          error $errMsg
###       }
###    }
### }
### proc printRuleDecks { {decks ""} } {
###    if {[llength $decks]} {
###       set rules [get_drc_checks -of [get_drc_ruledecks $decks]]
###       foreach rule $rules {
###          set name [get_property NAME [get_drc_checks $rule]]
###          set description [get_property DESCRIPTION [get_drc_checks $rule]]
###          set severity [get_property SEVERITY [get_drc_checks $rule]]
###          puts "\t${name}(${severity}): ${description}"
###       }
###    } else {
###       puts "Rule Decks:\n\t[join [get_drc_ruledecks] "\n\t"]"
###    }
### }
### proc printRules { rules } {
###    foreach rule $rules {
###       set name [get_property NAME [get_drc_checks $rule]]
###       set description [get_property DESCRIPTION [get_drc_checks $rule]]
###       set severity [get_property SEVERITY [get_drc_checks $rule]]
###       puts "\t${name}(${severity}): $description"
###    }
### }
### proc fix_timing {} {
###    set clk_intr [split [report_clock_interaction -return_string] \n]
###    foreach line $clk_intr {
###       if { [regexp {^(\S+)\s+(\S+)\s+\S+.*Timed \(unsafe\).*} $line full src dst]} {
###          set_false_path -from [get_clocks $src] -to [get_clocks $dst]
###       }
###    }
### }
## source $tclDir/hd_utils.tcl
### proc get_partitions {} {
###    if {[catch current_instance]} {
###       puts "INFO: No open design."
###       return
###    }
###    set partitions [get_cells -quiet -hier -filter HD.PARTITION]
###    if {![llength $partitions]} {
###       puts "Info: No cells found with HD.PARTITION==1"
###       return
###    }
###    return $partitions
### }
### proc get_bb {} {
###    if {[catch current_instance]} {
###       puts "INFO: No open design."
###       return
###    }
###    set bb [get_cells -quiet -hier -filter IS_BLACKBOX]
###    if {![llength $bb]} {
###       puts "Info: No blackbox cells found"
###       return
###    }
###    return $bb
### }
### proc bb { cells } {
###    if {[catch current_instance]} {
###       puts "INFO: No open design."
###       return
###    }
###    foreach cell $cells {
###       update_design -black_box -cell $cell
###    }
### }
### proc gb { cells } {
###    if {[catch current_instance]} {
###       puts "INFO: No open design."
###       return
###    }
###    foreach cell $cells {
###       update_design -buffer_ports -cell $cell
###    }
### }
### proc create_partition_budget { args } {
###    set FH "stdout"
###    set excludePins ""
### 
###    #Override defaults with command options
###    set argLength [llength $args]
###    set index 0
###    while {$index < $argLength} {
###       set arg [lindex $args $index]
###       set value [lindex $args [expr $index+1]]
###       switch -exact -- $arg {
###          {-cell}     {set cell [get_cells $value]}
###          {-file}     {set FH [open $value w]}
###          {-exclude}  {set excludePins $value}
###          {-help}     {set     helpMsg "Description:"
###                       lappend helpMsg "Creates set_max_delay constraints for initial PR run.\n"
###                       lappend helpMsg "Syntax:"
###                       lappend helpMsg "create_partition_budget\ -cell <arg> \[-file <arg>] \[-exclude\]\n"
###                       lappend helpMsg "Usage:"
###                       lappend helpMsg "  Name                        Description"
###                       lappend helpMsg "  ---------------------------------------"
###                       lappend helpMsg "  \[-cell]                     Specifies the PR cell to process."
###                       lappend helpMsg "  \[-file]                     Optional. Specifies the output file name."
###                       lappend helpMsg "                              If not specified the output will be written to STDOUT"
###                       lappend helpMsg "  \[-exclude]                  Optional. List of pins to skip."
###                       lappend helpMsg "                              Specifies local pin names without hierachy"
###                       lappend helpMsg "  \[-help]                     Displays this message\n\n"
###                       foreach line $helpMsg {
###                          puts $line
###                       }
###                       return
###                      }
###          default     {set errMsg "ERROR: Specified argument $arg is not supported.\n"
###                       append errMsg "Supported arguments are -help, -cell, and -file.\n"
###                       append errMsg "Use the -help option for more details"
###                       error $errMsg 
###                      }
###       }
###       set index [expr $index + 2]
###    }
### 
###    set_msg_config -id "Constraints 18-514" -suppress
###    set_msg_config -id "Constraints 18-515" -suppress
###    set_msg_config -id "Constraints 18-402" -suppress
###    puts $FH "####Budget constraints for cell $cell####"
### 
### 
###    set filter "REF_NAME=~FD* || REF_NAME=~RAMB* || REF_NAME=~DSP* || REF_NAME=~SRL*"
###    set startPoints {}
###    set endPoints {}
### 
###    #Process Input Pins. Ignore pins tied to clock logic, IO buffer, or VCC/GND 
###    set inputs [get_pins -of [get_cells $cell] -filter DIRECTION==IN]
###    puts "\tProcessing Input Pins of cell $cell ([llength $inputs] pins)"
###    puts $FH "#Input pins:"
###    set count 0
###    foreach pin [lsort -dict $inputs] {
###       if {[lsearch -exact $excludePins [lindex [split $pin /] end]] > "-1"} {
###          puts "\tInfo: Skipping excluded pin $pin"
###          continue
###       }
###       set HD_LUT [get_cells -quiet -of [get_pins -quiet -leaf -filter NAME=~$cell/HD_PR* -of [get_nets -quiet -of [get_pins $pin]]]]
###       if {[llength $HD_LUT]} {
###          #Get the cell names and filter out GTs, BUFG, IBUF, etc.
###          set startPointCells [get_cells -quiet -filter $filter [all_fanin -quiet -startpoints_only -flat -only_cells $pin]]
###          set clockPins [get_pins -quiet -filter IS_CLOCK -of $startPointCells]
###          set clocks [get_clocks -quiet -of $clockPins]
###          if {[llength $clocks]} {
###             foreach clock $clocks {
###                set timingPaths [get_timing_paths -quiet -from $startPointCells -through $pin -nworst 100000 -filter STARTPOINT_CLOCK==$clock]
###                if {![llength $timingPaths]} {
###                   puts "\tInfo: No timing path found through pin $pin for clock $clock." 
###                   continue
###                }
### 
###                #set startPointPins [lsort -dict -unique [join [get_pins [get_property STARTPOINT_PIN $timingPaths] -filter $filter]]]
###                set startPointPins [lsort -dict -unique [get_pins [get_property STARTPOINT_PIN $timingPaths] -filter $filter]]
###                lappend startPoints [get_cells -of [get_pins $startPointPins]]
###                set logicLevels [lindex [lsort -dict [get_property LOGIC_LEVELS $timingPaths]] end]
###                set period [get_property PERIOD [get_clocks $clock]]
###                #If driver is RAMB*, add level of logic to account for large clk2out times
###                if {[lsearch [get_property REF_NAME [get_pins $startPointPins]] "RAMB*"] > "-1"} {
###                   set logicLevels [expr $logicLevels + 2]
###                }
###                if {$logicLevels < 1} {
###                   set percentage "0.4"
###                } elseif {$logicLevels < 2} {
###                   set percentage "0.5"
###                } elseif {$logicLevels < 3} {
###                   set percentage "0.6"
###                } elseif {$logicLevels < 4} {
###                   set percentage "0.7"
###                } elseif {$logicLevels >= 4} {
###                   set percentage "0.8"
###                   #puts "\tCritical Warning: Path found with $logicLevels levels of logic through pin $pin. Consider revising interface."
###                   #puts "\tPath has load clock $clock with period of ${period}ns. Interface budget set to ${percentage} of period."
###                }
### 
###                set value [expr $period * $percentage]
###                puts $FH "#Pin: $pin\tLogic Levels: $logicLevels\tClock: $clock\tPeriod: $period\tBudget: $percentage"
###                puts $FH "set_max_delay -datapath_only -from \[get_pins \[list $startPointPins\]\] -to \[get_pins $HD_LUT/I0\] $value"
###                incr count
###             }
###          } elseif {[llength $clockPins]} {
###             puts "Critical Warning: Found [llength $clockPins] clock pins \{$clockPins\} on source cells \{[lindex $startPointCells 0]\} of input pin $pin, but no clocks were defined. Ensure all required constraints have been defined. Try \"get_clocks -of \[get_pins [lindex $clockPins 0]\]\"" 
###          }
###       }
###       if {![string match $FH "stdout"]} {
###          flush $FH
###       }
###    }
###    puts "\tAdded $count input path segmentation constraints for $cell"
### 
### 
###    #Process output pins. Add set_logic_dc to prevent timing arc 
###    #from being disabled by a constant (LUT1 connected to GND).
###    set outputs [get_pins -of [get_cells $cell] -filter DIRECTION==OUT]
###    puts "\tProcessing Output Pins of cell $cell ([llength $outputs] pins)"
###    puts $FH "\n#Output pins:"
###    foreach pin [lsort -dict $outputs] {
###       set HD_LUT [get_cells -quiet -of [get_pins -quiet -leaf -filter NAME=~$cell/HD_PR* -of [get_nets -quiet -of [get_pins $pin]]]]
###       if {[llength $HD_LUT]} {
###          #Set a DC on LUT initially to prevent constant propagation, or no timing paths will be found, and all_fanout will return 0 endpoints
###          set_logic_dc  [get_pins $HD_LUT/I0]
###       }
###    }
### 
###    set count 0
###    foreach pin [lsort -dict $outputs] {
###       if {[lsearch -exact $excludePins [lindex [split $pin /] end]] > "-1"} {
###          puts "\tInfo: Skipping excluded pin $pin"
###          continue
###       }
###       set HD_LUT [get_cells -quiet -of [get_pins -quiet -leaf -filter NAME=~$cell/HD_PR* -of [get_nets -quiet -of [get_pins $pin]]]]
###       if {[llength $HD_LUT]} {
### ##         #Set a DC on LUT initially to prevent constant propagation, or no timing paths will be found, and all_fanout will return 0 endpoints
### ##         set_logic_dc  [get_pins $HD_LUT/I0]
###          #Get the cell names and filter out GTs, OBUF, etc.
###          set endPointCells [get_cells -quiet -filter $filter [all_fanout -quiet -endpoints_only -flat -only_cells $pin]]
###          set clockPins [get_pins -quiet -filter IS_CLOCK -of $endPointCells]
###          set clocks [get_clocks -quiet -of $clockPins]
###          if {[llength $clocks]} {
###             #Add set_logic_dc to XDC or set_max_delay on outputs wont't work. Only set once on pins with endpoints.
###             puts $FH "set_logic_dc \[get_pins $HD_LUT/I0\]"
###             foreach clock $clocks {
###                #set timingPaths [get_timing_paths -quiet -through $pin -to $endPointCells -max_paths 100000 -filter ENDPOINT_CLOCK==$clock]
###                set timingPaths [get_timing_paths -quiet -through $pin -to $endPointCells -nworst 100000 -filter ENDPOINT_CLOCK==$clock]
###                if {![llength $timingPaths]} {
###                    puts "\tCritical Warning: No timing path found through pin $pin for clock $clock." 
###                   continue
###                }
###                #set endPointPins [lsort -dict -unique [join [get_pins [get_property ENDPOINT_PIN $timingPaths] -filter $filter]]]
###                set endPointPins [lsort -dict -unique [get_pins [get_property ENDPOINT_PIN $timingPaths] -filter $filter]]
###                lappend endPoints [get_cells -of [get_pins $endPointPins]]
###                set logicLevels [lindex [lsort -dict [get_property LOGIC_LEVELS $timingPaths]] end]
###                set period [get_property PERIOD [get_clocks $clock]]
###                if {$logicLevels < 1} {
###                   set percentage "0.4"
###                } elseif {$logicLevels < 2} {
###                   set percentage "0.5"
###                } elseif {$logicLevels < 3} {
###                   set percentage "0.6"
###                } elseif {$logicLevels < 4} {
###                   set percentage "0.7"
###                } elseif {$logicLevels >= 4} {
###                   set percentage "0.8"
###                   #puts "\tCritical Warning: Path found with $logicLevels levels of logic through pin $pin. Consider revising interface."
###                   #puts "\tPath has load clock $clock with period of ${period}ns. Interface budget set to ${percentage} of period."
###                }
###                #puts "#DEBUG - Pin: $pin\nLoad Data Pin: $end\nLoad Clock Pin: $clock\nPeriod: $period"
###                set value [expr $period * $percentage]
###                puts $FH "#Pin: $pin\tLogic Levels: $logicLevels\tClock: $clock\tPeriod: $period\tBudget: $percentage"
###                puts $FH "set_max_delay -datapath_only -from \[get_pins $HD_LUT/O\] -to \[get_pins \[list $endPointPins\]\] $value"
###                incr count
###             }
###          } elseif {[llength $clockPins]} {
###             puts "Critical Warning: Found [llength $clockPins] clock pins \{$clockPins\} on load cells \{[lindex $endPointCells 0]\} of output pin $pin, but no clocks were defined. Ensure all required constraints have been defined. Try \"get_clocks -of \[get_pins [lindex $clockPins 0]\]\"" 
###          }
###       }
###       if {![string match $FH "stdout"]} {
###          flush $FH
###       }
###    }
###    puts "\tAdded $count output path segmentation constraints for $cell"
### 
### 
###    ###Check if feedback path exists... ie. startpoint also exists as an endpoint
### ##Comment this out as some designs have a high occurance of this (too many messages). 
### #   set startPoints [lsort -dict [join $startPoints]]
### #   set endPoints [lsort -dict [join $endPoints]]
### #   foreach point $startPoints {
### #      set matches [lsearch -exact -all $endPoints $point]
### #      if {[llength $matches] > 0} {
### #         puts "\nCritical Warning: The cell \'$point\' was found in more than one budget constraint. Constraining the same cell with multiple set_max_delay may lead to undesired timing results. \nResolution:\nSearch the resulting timing constraints for the cell listed above, and determine why this is being constrained through multiple Partition Pins.  Adjust the constraints or design as necessary."
### #      }
### #   }
### 
###    if {![string match $FH "stdout"]} {
###       close $FH
###    }
###    reset_msg_config -quiet -id "Constraints 18-514" -suppress
###    reset_msg_config -quiet -id "Constraints 18-515" -suppress
###    reset_msg_config -quiet -id "Constraints 18-402" -suppress
### }
### proc export_pblocks { args } {
### 
###    set FH "stdout"
###    set pblocks [get_pblocks]
### 
###    #Override defaults with command options
###    set argLength [llength $args]
###    set index 0
###    while {$index < $argLength} {
###       set arg [lindex $args $index]
###       set value [lindex $args [expr $index+1]]
###       switch -exact -- $arg {
###          {-pblocks}  {set pblocks [get_pblocks $value]}
###          {-file}     {set FH [open $value w]}
###          {-help}     {set     helpMsg "Description:"
###                       lappend helpMsg "Exports Pblocks from in memory design to STDOUT or specified file.\n"
###                       lappend helpMsg "Syntax:"
###                       lappend helpMsg "export_pblocks\t\[-pblocks <arg>] \[-file <arg>]\n"
###                       lappend helpMsg "Usage:"
###                       lappend helpMsg "  Name                        Description"
###                       lappend helpMsg "  ---------------------------------------"
###                       lappend helpMsg "  \[-pblocks]                  Optional. Specifies the list of Pblocks to export."
###                       lappend helpMsg "                              If no Pblocks are specified, all Pblocks will be exported." 
###                       lappend helpMsg "  \[-file]                    Optional. Specifies the output file name."
###                       lappend helpMsg "                               If not specified the output will be written to STDOUT"
###                       lappend helpMsg "  \[-help]                    Displays this message\n\n"
###                       foreach line $helpMsg {
###                          puts $line
###                       }
###                       return
###                      }
###          default     {set errMsg "ERROR: Specified argument $arg is not supported.\n"
###                       append errMsg "Supported arguments are -help, -pblocks, and -file.\n"
###                       append errMsg "Use the -help option for more details"
###                       error $errMsg 
###                      }
###       }
###       set index [expr $index + 2]
###    }
### 
###    foreach pblock $pblocks {
###       puts $FH "\n\n####Pblock $pblock####"
###       puts $FH "create_pblock $pblock"
### 
###       #Get all cells currently assigned to Pblock
###       set cells [get_cells -quiet -of [get_pblocks $pblock]]
###       set primitives {}
###       if {[llength $cells]} {
###          #puts $FH "add_cells_to_pblock \[get_pblocks $pblock\] \[get_cells \[list $cells\]\]"
###          foreach cell $cells {
###             if {![get_property IS_PRIMITIVE $cell]} {
###                puts $FH "add_cells_to_pblock \[get_pblocks $pblock\] \[get_cells \{$cell\}\]"
###             } else {
###                lappend primitives $cell
###             }
###          }
###          #If there are individual leaf cells, group them by hierarchy and write out one add_cells_to_pblock per matching hierarchy
###          if {[llength $primitives]} {
###             array set hierCells []
###             set topCells ""
###             foreach cell $primitives {
###                if {[regexp {(.*)/(.*)} $cell match hier name]} {
###                   lappend hierCells($hier) $name
###                } else {
###                   #assume if rexep fails, there was no hierarchy or different hierarchy separator
###                   lappend topCells $cell
###                }
###             }
###             foreach {hier} [array names hierCells] {
###                set cellList {}
###                foreach cell $hierCells($hier) {
###                   lappend cellList "${hier}/${cell}"
###                }
###                puts $FH "add_cells_to_pblock \[get_pblocks $pblock\] \[get_cells \[list $cellList\]\]"
###             }
###             if {[llength $topCells]} {
###                puts $FH "add_cells_to_pblock \[get_pblocks $pblock\] \[get_cells \[list $topCells\]\]"
###             }
###          }
###       } else {
###          puts "Warning: No cells currently assigned to Pblock $pblock"
###       }
### 
###       #Determine Pblocks grids and ranges
###       set grids  [get_property GRIDTYPES [get_pblock $pblock]]
###       set ranges [get_property GRID_RANGES [get_pblocks $pblock]]
###       set matchedRanges ""
###       foreach grid $grids {
###          set grid_ranges ""
###          foreach range $ranges {
###             regexp {(\w+)_(X\d+Y\d+)} $range temp type value
###             if {[string match $grid $type]} {
###                lappend grid_ranges $range
###             }
###          }
###          if {[llength $grid_ranges]} {
###             puts $FH "resize_pblock \[get_pblocks $pblock\] -add \{$grid_ranges\}"
###             lappend matchedRanges $grid_ranges
###          } else {
###             puts "Critical Warning: Found GRIDTYPE $grid, but no ranges of the matching type in Pblock range for Pblock $pblock:\n$ranges"
###          }
###       }
### 
###       #Detect Ranges in Pblock with no matching GRIDTYPES (like BUFG or IO in non-PR Pblock)
###       foreach range $ranges {
###          if {[lsearch [join $matchedRanges] $range]==-1} {
###             puts $FH "resize_pblock \[get_pblocks $pblock\] -add \{$range\}"
###          }
###       }
### 
###       ##Check for addtitional Pblock properties
###       if {[get_property PARTPIN_SPREADING [get_pblocks $pblock]] != 5} {
###          puts $FH "set_property PARTPIN_SPREADING [get_property PARTPIN_SPREADING [get_pblocks $pblock]] \[get_pblocks $pblock\]"
###       }
###       if {[llength [get_property SNAPPING_MODE [get_pblocks $pblock]]]} {
###          puts $FH "set_property SNAPPING_MODE [get_property SNAPPING_MODE [get_pblocks $pblock]] \[get_pblocks $pblock\]"
###       }
###       if {[get_property CONTAIN_ROUTING [get_pblocks $pblock]]} {
###          puts $FH "set_property CONTAIN_ROUTING 1 \[get_pblocks $pblock\]"
###       }
###       if {[get_property EXCLUDE_PLACEMENT [get_pblocks $pblock]]} {
###          puts $FH "set_property EXCLUDE_PLACEMENT 1 \[get_pblocks $pblock\]"
###       }
###       if {[get_property RESET_AFTER_RECONFIG [get_pblocks $pblock]]} {
###          puts $FH "set_property RESET_AFTER_RECONFIG 1 \[get_pblocks $pblock\]"
###       }
###       if {![string match "ROOT" [get_property PARENT [get_pblocks $pblock]]]} {
###          puts $FH "set_property PARENT [get_property PARENT [get_pblocks $pblock]] \[get_pblocks $pblock\]"
###       }
###       flush $FH
###    }
###    if {![string match $FH "stdout"]} {
###       close $FH
###    }
### }
### proc mark_congestion { ranges } {
###    set colors {red green blue magenta yellow cyan orange}
###    set color 0
###    foreach range $ranges {
###       set intTile1 [lindex $range 0]
###       set intTile2 [lindex $range end]
### 
###       set corner1 [lindex [split $intTile1 _] end]
###       set corner2 [lindex [split $intTile2 _] end]
### 
###       set sites1 [get_sites -of [get_tiles *_$corner1]]
###       set sites2 [get_sites -of [get_tiles *_$corner2]]
###       puts "$corner1: $sites1"
###       puts "$corner2: $sites2"
### 
###       mark_objects -color [lindex $colors $color] [get_sites -range [lindex $sites1 0]:[lindex $sites2 end]]
###       if {$color==6} {
###          set color 0
###       } else {
###          incr color
###       }
###    }
### }
### proc get_overlapping_nodes {{limit 0}} {
###    set nets [get_nets -hier -filter ROUTE_STATUS==CONFLICTS]
###    puts "Found [llength $nets] nets with Conflicts."
###    set nodes [get_nodes -of $nets]
###    puts "Parsing [llength $nodes] nodes for potential overlaps."
###    set nodeOverlaps {}
###    set count 0
###    set lineCount 0
### 
###    puts -nonewline "0 "
###    foreach node $nodes {
###       #If a limit is specified, stop after #limit overlapping nodes are found
###       if {$limit > 0} {
###          if {[llength $nodeOverlaps] == $limit} {
###             break
###          }
###       }
###       set nodeNets [get_nets -quiet -of $node]
###       if {[llength $nodeNets] > 1} {
###          lappend nodeOverlaps $node
###       }
###       incr count
###       #Add a "." for every 100 nodes checked
###       if {[expr fmod($count,100)]==0.0} {
###          puts -nonewline "."
###       }
### 
###       #Add a new line of "."s for every 1000 nodes
###       if {$count == 1000} {
###          set count 0
###          incr lineCount
###          puts ""
###          puts -nonewline "${lineCount}k"
###       }
###       flush stdout 
###    }
###    puts "\nFound [llength $nodeOverlaps] overlapping nodes."
###    if {[llength $nodeOverlaps]} {
###       select_objects $nodeOverlaps
###       highlight_objects -color red [get_selected_objects]
###    }
### }
## source $tclDir/pr_utils.tcl
### proc get_rps {} {
###    if {[catch current_instance]} {
###       puts "INFO: No open design."
###       return
###    }
###    set rps [get_cells -quiet -hier -filter HD.RECONFIGURABLE]
###    if {![llength $rps]} {
###       puts "Info: No cells found with HD.RECONFIGURABLE==1"
###       return
###    }
###    show_objects -name RPs $rps
###    return $rps
### }
### proc toggle_pr { cells } {
###    if {[catch current_instance]} {
###       puts "INFO: No open design."
###       return
###    }
###    foreach cell $cells {
###       if {[get_property HD.RECONFIGURABLE [get_cells $cell]] != "1"} {
###          set_property HD.RECONFIGURABLE 1 [get_cells $cell]
###       } else {
###          set_property HD.RECONFIGURABLE 0 [get_cells $cell]
###       }
###    } 
### }
### proc get_pp_range { cell } {
###    set pp_range_sites ""
###    set pp_ranges ""
###    set pins [get_pins -filter HD.PARTPIN_RANGE!="" -of [get_cells $cell]]
###    foreach pin $pins {
###       set ranges [get_property HD.PARTPIN_RANGE [get_pins $pin]]
###       if {[llength $ranges]} {
###          foreach range $ranges {
###             if {[lsearch -exact $pp_ranges $range]==-1} {
###                puts "Found unique range $range"
###                lappend pp_ranges $range
###                lappend pp_range_sites [get_sites -range $range]
###             }
###          }
###       }
###    }
###    set sites [concat {*}$pp_range_sites]
###    highlight_objects -color yellow [get_sites [lsort $sites]]
### }
### proc export_partpins { args } {
###    set FH "stdout"
###    set pins [get_pins -hier * -filter HD.ASSIGNED_PPLOCS!=""]
### 
###    #Override defaults with command options
###    set argLength [llength $args]
###    set index 0
###    while {$index < $argLength} {
###       set arg [lindex $args $index]
###       set value [lindex $args [expr $index+1]]
###       switch -exact -- $arg {
###          {-cells}  {set cells [get_cells $value]}
###          {-file}     {set FH [open $value w]}
###          {-help}     {set     helpMsg "Description:"
###                       lappend helpMsg "Exports Partition Pins from in memory design to STDOUT or specified file.\n"
###                       lappend helpMsg "Syntax:"
###                       lappend helpMsg "export_partpins\t\[-cells <arg>] \[-file <arg>]\n"
###                       lappend helpMsg "Usage:"
###                       lappend helpMsg "  Name                        Description"
###                       lappend helpMsg "  ---------------------------------------"
###                       lappend helpMsg "  \[-cells]                  Optional. Specifies the list of Cells to export."
###                       lappend helpMsg "                              If no Cells are specified, all PartPins will be exported." 
###                       lappend helpMsg "  \[-file]                   Optional. Specifies the output file name."
###                       lappend helpMsg "                              If not specified the output will be written to STDOUT"
###                       lappend helpMsg "  \[-help]                   Displays this message\n\n"
###                       foreach line $helpMsg {
###                          puts $line
###                       }
###                       return
###                      }
###          default     {set errMsg "ERROR: Specified argument $arg is not supported.\n"
###                       append errMsg "Supported arguments are -help, -pblocks, and -file.\n"
###                       append errMsg "Use the -help option for more details"
###                       error $errMsg 
###                      }
###       }
###       set index [expr $index + 2]
###    }
###    
###    if {![info exists cells]} {
###       set errMsg "Error: No -cells option specificed. A cell must be specified with this option."
###       error $errMsg
###    }
### 
###    #if -cell is used, clear out pin list and create a list based of of specified cells
###    if {[llength $cells]} {
###       foreach cell $cells {
###          foreach pin [lsort -dict [get_pins -of [get_cells $cell] -filter HD.ASSIGNED_PPLOCS!=""]] {
###             puts $FH "set_property HD.PARTPIN_LOCS [lindex [get_property HD.ASSIGNED_PPLOCS $pin] 0] \[get_pins \{$pin\}\]"
###             flush $FH
###          }
###       }
###    }
###    close $FH
### }
### proc convert_pblocks {} {
### 
###    set filter "SNAPPING_MODE!=\"\" && SNAPPING_MODE!=OFF"
###    set pblocks [get_pblocks -filter $filter]
###    foreach pblock $pblocks {
###       resize_pblock $pblock -add [get_property DERIVED_RANGES $pblock] -replace
###    }
### }
### proc get_static_sites {} {
###    set sliceTotal [llength [get_sites SLICE*]]
###    set sliceExclude [llength [get_sites SLICE* -of [get_pblocks -filter EXCLUDE_PLACEMENT]]]
### 
###    puts "Total Slices: $sliceTotal"
###    puts "Slices Excluded: $sliceExclude"
###    puts "-----------------------------"
###    puts "Static Slices: [expr $sliceTotal - $sliceExclude]"
### }
### proc get_rp_clocks { cell {file ""}} {
###    set table " -row {\"Clock Pin\" \"Clock Net\" \"Clock Driver\" \"Driver Type\" \"RM Loads\" \"Static Loads\"}"
###    set count 0
###    set clockNets ""
###    set staticLods ""
###    set pins [get_pins $cell/* -filter DIRECTION==IN]
###    foreach pin $pins {
###       set clock_driver [get_cells -quiet -of [get_pins -quiet -leaf -of [get_nets -quiet -of $pin] -filter DIRECTION==OUT] -filter REF_NAME=~BUF*]
###       if {[llength $clock_driver]} {
###          incr count
###          set clock_net [get_nets -of [get_pins $pin]]
###          set driver_type [get_property REF_NAME [get_cells $clock_driver]]
###          set rm_loads [llength [get_pins -quiet -leaf -of $clock_net -filter NAME=~$cell/*]]
###          set static_pins [get_pins -quiet -leaf -of $clock_net -filter "NAME!~$cell/* && DIRECTION==IN"]
###          set static_loads [llength $static_pins]
###          append table " -row {$pin $clock_net $clock_driver $driver_type $rm_loads $static_loads}"
###          lappend clockNets $clock_net
###          lappend staticLoads [get_cells -quiet -of $static_pins -filter "REF_NAME!~BUF* && REF_NAME!~MMCM* && REF_NAME!~PLL*"]
###       }
###    }
###    set title "-title {#HD: Clock information for RP $cell ($count clocks total)}"
###    set table ${title}${table}
###    if {[llength $file]} {
###       print_table $table -file $file
###    } else {
###       print_table $table
###    }
### #   return $clockNets
### #   return $staticLoads
### }
### proc get_limit_clocks {{limit 4}} {
###    set clocks [get_clocks -quiet]
###    puts "Found [llength $clocks] clocks in the design"
###    set clockCount 0
###    set title "-title {Total Clocks:[llength $clocks] in design. Reporting on clocks with $limit or less connections}"
###    set table " -row {\"\" \"Clock\" \"Total Loads\" \"Load Types\" \"Driver Type\"}"
###    foreach clock $clocks {
###       set loads  [get_pins -quiet -leaf -filter DIRECTION==IN -of [get_nets -of $clock]]
###       set driver [get_pins -quiet -leaf -filter DIRECTION==OUT -of [get_nets -of $clock]]
###       if {[llength $loads]<=$limit} {
###          incr clockCount
###          if {[llength $driver]} {
###             append table " -row {$clockCount $clock [llength $loads] [list [get_property REF_NAME $loads]] [get_property REF_NAME $driver]}"
###          } elseif {[llength [get_ports -quiet -of [get_nets -of $clock]]]} {
###             set driver [get_ports -of [get_nets -of $clock]]
###             append table " -row {$clockCount $clock [llength $loads] [list [get_property REF_NAME $loads]] Port\($driver\)}"
###          } else {
###             append table " -row {$clockCount $clock [llength $loads] [list [get_property REF_NAME $loads]] Unknown}"
###          }
###       }
###    }
###    print_table $table
### }
### proc highlight_internal_nets { cell {color red} } {
### 
###    if {[get_property IS_BLACKBOX [get_cells $cell]]} {
###       puts "Info: Cell $cell is a blackbox, and will not be processed."
###       return
###    }
###    #Get a list of all nets that match the cell name, but filter out clocks and Global_Logic
###    set nets [get_nets -hier -filter "NAME=~$cell/* && TYPE!=GLOBAL_CLOCK && TYPE!=GND && TYPE!=VCC && TYPE!= POWER && TYPE!=GROUND"]
###    puts "All nets from $cell: [llength $nets]"
###    set internal_nets ""
###    foreach net $nets {
###       #get a list of all leaf level pins that the net connects to
###       set pins [get_pins -quiet -leaf -of [get_nets $net]]
###       set external 0
###       #Look at each pin to see if connects to a pin outside of the specified cell
###       #If it does, ignore this net and move on (break)
###       foreach pin $pins {
###          if {![string match "$cell/*" $pin]} {
###             set external 1
###             break
###          }
###       }
###       if {!$external} {
###          lappend internal_nets $net
###       }
###    }
###    llength $internal_nets
###    puts "Internal nets of $cell: [llength $internal_nets]"
###    highlight_objects -color $color [get_nets $internal_nets]
### }
### proc get_common_nets { cells } {
###    array set netPins {}
###    foreach cell $cells {
###       set pins [lsort -dict [get_pins -of [get_cells $cell]]]
###       foreach pin $pins {
###          set net [get_nets -quiet -top -of $pin]
###          if {[llength $net]} {
###             lappend netPins($net) "${pin}([get_property DIRECTION $pin])"
###          }
###       }
###    }
###    #return [array get netPins]
###    set count 0
###    foreach net [lsort -dict [array names netPins]] {
###       set pins $netPins($net)
###       if {[llength $pins] > 1 && ![string match "<const*>" $net]} { 
###          incr count
###          puts "${net}([llength $pins]): [lsort -dict $pins]"
###       }
###    }
###    puts "Found $count nets with multiple PartPins"
### }
### proc rp_port_info { ports } {
### 
###    array set unique_ports {}
###    foreach port [lsort -dict $ports] {
###       set busName [get_property BUS_NAME $port]
###       set busWidth [get_property BUS_WIDTH $port] 
###       set direction [get_property DIRECTION $port]
###       if {[llength $busName]} {
###          set unique_ports($busName) "$busName $busWidth $direction"
###       } else {
###          set unique_ports($port) "$port 0 $direction"
###       }
###    }
### 
###    set table {-title RP Ports -row \{Port Width Direction\}}
###    foreach {port info} [lsort [array get unique_ports]] {
###       lassign $info name width direction
###       lappend table "-row \{$name $width $direction\}"
###    }
###    puts [join $table]
###    print_table [join $table]
### }
### proc pr_unlock {} {
###    lock_design -unlock -level routing
###    set_property IS_LOC_FIXED 0 [get_cells -hier -filter {(PRIMITIVE_LEVEL!=INTERNAL && PRIMITIVE_LEVEL!=MACRO && PRIMITIVE_LEVEL!="") && (REF_NAME=~FD* || REF_NAME=~LUT* || REF_NAME=~SRL* || REF_NAME=~CARRY* || REF_NAME=~MUX*)}]
###    set_property IS_BEL_FIXED 0 [get_cells -hier -filter {(PRIMITIVE_LEVEL!=INTERNAL && PRIMITIVE_LEVEL!=MACRO && PRIMITIVE_LEVEL!="") && (REF_NAME=~FD* || REF_NAME=~LUT* || REF_NAME=~SRL* || REF_NAME=~CARRY* || REF_NAME=~MUX*)}]
###    set_property IS_LOC_FIXED 0 [get_cells -hier -filter {(PRIMITIVE_LEVEL==MACRO) && (REF_NAME=~RAM* || REF_NAME=~LUT*)}]
###    set_property IS_BEL_FIXED 0 [get_cells -hier -filter {(PRIMITIVE_LEVEL==MACRO) && (REF_NAME=~RAM* || REF_NAME=~LUT*)}]
###    set_property IS_LOC_FIXED 0 [get_cells -hier -filter {(PRIMITIVE_LEVEL==LEAF) && (REF_NAME=~RAMB* || REF_NAME=~FIFO*)}]
###    set_property IS_BEL_FIXED 0 [get_cells -hier -filter {(PRIMITIVE_LEVEL==LEAF) && (REF_NAME=~RAMB* || REF_NAME=~FIFO*)}]
### }
### proc pr_unplace {} {
###    route_design -unroute
###    place_design -unplace
###    set cells [get_cells -quiet -hier -filter HD.RECONFIGURABLE]
###    foreach cell $cells {
###       reset_property HD.PARTPIN_LOCS [get_pins $cell/*]
###       reset_property HD.PARTPIN_RANGE [get_pins $cell/*]
###    }
### }
### proc reset_partpins {} {
###    set cells [get_cells -quiet -hier -filter HD.RECONFIGURABLE]
###    foreach cell $cells {
###       reset_property HD.PARTPIN_LOCS [get_pins $cell/*]
###       reset_property HD.PARTPIN_RANGE [get_pins $cell/*]
###    }
### }
## set part         xczu2eg-sfva625-1-e
## check_part $part
INFO: Found part matching xczu2eg-sfva625-1-e
## set verbose      1
## set dcpLevel     1
## set static "Static"
## add_module $static
## set_attribute module $static moduleName    $top
## set_attribute module $static top_level     1
## set_attribute module $static vlog          [list [glob $rtlDir/$top/*.v]]
## set_attribute module $static synth         ${run.topSynth}
## foreach rp [array names rm_variants] {
##   foreach rm $rm_variants($rp) {
##     set variant $rm
##     add_module $variant
##     set_attribute module $variant moduleName   $rp
##     set_attribute module $variant vlog         [list $rtlDir/$variant/$variant.v]
##     set_attribute module $variant synth        ${run.rmSynth}
##   }
## }
## foreach cfg_name [array names rm_config] {
##   if {$cfg_name=="initial"} {set state "implement"} else {set state "import"}
##     
##   set config "Config"
##   set partition_list [list [list $static $top $state]]
## 
##   foreach {rp rm_variant} $rm_config($cfg_name) {
##     set module_inst inst_${rp}
##     set config "${config}_${rm_variant}"
##     set partition [list $rm_variant $module_inst implement]
##     lappend partition_list $partition
##   }
##  set config "${config}_${state}"
##   
##   add_implementation $config
##   set_attribute impl $config top             $top
##   set_attribute impl $config implXDC         [list $xdcDir/${top}_$xboard.xdc]
## 
##   set_attribute impl $config partitions      $partition_list
##   set_attribute impl $config pr.impl         1 
##   set_attribute impl $config impl            ${run.prImpl} 
##   set_attribute impl $config verify     	    ${run.prVerify} 
##   set_attribute impl $config bitstream  	    ${run.writeBitstream} 
## }
# source $tclDir/run.tcl
## list_runs

#HD: List of modules to be synthesized:
| ----------- | ------------ | ---------- | --------------------------- |
| Module      | Module Name  | Top Level  | Options                     |
| ----------- | ------------ | ---------- | --------------------------- |
| Static      | top          | 1          | -flatten_hierarchy rebuilt  |
| ----------- | ------------ | ---------- | --------------------------- |
| left        | shift_l      | 0          | -flatten_hierarchy rebuilt  |
| ----------- | ------------ | ---------- | --------------------------- |
| left_slow   | shift_l      | 0          | -flatten_hierarchy rebuilt  |
| ----------- | ------------ | ---------- | --------------------------- |
| right       | shift_r      | 0          | -flatten_hierarchy rebuilt  |
| ----------- | ------------ | ---------- | --------------------------- |
| right_slow  | shift_r      | 0          | -flatten_hierarchy rebuilt  |
| ----------- | ------------ | ---------- | --------------------------- |


#HD: List of Configurations to be implemented:
| ----------------------------------- | ---------------------- | ------------- | ---------- | ---------------- |
| Configuration                       | Reconfig Modules       | Static State  | pr_verify  | write_bitstream  |
| ----------------------------------- | ---------------------- | ------------- | ---------- | ---------------- |
| Config_left_right_implement         | left(implement)        | implement     | 1          | 1                |
| ----------------------------------- | ---------------------- | ------------- | ---------- | ---------------- |
|                                     | right(implement)       |               |            |                  |
| ----------------------------------- | ---------------------- | ------------- | ---------- | ---------------- |
| Config_left_slow_right_slow_import  | left_slow(implement)   | import        | 1          | 1                |
| ----------------------------------- | ---------------------- | ------------- | ---------- | ---------------- |
|                                     | right_slow(implement)  |               |            |                  |
| ----------------------------------- | ---------------------- | ------------- | ---------- | ---------------- |



## foreach module [get_modules synth] {
##    synthesize $module
## }
#HD: Running synthesis for block Static
	Writing results to: ./Synth/Static
	Info: No XDC file specified for Static
	Running synth_design
Command: synth_design -mode default -flatten_hierarchy rebuilt -top top -part xczu2eg-sfva625-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20715 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1389.090 ; gain = 0.000 ; free physical = 2383 ; free virtual = 7243
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ict/led_shift_right_left/Sources/hdl/top/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_l' [/home/ict/led_shift_right_left/Sources/hdl/top/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'shift_l' (1#1) [/home/ict/led_shift_right_left/Sources/hdl/top/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'shift_r' [/home/ict/led_shift_right_left/Sources/hdl/top/top.v:45]
INFO: [Synth 8-6155] done synthesizing module 'shift_r' (2#1) [/home/ict/led_shift_right_left/Sources/hdl/top/top.v:45]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/home/ict/led_shift_right_left/Sources/hdl/top/top.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1395.738 ; gain = 6.648 ; free physical = 2395 ; free virtual = 7257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1395.738 ; gain = 6.648 ; free physical = 2395 ; free virtual = 7256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfva625-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu2eg-sfva625-1-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1403.742 ; gain = 14.652 ; free physical = 2394 ; free virtual = 7255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.750 ; gain = 22.660 ; free physical = 2394 ; free virtual = 7256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1718 ; free virtual = 6708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1718 ; free virtual = 6708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1717 ; free virtual = 6708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1717 ; free virtual = 6708
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1717 ; free virtual = 6708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1717 ; free virtual = 6708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1717 ; free virtual = 6708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1717 ; free virtual = 6708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1717 ; free virtual = 6708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |shift_l       |         1|
|2     |shift_r       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |shift_l |     1|
|2     |shift_r |     1|
|3     |BUFG    |     1|
|4     |CARRY8  |     5|
|5     |LUT1    |     2|
|6     |FDCE    |    35|
|7     |IBUF    |     2|
|8     |OBUF    |     8|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1717 ; free virtual = 6708
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.547 ; gain = 799.457 ; free physical = 1719 ; free virtual = 6709
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.555 ; gain = 799.457 ; free physical = 1719 ; free virtual = 6709
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shift_l' instantiated as 'inst_shift_l' [/home/ict/led_shift_right_left/Sources/hdl/top/top.v:11]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shift_r' instantiated as 'inst_shift_r' [/home/ict/led_shift_right_left/Sources/hdl/top/top.v:19]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.555 ; gain = 0.000 ; free physical = 1641 ; free virtual = 6635
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2188.555 ; gain = 799.566 ; free physical = 1690 ; free virtual = 6684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.555 ; gain = 0.000 ; free physical = 1692 ; free virtual = 6686
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Synth/Static/top_synth.dcp' has been generated.
#HD: Synthesis of module Static complete

#HD: Running synthesis for block left
	Writing results to: ./Synth/left
	Info: No XDC file specified for left
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top shift_l -part xczu2eg-sfva625-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20764 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1673 ; free virtual = 6666
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_l' [/home/ict/led_shift_right_left/Sources/hdl/left/left.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50303]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_01 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_02 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_03 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_04 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_05 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_06 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_07 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_08 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_09 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_0F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_10 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_11 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_12 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_13 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_14 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_15 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_16 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_17 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_18 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_19 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_1F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_20 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_21 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_22 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_23 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_24 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_25 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_26 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_27 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_28 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_29 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_2F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_30 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_31 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_32 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_33 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_34 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_35 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_36 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_37 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_38 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_39 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_3F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_40 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_41 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_42 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_43 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_44 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_45 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_46 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_47 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_48 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_49 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_4F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_50 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_51 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_52 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_53 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_54 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_55 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_56 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_57 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_58 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_59 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_5F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_60 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_61 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_62 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_63 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_64 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_65 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_66 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_67 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_68 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_69 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_6F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_70 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_71 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_72 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_73 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_74 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_75 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_76 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_77 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_78 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_79 bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7A bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7B bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7C bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7D bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7E bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_7F bound to: 256'b0000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001000010000000010000000010000000010000100000000100000000100000000100001000000001000000001000000001 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (1#1) [/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50303]
WARNING: [Synth 8-689] width (4) of port connection 'DOA' does not match port width (32) of module 'RAMB36' [/home/ict/led_shift_right_left/Sources/hdl/left/left.v:183]
INFO: [Synth 8-6155] done synthesizing module 'shift_l' (2#1) [/home/ict/led_shift_right_left/Sources/hdl/left/left.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1687 ; free virtual = 6680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfva625-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |RAMB36 |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6683
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.562 ; gain = 0.000 ; free physical = 1691 ; free virtual = 6685
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.570 ; gain = 0.000 ; free physical = 1691 ; free virtual = 6685
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.570 ; gain = 0.000 ; free physical = 1633 ; free virtual = 6628
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB36 => RAMB36E2: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.570 ; gain = 0.008 ; free physical = 1682 ; free virtual = 6676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.570 ; gain = 0.000 ; free physical = 1682 ; free virtual = 6676
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Synth/left/shift_l_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2260.582 ; gain = 40.012 ; free physical = 1502 ; free virtual = 6501
#HD: Synthesis of module left complete

#HD: Running synthesis for block left_slow
	Writing results to: ./Synth/left_slow
	Info: No XDC file specified for left_slow
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top shift_l -part xczu2eg-sfva625-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20819 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1519 ; free virtual = 6517
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_l' [/home/ict/led_shift_right_left/Sources/hdl/left_slow/left_slow.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50303]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_01 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_02 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_03 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_04 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_05 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_06 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_07 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_08 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_09 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_0A bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_0B bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_0C bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_0D bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_0E bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_0F bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_10 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_11 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_12 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_13 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_14 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_15 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_16 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_17 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_18 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_19 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_1A bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_1B bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_1C bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_1D bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_1E bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_1F bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_20 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_21 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_22 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_23 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_24 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_25 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_26 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_27 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_28 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_29 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_2A bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_2B bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_2C bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_2D bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_2E bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_2F bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_30 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_31 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_32 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_33 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_34 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_35 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_36 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_37 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_38 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_39 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_3A bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_3B bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_3C bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_3D bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_3E bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_3F bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_40 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_41 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_42 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_43 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_44 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_45 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_46 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_47 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_48 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_49 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_4A bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_4B bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_4C bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_4D bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_4E bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_4F bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_50 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_51 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_52 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_53 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_54 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_55 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_56 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_57 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_58 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_59 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_5A bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_5B bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_5C bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_5D bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_5E bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_5F bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_60 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_61 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_62 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_63 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_64 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_65 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_66 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_67 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_68 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_69 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_6A bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_6B bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_6C bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_6D bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_6E bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_6F bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_70 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_71 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_72 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_73 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_74 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_75 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_76 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_77 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_78 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_79 bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_7A bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_7B bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_7C bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_7D bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_7E bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_7F bound to: 256'b0000100010001000000001000100010000000010001000100000000100010001000010001000100000000100010001000000001000100010000000010001000100001000100010000000010001000100000000100010001000000001000100010000100010001000000001000100010000000010001000100000000100010001 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (1#1) [/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50303]
WARNING: [Synth 8-689] width (4) of port connection 'DOA' does not match port width (32) of module 'RAMB36' [/home/ict/led_shift_right_left/Sources/hdl/left_slow/left_slow.v:183]
INFO: [Synth 8-6155] done synthesizing module 'shift_l' (2#1) [/home/ict/led_shift_right_left/Sources/hdl/left_slow/left_slow.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1538 ; free virtual = 6536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfva625-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1538 ; free virtual = 6536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1538 ; free virtual = 6536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |RAMB36 |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1536 ; free virtual = 6536
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1539 ; free virtual = 6538
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1539 ; free virtual = 6538
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1484 ; free virtual = 6483
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB36 => RAMB36E2: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1532 ; free virtual = 6531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.582 ; gain = 0.000 ; free physical = 1532 ; free virtual = 6531
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Synth/left_slow/shift_l_synth.dcp' has been generated.
#HD: Synthesis of module left_slow complete

#HD: Running synthesis for block right
	Writing results to: ./Synth/right
	Info: No XDC file specified for right
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top shift_r -part xczu2eg-sfva625-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20872 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1515 ; free virtual = 6514
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_r' [/home/ict/led_shift_right_left/Sources/hdl/right/right.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50303]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_01 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_02 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_03 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_04 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_05 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_06 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_07 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_08 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_09 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_0F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_10 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_11 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_12 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_13 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_14 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_15 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_16 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_17 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_18 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_19 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_1F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_20 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_21 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_22 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_23 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_24 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_25 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_26 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_27 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_28 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_29 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_2F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_30 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_31 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_32 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_33 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_34 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_35 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_36 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_37 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_38 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_39 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_3F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_40 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_41 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_42 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_43 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_44 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_45 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_46 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_47 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_48 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_49 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_4F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_50 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_51 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_52 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_53 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_54 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_55 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_56 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_57 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_58 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_59 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_5F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_60 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_61 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_62 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_63 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_64 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_65 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_66 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_67 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_68 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_69 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_6F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_70 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_71 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_72 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_73 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_74 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_75 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_76 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_77 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_78 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_79 bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7A bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7B bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7C bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7D bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7E bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_7F bound to: 256'b0000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000000000010000001000000100000010000000000100000010000001000000100000000001000000100000010000001000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (1#1) [/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50303]
WARNING: [Synth 8-689] width (4) of port connection 'DOA' does not match port width (32) of module 'RAMB36' [/home/ict/led_shift_right_left/Sources/hdl/right/right.v:184]
INFO: [Synth 8-6155] done synthesizing module 'shift_r' (2#1) [/home/ict/led_shift_right_left/Sources/hdl/right/right.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1530 ; free virtual = 6528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1533 ; free virtual = 6531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfva625-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1533 ; free virtual = 6531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1532 ; free virtual = 6531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |RAMB36 |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1532 ; free virtual = 6532
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1532 ; free virtual = 6532
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1481 ; free virtual = 6480
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB36 => RAMB36E2: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.586 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6527
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Synth/right/shift_r_synth.dcp' has been generated.
#HD: Synthesis of module right complete

#HD: Running synthesis for block right_slow
	Writing results to: ./Synth/right_slow
	Info: No XDC file specified for right_slow
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top shift_r -part xczu2eg-sfva625-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20925 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1513 ; free virtual = 6511
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_r' [/home/ict/led_shift_right_left/Sources/hdl/right_slow/right_slow.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50303]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_01 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_02 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_03 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_04 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_05 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_06 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_07 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_08 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_09 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_0A bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_0B bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_0C bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_0D bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_0E bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_0F bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_10 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_11 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_12 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_13 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_14 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_15 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_16 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_17 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_18 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_19 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_1A bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_1B bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_1C bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_1D bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_1E bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_1F bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_20 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_21 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_22 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_23 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_24 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_25 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_26 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_27 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_28 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_29 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_2A bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_2B bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_2C bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_2D bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_2E bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_2F bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_30 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_31 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_32 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_33 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_34 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_35 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_36 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_37 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_38 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_39 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_3A bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_3B bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_3C bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_3D bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_3E bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_3F bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_40 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_41 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_42 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_43 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_44 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_45 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_46 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_47 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_48 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_49 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_4A bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_4B bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_4C bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_4D bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_4E bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_4F bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_50 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_51 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_52 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_53 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_54 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_55 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_56 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_57 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_58 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_59 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_5A bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_5B bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_5C bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_5D bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_5E bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_5F bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_60 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_61 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_62 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_63 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_64 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_65 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_66 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_67 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_68 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_69 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_6A bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_6B bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_6C bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_6D bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_6E bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_6F bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_70 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_71 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_72 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_73 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_74 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_75 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_76 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_77 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_78 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_79 bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_7A bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_7B bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_7C bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_7D bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_7E bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_7F bound to: 256'b0000000100010001000000100010001000000100010001000000100010001000000000010001000100000010001000100000010001000100000010001000100000000001000100010000001000100010000001000100010000001000100010000000000100010001000000100010001000000100010001000000100010001000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (1#1) [/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50303]
WARNING: [Synth 8-689] width (4) of port connection 'DOA' does not match port width (32) of module 'RAMB36' [/home/ict/led_shift_right_left/Sources/hdl/right_slow/right_slow.v:181]
INFO: [Synth 8-6155] done synthesizing module 'shift_r' (2#1) [/home/ict/led_shift_right_left/Sources/hdl/right_slow/right_slow.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1527 ; free virtual = 6526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1530 ; free virtual = 6528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfva625-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1530 ; free virtual = 6528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1530 ; free virtual = 6528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |RAMB36 |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1528 ; free virtual = 6528
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1529 ; free virtual = 6529
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1529 ; free virtual = 6529
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1478 ; free virtual = 6478
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB36 => RAMB36E2: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1526 ; free virtual = 6525
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.590 ; gain = 0.000 ; free physical = 1526 ; free virtual = 6525
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Synth/right_slow/shift_r_synth.dcp' has been generated.
#HD: Synthesis of module right_slow complete

## foreach config [sort_configurations [get_implementations "impl pr.impl" &&]]  {
##    #Override directives if directive file is specified
##    if {[info exists useDirectives]} {
##       puts "#HD: Overriding directives for configuration $config"
##       set_directives impl $config
##    }
##    implement $config
## }
#HD: Running implementation Config_left_right_implement
	Writing results to: ./Implement/Config_left_right_implement
	Writing reports to: ./Implement/Config_left_right_implement/reports
	#HD: Adding 'dcp' file ./Synth/Static/top_synth.dcp for top
	#HD: Adding 'xdc' file ./Sources/xdc/top_interwiser.xdc
	Adding file ./Synth/left/shift_l_synth.dcp for inst_shift_l (left) [Sat May 02 12:20:15 2020]
	Info: No scoped XDC files specified for inst_shift_l
	Adding file ./Synth/right/shift_r_synth.dcp for inst_shift_r (right) [Sat May 02 12:20:15 2020]
	Info: No scoped XDC files specified for inst_shift_r
	#HD: Running link_design for top [Sat May 02 12:20:15 2020]
Command: link_design -mode default -reconfig_partitions {inst_shift_l inst_shift_r} -part xczu2eg-sfva625-1-e -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ict/led_shift_right_left/Synth/left/shift_l_synth.dcp' for cell 'inst_shift_l'
INFO: [Project 1-454] Reading design checkpoint '/home/ict/led_shift_right_left/Synth/right/shift_r_synth.dcp' for cell 'inst_shift_r'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ict/led_shift_right_left/Sources/xdc/top_interwiser.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/home/ict/led_shift_right_left/Sources/xdc/top_interwiser.xdc:8]
Finished Parsing XDC File [/home/ict/led_shift_right_left/Sources/xdc/top_interwiser.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.594 ; gain = 0.000 ; free physical = 1521 ; free virtual = 6520
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
	#HD: Completed link_design
	##########################
	Writing post-link_design checkpoint: ./Implement/Config_left_right_implement/top_link_design.dcp [Sat May 02 12:20:17 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.594 ; gain = 0.000 ; free physical = 1521 ; free virtual = 6520
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2284.594 ; gain = 0.000 ; free physical = 1512 ; free virtual = 6514
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.594 ; gain = 0.000 ; free physical = 1515 ; free virtual = 6517
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_right_implement/top_link_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running opt_design for Config_left_right_implement
	Writing Results to ./Implement/Config_left_right_implement/top_opt_design.log
	opt_design start time: [Sat May 02 12:20:17 2020]
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.594 ; gain = 0.000 ; free physical = 1511 ; free virtual = 6511

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a71f7dc2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2284.594 ; gain = 0.000 ; free physical = 1474 ; free virtual = 6474

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 23 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1915678c7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2346.582 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6415
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1915678c7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2346.582 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6415
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 228ea28cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2346.582 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6415
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 228ea28cf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2346.582 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6415
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11a08e8fd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2346.582 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6415
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11a08e8fd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2346.582 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6415
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                             24  |
|  Constant propagation         |               0  |               0  |                                             14  |
|  Sweep                        |               0  |               0  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             14  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.582 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6415
Ending Logic Optimization Task | Checksum: 11a08e8fd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2346.582 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6415

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 11a08e8fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2410.582 ; gain = 64.000 ; free physical = 1410 ; free virtual = 6411

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11a08e8fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.582 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6411

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.582 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6411
Ending Netlist Obfuscation Task | Checksum: 11a08e8fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.582 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6411
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
	#HD: Completed: opt_design
	################################
	Writing post-opt_design checkpoint: ./Implement/Config_left_right_implement/top_opt_design.dcp [Sat May 02 12:20:22 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.582 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6411
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2442.598 ; gain = 0.000 ; free physical = 1403 ; free virtual = 6408
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.598 ; gain = 0.000 ; free physical = 1405 ; free virtual = 6410
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_right_implement/top_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running place_design for Config_left_right_implement
	Writing Results to ./Implement/Config_left_right_implement/top_place_design.log
	place_design start time: [Sat May 02 12:20:22 2020]
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.598 ; gain = 0.000 ; free physical = 1400 ; free virtual = 6402
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102c29da3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2442.598 ; gain = 0.000 ; free physical = 1400 ; free virtual = 6402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.598 ; gain = 0.000 ; free physical = 1400 ; free virtual = 6402

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8319ad52

Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 3607.410 ; gain = 1164.812 ; free physical = 422 ; free virtual = 5509

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b4cddd7

Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 3631.422 ; gain = 1188.824 ; free physical = 403 ; free virtual = 5493

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b4cddd7

Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 3631.422 ; gain = 1188.824 ; free physical = 403 ; free virtual = 5493
Phase 1 Placer Initialization | Checksum: 10b4cddd7

Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 3631.422 ; gain = 1188.824 ; free physical = 403 ; free virtual = 5493

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15a6a16d9

Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 3634.434 ; gain = 1191.836 ; free physical = 396 ; free virtual = 5486

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 388 ; free virtual = 5479

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 8e46583d

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 388 ; free virtual = 5479
Phase 2 Global Placement | Checksum: 5cc9cb08

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 388 ; free virtual = 5478

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5cc9cb08

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 388 ; free virtual = 5478

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a7dff25e

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 388 ; free virtual = 5478

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 159a0e1ed

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 388 ; free virtual = 5478

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 12a6fd827

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 386 ; free virtual = 5476

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 117196e3b

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 386 ; free virtual = 5476

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 19323b4ad

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 382 ; free virtual = 5472

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 180932958

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 385 ; free virtual = 5476

Phase 3.8 Place Remaining
Phase 3.8 Place Remaining | Checksum: 1654bc9ed

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 385 ; free virtual = 5476

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1654bc9ed

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 385 ; free virtual = 5476

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1654bc9ed

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 385 ; free virtual = 5476
Phase 3 Detail Placement | Checksum: 1654bc9ed

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 385 ; free virtual = 5476

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12206d2c0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12206d2c0

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 384 ; free virtual = 5475
INFO: [Place 30-746] Post Placement Timing Summary WNS=17.962. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 178ca05f3

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 384 ; free virtual = 5475
Phase 4.1 Post Commit Optimization | Checksum: 178ca05f3

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 384 ; free virtual = 5475

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 178ca05f3

Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 384 ; free virtual = 5475
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 377 ; free virtual = 5467

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d7b1b1cc

Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 377 ; free virtual = 5467

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 377 ; free virtual = 5467
Phase 4.4 Final Placement Cleanup | Checksum: 1d7b1b1cc

Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 377 ; free virtual = 5467
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d7b1b1cc

Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 377 ; free virtual = 5467
Ending Placer Task | Checksum: 152e1a3dd

Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 388 ; free virtual = 5479
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 3650.441 ; gain = 1207.844 ; free physical = 388 ; free virtual = 5479
	#HD: Completed: place_design
	################################
	Writing post-place_design checkpoint: ./Implement/Config_left_right_implement/top_place_design.dcp [Sat May 02 12:21:32 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 388 ; free virtual = 5479
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 384 ; free virtual = 5478
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 384 ; free virtual = 5478
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_right_implement/top_place_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running phys_opt_design for Config_left_right_implement
	Writing Results to ./Implement/Config_left_right_implement/top_phys_opt_design.log
	phys_opt_design start time: [Sat May 02 12:21:32 2020]
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
	#HD: Completed: phys_opt_design
	################################
	Writing post-phys_opt_design checkpoint: ./Implement/Config_left_right_implement/top_phys_opt_design.dcp [Sat May 02 12:21:32 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 370 ; free virtual = 5461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 364 ; free virtual = 5459
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 365 ; free virtual = 5460
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_right_implement/top_phys_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running route_design for Config_left_right_implement
	Writing Results to ./Implement/Config_left_right_implement/top_route_design.log
	route_design start time: [Sat May 02 12:21:32 2020]
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e36f2a39 ConstDB: 0 ShapeSum: 108acdcb RouteDB: 5ee7abd9

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fa7af444

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 205 ; free virtual = 5298
Post Restoration Checksum: NetGraph: a165456a NumContArr: 3f960db Constraints: f7f54bc8 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19d53f20d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 205 ; free virtual = 5299

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19d53f20d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 176 ; free virtual = 5269

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19d53f20d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 176 ; free virtual = 5269

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1980a938d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 173 ; free virtual = 5266

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 29298b45a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 173 ; free virtual = 5266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.392 | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 233b13d28

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 173 ; free virtual = 5266

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 298c6bd9f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.174 | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1e9a4b1db

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 169 ; free virtual = 5262

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 23a19a93d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262
Phase 4 Rip-up And Reroute | Checksum: 23a19a93d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23a19a93d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23a19a93d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262
Phase 5 Delay and Skew Optimization | Checksum: 23a19a93d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22afc043c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.174 | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22afc043c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262
Phase 6 Post Hold Fix | Checksum: 22afc043c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 22afc043c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 169 ; free virtual = 5262

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.037229 %
  Global Horizontal Routing Utilization  = 0.00902942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 22afc043c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5261

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22afc043c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5261

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22afc043c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5261

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=18.174 | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 22afc043c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3650.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 5262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 3659.449 ; gain = 9.008 ; free physical = 203 ; free virtual = 5296

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 3659.449 ; gain = 9.008 ; free physical = 203 ; free virtual = 5296
	#HD: Completed: route_design
	################################
	Writing post-route_design checkpoint: ./Implement/Config_left_right_implement/top_route_design.dcp [Sat May 02 12:22:09 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 203 ; free virtual = 5297
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 197 ; free virtual = 5294
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 199 ; free virtual = 5296
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_right_implement/top_route_design.dcp' has been generated.
	Running report_timing_summary: ./Implement/Config_left_right_implement/reports/top_timing_summary.rpt [Sat May 02 12:22:10 2020]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
	Running report_design_stauts: ./Implement/Config_left_right_implement/reports/top_design_status.rpt [Sat May 02 12:22:10 2020]
Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 2
   Cells Info: 
       Number of Leaf Cells.......................: 53
   Nets Info: 
       Number of Signal Nets......................: 77
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 1.04166% (1 of 96)
   IO Sites Info: 
       IOBUF Usage................................: 0.07093% (9 of 12687)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 364)
       RAMB36E2 Usage.............................: 0% (0 of 182)
       DSP48E2 Usage..............................: 0% (0 of 326)
       SLICE Usage................................: 0.06377% (5 of 7840)
           LUT Usage..............................: 0.00318% (2 of 62720)
           FF Usage...............................: 0.02790% (35 of 125440)
           Carry8 Usage...........................: 0.06377% (5 of 7840)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: inst_shift_l
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 2
   Nets Info: 
       Number of Signal Nets......................: 37
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 0% (0 of 0)
   IO Sites Info: 
       IOBUF Usage................................: 0% (0 of 891)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 36)
       RAMB36E2 Usage.............................: 5.55555% (1 of 18)
       DSP48E2 Usage..............................: 0% (0 of 18)
       SLICE Usage................................: 0.18518% (1 of 540)
           LUT Usage..............................: 0.02314% (1 of 4320)
           FF Usage...............................: 0% (0 of 8640)
           Carry8 Usage...........................: 0% (0 of 540)
   PPLOCs Info:
       Number of PPLOCs...........................: 18
           Number of PPLOCs in INT Tile...........: 17
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 12
       Number of INT Tiles in PBLOCK..............: 360
       Average Number of PPLOCs per INT Tile......: 1.41
       Maximum Number of PPLOCs per INT Tile......: 3
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: inst_shift_r
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 2
   Nets Info: 
       Number of Signal Nets......................: 37
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 0% (0 of 0)
   IO Sites Info: 
       IOBUF Usage................................: 0% (0 of 751)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 32)
       RAMB36E2 Usage.............................: 6.25% (1 of 16)
       DSP48E2 Usage..............................: 0% (0 of 16)
       SLICE Usage................................: 0.22727% (1 of 440)
           LUT Usage..............................: 0.02840% (1 of 3520)
           FF Usage...............................: 0% (0 of 7040)
           Carry8 Usage...........................: 0% (0 of 440)
   PPLOCs Info:
       Number of PPLOCs...........................: 14
           Number of PPLOCs in INT Tile...........: 13
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 12
       Number of INT Tiles in PBLOCK..............: 280
       Average Number of PPLOCs per INT Tile......: 1.08
       Maximum Number of PPLOCs per INT Tile......: 2
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Setup:
	| WNS=18.175 | TNS=0.000 | Failing Endpoints=0 | Total Endpoints=59 |
Hold:
	| WHS=0.062 | THS=0.000 | Failing Endpoints=0 | Total Endpoints=59 |
Pulse Width:
	 | WPWS=9.457 | TPWS=0.000 | Failing Endpoints=0 | Total Endpoints=38 |


	#HD: Running report_drc with ruledeck bitstream_checks.
	Results saved to ./Implement/Config_left_right_implement/reports/top_drc_bitstream_checks.rpt
Command: report_drc -ruledeck bitstream_checks -name top -file ./Implement/Config_left_right_implement/reports/top_drc_bitstream_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name top'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2018.3/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ict/led_shift_right_left/Implement/Config_left_right_implement/reports/top_drc_bitstream_checks.rpt.
report_drc completed successfully
	Advisories: 0; Warnings: 2; Critical Warnings: 0; Errors: 0;
Locking instance: inst_shift_l
Locking Netlist...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 170 ; free virtual = 5274
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 166 ; free virtual = 5274
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_right_implement/inst_shift_l_left_route_design.dcp' has been generated.
	Carving out inst_shift_l to be a black box [Sat May 02 12:22:15 2020]
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell inst_shift_l. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Locking instance: inst_shift_r
Locking Netlist...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 186 ; free virtual = 5292
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 183 ; free virtual = 5292
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_right_implement/inst_shift_r_right_route_design.dcp' has been generated.
	Carving out inst_shift_r to be a black box [Sat May 02 12:22:15 2020]
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell inst_shift_r. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
	#HD: Locking top and exporting results [Sat May 02 12:22:16 2020]
Locking Netlist...
Locking Placement...
WARNING: [Constraints 18-4434] Global Clock Buffer 'clk_IBUF_BUFG_inst' is LOCed to site 'BUFGCE_HDIO_X1Y5'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Locking Routing...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 187 ; free virtual = 5293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 184 ; free virtual = 5293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 185 ; free virtual = 5295
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_right_implement/top_static.dcp' has been generated.
#HD: Implementation Config_left_right_implement complete

#HD: Running implementation Config_left_slow_right_slow_import
	Writing results to: ./Implement/Config_left_slow_right_slow_import
	Writing reports to: ./Implement/Config_left_slow_right_slow_import/reports
	#HD: Adding 'dcp' file ./Checkpoint/top_static.dcp for top
	Adding file ./Synth/left_slow/shift_l_synth.dcp for inst_shift_l (left_slow) [Sat May 02 12:22:16 2020]
	Info: No scoped XDC files specified for inst_shift_l
	Adding file ./Synth/right_slow/shift_r_synth.dcp for inst_shift_r (right_slow) [Sat May 02 12:22:16 2020]
	Info: No scoped XDC files specified for inst_shift_r
	#HD: Running link_design for top [Sat May 02 12:22:16 2020]
Command: link_design -mode default -reconfig_partitions {inst_shift_l inst_shift_r} -part xczu2eg-sfva625-1-e -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ict/led_shift_right_left/Synth/left_slow/shift_l_synth.dcp' for cell 'inst_shift_l'
INFO: [Project 1-454] Reading design checkpoint '/home/ict/led_shift_right_left/Synth/right_slow/shift_r_synth.dcp' for cell 'inst_shift_r'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ict/led_shift_right_left/Checkpoint/top_static/top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/home/ict/led_shift_right_left/Sources/xdc/top_interwiser.xdc:7]
Finished Parsing XDC File [/home/ict/led_shift_right_left/Checkpoint/top_static/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 357 ; free virtual = 5464
Restored from archive | CPU: 0.040000 secs | Memory: 0.099998 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 357 ; free virtual = 5464
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 357 ; free virtual = 5464
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

108 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
	#HD: Completed link_design
	##########################
	Writing post-link_design checkpoint: ./Implement/Config_left_slow_right_slow_import/top_link_design.dcp [Sat May 02 12:22:18 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 357 ; free virtual = 5464
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 351 ; free virtual = 5461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 352 ; free virtual = 5463
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_slow_right_slow_import/top_link_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running opt_design for Config_left_slow_right_slow_import
	Writing Results to ./Implement/Config_left_slow_right_slow_import/top_opt_design.log
	opt_design start time: [Sat May 02 12:22:18 2020]
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 351 ; free virtual = 5458

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 322 ; free virtual = 5429

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 315 ; free virtual = 5423
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 29 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 315 ; free virtual = 5423
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 315 ; free virtual = 5423
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 162 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 315 ; free virtual = 5423
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 315 ; free virtual = 5423
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 315 ; free virtual = 5423
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                             29  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                            162  |
|  BUFG optimization            |               0  |               0  |                                              3  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 315 ; free virtual = 5423
Ending Logic Optimization Task | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 315 ; free virtual = 5423

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 314 ; free virtual = 5421

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 314 ; free virtual = 5421

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 314 ; free virtual = 5421
Ending Netlist Obfuscation Task | Checksum: 1aaf82d8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 314 ; free virtual = 5421
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
	#HD: Completed: opt_design
	################################
	Writing post-opt_design checkpoint: ./Implement/Config_left_slow_right_slow_import/top_opt_design.dcp [Sat May 02 12:22:22 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 314 ; free virtual = 5421
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 309 ; free virtual = 5420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 311 ; free virtual = 5422
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_slow_right_slow_import/top_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running place_design for Config_left_slow_right_slow_import
	Writing Results to ./Implement/Config_left_slow_right_slow_import/top_place_design.log
	place_design start time: [Sat May 02 12:22:22 2020]
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 310 ; free virtual = 5418
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102e1f890

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 310 ; free virtual = 5418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 310 ; free virtual = 5418

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102e1f890

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 299 ; free virtual = 5407

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c1c55483

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 308 ; free virtual = 5416

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c1c55483

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 308 ; free virtual = 5416
Phase 1 Placer Initialization | Checksum: 1c1c55483

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 308 ; free virtual = 5416

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f8ab8e8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 301 ; free virtual = 5409

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 300 ; free virtual = 5408

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 142e324c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 300 ; free virtual = 5408
Phase 2 Global Placement | Checksum: ab4b91f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 300 ; free virtual = 5408

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ab4b91f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 300 ; free virtual = 5408

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 144070e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 300 ; free virtual = 5408

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 144070e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 300 ; free virtual = 5408

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 133505ab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: c7d543cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5407

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: f8213874

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 295 ; free virtual = 5403

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1d7678256

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406

Phase 3.8 Place Remaining
Phase 3.8 Place Remaining | Checksum: 119585ea5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 119585ea5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 119585ea5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406
Phase 3 Detail Placement | Checksum: 119585ea5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 122035329

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 122035329

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406
INFO: [Place 30-746] Post Placement Timing Summary WNS=17.982. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12a279ff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406
Phase 4.1 Post Commit Optimization | Checksum: 12a279ff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12a279ff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21ca39d51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406
Phase 4.4 Final Placement Cleanup | Checksum: 21ca39d51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21ca39d51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 5406
Ending Placer Task | Checksum: 1e6b1fc6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 308 ; free virtual = 5416
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
	#HD: Completed: place_design
	################################
	Writing post-place_design checkpoint: ./Implement/Config_left_slow_right_slow_import/top_place_design.dcp [Sat May 02 12:22:27 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 308 ; free virtual = 5416
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 303 ; free virtual = 5414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 305 ; free virtual = 5416
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_slow_right_slow_import/top_place_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running phys_opt_design for Config_left_slow_right_slow_import
	Writing Results to ./Implement/Config_left_slow_right_slow_import/top_phys_opt_design.log
	phys_opt_design start time: [Sat May 02 12:22:27 2020]
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
	#HD: Completed: phys_opt_design
	################################
	Writing post-phys_opt_design checkpoint: ./Implement/Config_left_slow_right_slow_import/top_phys_opt_design.dcp [Sat May 02 12:22:27 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 294 ; free virtual = 5402
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 288 ; free virtual = 5400
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 290 ; free virtual = 5402
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_slow_right_slow_import/top_phys_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running route_design for Config_left_slow_right_slow_import
	Writing Results to ./Implement/Config_left_slow_right_slow_import/top_route_design.log
	route_design start time: [Sat May 02 12:22:28 2020]
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ea169af4 ConstDB: 0 ShapeSum: a1f6420 RouteDB: f27bfd58

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1dda5fc5c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 411 ; free virtual = 5263
Post Restoration Checksum: NetGraph: e1eb05d1 NumContArr: 804b3c1a Constraints: 58645f62 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ba9aa14d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 412 ; free virtual = 5263

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ba9aa14d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 382 ; free virtual = 5233

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ba9aa14d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 382 ; free virtual = 5233

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 14ba8c397

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 380 ; free virtual = 5231

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 18e8b93fe

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 380 ; free virtual = 5231
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.996 | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2369b3054

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 380 ; free virtual = 5231

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28d74dc7d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.174 | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2f6c2b45b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 377 ; free virtual = 5228

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2f6c2b45b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228
Phase 4 Rip-up And Reroute | Checksum: 2f6c2b45b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2f6c2b45b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2f6c2b45b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228
Phase 5 Delay and Skew Optimization | Checksum: 2f6c2b45b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2637a454a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.174 | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2637a454a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228
Phase 6 Post Hold Fix | Checksum: 2637a454a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2637a454a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 376 ; free virtual = 5228

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00786695 %
  Global Horizontal Routing Utilization  = 0.00394011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2637a454a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 375 ; free virtual = 5227

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2637a454a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 378 ; free virtual = 5230

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2637a454a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 378 ; free virtual = 5230

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=18.174 | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2637a454a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3659.449 ; gain = 0.000 ; free physical = 380 ; free virtual = 5231
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 3663.488 ; gain = 4.039 ; free physical = 412 ; free virtual = 5264

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
177 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 3663.488 ; gain = 4.039 ; free physical = 412 ; free virtual = 5264
	#HD: Completed: route_design
	################################
	Writing post-route_design checkpoint: ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp [Sat May 02 12:23:04 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 413 ; free virtual = 5264
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 406 ; free virtual = 5261
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 408 ; free virtual = 5263
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_slow_right_slow_import/top_route_design.dcp' has been generated.
	Running report_timing_summary: ./Implement/Config_left_slow_right_slow_import/reports/top_timing_summary.rpt [Sat May 02 12:23:04 2020]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
	Running report_design_stauts: ./Implement/Config_left_slow_right_slow_import/reports/top_design_status.rpt [Sat May 02 12:23:04 2020]
Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 2
   Cells Info: 
       Number of Leaf Cells.......................: 53
   Nets Info: 
       Number of Signal Nets......................: 77
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 1.04166% (1 of 96)
   IO Sites Info: 
       IOBUF Usage................................: 0.07093% (9 of 12687)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 364)
       RAMB36E2 Usage.............................: 0% (0 of 182)
       DSP48E2 Usage..............................: 0% (0 of 326)
       SLICE Usage................................: 0.06377% (5 of 7840)
           LUT Usage..............................: 0.00318% (2 of 62720)
           FF Usage...............................: 0.02790% (35 of 125440)
           Carry8 Usage...........................: 0.06377% (5 of 7840)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: inst_shift_r
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 2
   Nets Info: 
       Number of Signal Nets......................: 37
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 0% (0 of 0)
   IO Sites Info: 
       IOBUF Usage................................: 0% (0 of 751)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 32)
       RAMB36E2 Usage.............................: 6.25% (1 of 16)
       DSP48E2 Usage..............................: 0% (0 of 16)
       SLICE Usage................................: 0.22727% (1 of 440)
           LUT Usage..............................: 0.02840% (1 of 3520)
           FF Usage...............................: 0% (0 of 7040)
           Carry8 Usage...........................: 0% (0 of 440)
   PPLOCs Info:
       Number of PPLOCs...........................: 14
           Number of PPLOCs in INT Tile...........: 13
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 12
       Number of INT Tiles in PBLOCK..............: 280
       Average Number of PPLOCs per INT Tile......: 1.08
       Maximum Number of PPLOCs per INT Tile......: 2
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: inst_shift_l
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 2
   Nets Info: 
       Number of Signal Nets......................: 37
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       MMCME3_ADV Usage...........................: 0% (0 of 0)
       PLLE3_ADV Usage............................: 0% (0 of 0)
       BUFGCE/BUFGCTRL Usage......................: 0% (0 of 0)
   IO Sites Info: 
       IOBUF Usage................................: 0% (0 of 891)
       GTHE3_CHANNEL/GTHE3_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E2 Usage.............................: 0% (0 of 36)
       RAMB36E2 Usage.............................: 5.55555% (1 of 18)
       DSP48E2 Usage..............................: 0% (0 of 18)
       SLICE Usage................................: 0.18518% (1 of 540)
           LUT Usage..............................: 0.02314% (1 of 4320)
           FF Usage...............................: 0% (0 of 8640)
           Carry8 Usage...........................: 0% (0 of 540)
   PPLOCs Info:
       Number of PPLOCs...........................: 18
           Number of PPLOCs in INT Tile...........: 17
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 12
       Number of INT Tiles in PBLOCK..............: 360
       Average Number of PPLOCs per INT Tile......: 1.41
       Maximum Number of PPLOCs per INT Tile......: 3
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Setup:
	| WNS=18.175 | TNS=0.000 | Failing Endpoints=0 | Total Endpoints=59 |
Hold:
	| WHS=0.062 | THS=0.000 | Failing Endpoints=0 | Total Endpoints=59 |
Pulse Width:
	 | WPWS=9.457 | TPWS=0.000 | Failing Endpoints=0 | Total Endpoints=38 |


	#HD: Running report_drc with ruledeck bitstream_checks.
	Results saved to ./Implement/Config_left_slow_right_slow_import/reports/top_drc_bitstream_checks.rpt
Command: report_drc -ruledeck bitstream_checks -name top -file ./Implement/Config_left_slow_right_slow_import/reports/top_drc_bitstream_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name top'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2018.3/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ict/led_shift_right_left/Implement/Config_left_slow_right_slow_import/reports/top_drc_bitstream_checks.rpt.
report_drc completed successfully
	Advisories: 0; Warnings: 2; Critical Warnings: 0; Errors: 0;
Locking instance: inst_shift_l
Locking Netlist...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 398 ; free virtual = 5250
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 394 ; free virtual = 5249
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_slow_right_slow_import/inst_shift_l_left_slow_route_design.dcp' has been generated.
Locking instance: inst_shift_r
Locking Netlist...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 396 ; free virtual = 5249
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 393 ; free virtual = 5249
INFO: [Common 17-1381] The checkpoint '/home/ict/led_shift_right_left/Implement/Config_left_slow_right_slow_import/inst_shift_r_right_slow_route_design.dcp' has been generated.
#HD: Implementation Config_left_slow_right_slow_import complete

## foreach impl [get_implementations "impl !pr.impl" &&]  {
##    #Override directives if directive file is specified
##    if {[info exists useDirectives]} {
##       puts "#HD: Overriding directives for implementation $impl"
##       set_directives impl $impl
##    }
##    implement $impl
## }
## set configurations [get_implementations "pr.impl verify" &&]
## if {[llength  $configurations] > 1} {
##    verify_configs $configurations
## }
#HD: Running pr_verify between initial Configuration 'Config_left_slow_right_slow_import' and subsequent configurations 'Config_left_right_implement'
Command: pr_verify -full_check -initial ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp -additional ./Implement/Config_left_right_implement/top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 530 ; free virtual = 5384
Restored from archive | CPU: 0.060000 secs | Memory: 0.150978 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 530 ; free virtual = 5384
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 530 ; free virtual = 5384
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
INFO: [Vivado 12-3501] pr_verify ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp ./Implement/Config_left_right_implement/top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 387 ; free virtual = 5241
Restored from archive | CPU: 0.050000 secs | Memory: 0.164482 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 387 ; free virtual = 5241
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 387 ; free virtual = 5241
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 0
  Number of static tiles compared           = 37562
  Number of static sites compared           = 16
  Number of static cells compared           = 55
  Number of static routed nodes compared    = 708
  Number of static routed pips compared     = 650

DCP2: ./Implement/Config_left_right_implement/top_route_design.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 0
  Number of static tiles compared           = 37562
  Number of static sites compared           = 16
  Number of static cells compared           = 55
  Number of static routed nodes compared    = 708
  Number of static routed pips compared     = 650
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp and ./Implement/Config_left_right_implement/top_route_design.dcp are compatible
pr_verify: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3676.117 ; gain = 12.629 ; free physical = 627 ; free virtual = 5481
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp and ./Implement/Config_left_right_implement/top_route_design.dcp are compatible

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| pr_verify           | 00h:00m:08s   | 12:23:09 Sat May 02 2020  | 2 Configurations                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
## set configurations [get_implementations "pr.impl bitstream" &&]
## if {[llength  $configurations] > 0} {   #### Set Tcl Params
##    if {[info exists tclParams] && [llength $tclParams] > 0} {
##       set_parameters $tclParams
##    }
##    generate_pr_bitstreams $configurations
## }
	#HD: Running write_bitstream on Config_left_slow_right_slow_import
Command: open_checkpoint ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 627 ; free virtual = 5481
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 538 ; free virtual = 5392
Restored from archive | CPU: 0.050000 secs | Memory: 0.150978 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 538 ; free virtual = 5392
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 538 ; free virtual = 5392
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
Command: write_bitstream -force ./Bitstreams/Config_left_slow_right_slow_import_full -no_partial_bitfile
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2018.3/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_l/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_r/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift_l" Reconfigurable Module "inst_shift_l"
Partition "pblock_inst_shift_r" Reconfigurable Module "inst_shift_r"
INFO: [Vivado 12-4752] Design contains reconfigurable partitions, but no partial bit files will be generated since -no_partial_bitfile option was specified.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_left_slow_right_slow_import_full.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3732.145 ; gain = 56.027 ; free physical = 487 ; free virtual = 5351
Command: write_bitstream -force -cell inst_shift_l ./Bitstreams/pblock_inst_shift_l_left_slow_partial
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_l/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_r/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift_l" Reconfigurable Module "inst_shift_l"
Partition "pblock_inst_shift_r" Reconfigurable Module "inst_shift_r"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_shift_l"
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 6162816 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_l_left_slow_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 486 ; free virtual = 5351
Command: write_bitstream -force -cell inst_shift_r ./Bitstreams/pblock_inst_shift_r_right_slow_partial
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_l/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_r/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift_l" Reconfigurable Module "inst_shift_l"
Partition "pblock_inst_shift_r" Reconfigurable Module "inst_shift_r"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_shift_r"
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 4858496 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_r_right_slow_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 483 ; free virtual = 5348

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_bitstream     | 00h:00m:44s   | 12:23:17 Sat May 02 2020  | Config_left_slow_right_slow_import                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
	INFO: Skipping partial BIN file generation for Configuration Config_left_slow_right_slow_import.
	#HD: Running write_bitstream on Config_left_right_implement
Command: open_checkpoint ./Implement/Config_left_right_implement/top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 621 ; free virtual = 5486
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 532 ; free virtual = 5398
Restored from archive | CPU: 0.050000 secs | Memory: 0.150932 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 532 ; free virtual = 5398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 533 ; free virtual = 5398
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
Command: write_bitstream -force ./Bitstreams/Config_left_right_implement_full -no_partial_bitfile
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2018.3/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_l/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_r/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift_l" Reconfigurable Module "inst_shift_l"
Partition "pblock_inst_shift_r" Reconfigurable Module "inst_shift_r"
INFO: [Vivado 12-4752] Design contains reconfigurable partitions, but no partial bit files will be generated since -no_partial_bitfile option was specified.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_left_right_implement_full.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 498 ; free virtual = 5369
Command: write_bitstream -force -cell inst_shift_l ./Bitstreams/pblock_inst_shift_l_left_partial
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_l/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_r/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift_l" Reconfigurable Module "inst_shift_l"
Partition "pblock_inst_shift_r" Reconfigurable Module "inst_shift_r"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_shift_l"
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 6162816 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_l_left_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 494 ; free virtual = 5366
Command: write_bitstream -force -cell inst_shift_r ./Bitstreams/pblock_inst_shift_r_right_partial
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_l/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift_r/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift_l" Reconfigurable Module "inst_shift_l"
Partition "pblock_inst_shift_r" Reconfigurable Module "inst_shift_r"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_shift_r"
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 4858496 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_r_right_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3732.145 ; gain = 0.000 ; free physical = 490 ; free virtual = 5362

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_bitstream     | 00h:00m:41s   | 12:24:01 Sat May 02 2020  | Config_left_right_implement                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
	INFO: Skipping partial BIN file generation for Configuration Config_left_right_implement.
## close $RFH
## close $CFH
## close $WFH
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ls Bitstreams
WARNING: [Common 17-259] Unknown Tcl command 'ls Bitstreams' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ls *.bit
WARNING: [Common 17-259] Unknown Tcl command 'ls *.bit' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
child process exited abnormally
ambiguous command name "ls": lsearch lset lsort
