Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Tue Feb  8 16:16:21 2022
| Host             : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.741        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.252        |
| Device Static (W)        | 0.489        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 97.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.634 |        9 |       --- |             --- |
| CLB Logic                |     0.205 |   120523 |       --- |             --- |
|   LUT as Logic           |     0.152 |    36275 |    242400 |           14.96 |
|   Register               |     0.036 |    59233 |    484800 |           12.22 |
|   LUT as Distributed RAM |     0.006 |      914 |    112800 |            0.81 |
|   LUT as Shift Register  |     0.006 |      580 |    112800 |            0.51 |
|   CARRY8                 |     0.006 |     2704 |     30300 |            8.92 |
|   F7/F8 Muxes            |    <0.001 |      679 |    242400 |            0.28 |
|   BUFG                   |    <0.001 |        3 |        80 |            3.75 |
|   Others                 |     0.000 |     8505 |       --- |             --- |
| Signals                  |     0.191 |    76559 |       --- |             --- |
| Block RAM                |     0.101 |     74.5 |       600 |           12.42 |
| MMCM                     |     0.115 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        1 |      1920 |            0.05 |
| I/O                      |     0.005 |       11 |       520 |            2.12 |
| SYSMON                   |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.489 |          |           |                 |
| Total                    |     1.741 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     1.344 |       1.189 |      0.155 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.160 |       0.063 |      0.096 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.017 |       0.001 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.016 |       0.003 |      0.012 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_1                                                              | design_1_i/clk_wiz_0/inst/clk_out1                                   |            10.0 |
| clk_out1_design_1_clk_wiz_0_1                                                              | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1              |            10.0 |
| clk_out2_design_1_clk_wiz_0_1                                                              | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1              |             2.0 |
| clkfbout_design_1_clk_wiz_0_1                                                              | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1              |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sysclk_125_clk_p                                                                           | sysclk_125_clk_p                                                     |             8.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |     1.252 |
|   dbg_hub                     |     0.003 |
|     inst                      |     0.003 |
|       BSCANID.u_xsdbm_id      |     0.003 |
|   design_1_i                  |     1.248 |
|     AXI4Stream_UART_1         |     0.003 |
|       U0                      |     0.003 |
|     BeltBus_TDCCounter_0      |     0.003 |
|       U0                      |     0.003 |
|     BeltBus_TDCHistogrammer_0 |     0.034 |
|       U0                      |     0.034 |
|     BeltBus_TDCHistogrammer_1 |     0.034 |
|       U0                      |     0.034 |
|     BeltBus_TTM_0             |     0.017 |
|       U0                      |     0.017 |
|     BitstreamUpdater_QSPI     |     0.010 |
|       AXI4Stream_QSPI_Prog_0  |     0.003 |
|       axi_quad_spi_0          |     0.006 |
|     IIC                       |     0.002 |
|       axi_iic_0               |     0.001 |
|     MME_0                     |     0.026 |
|       U0                      |     0.026 |
|     Master                    |     0.002 |
|       blk_mem_gen_0           |     0.001 |
|     TDC_Calib                 |     0.974 |
|       AXI4_TDC_Wrapper_0      |     0.015 |
|       TDC                     |     0.960 |
|     axi_interconnect_0        |     0.010 |
|       m01_couplers            |     0.002 |
|       m02_couplers            |     0.001 |
|       m03_couplers            |     0.001 |
|       m07_couplers            |     0.002 |
|       xbar                    |     0.003 |
|     clk_wiz_0                 |     0.120 |
|       inst                    |     0.120 |
|     system_ila_0              |     0.009 |
|       U0                      |     0.009 |
|     system_management_wiz_0   |     0.003 |
|       U0                      |     0.003 |
+-------------------------------+-----------+


