module top_module (
    input  [7:0] a, b, c, d,
    output [7:0] min
);

    wire [7:0] min1, min2;

    // First level of comparison
    assign min1 = (a < b) ? a : b;
    assign min2 = (c < d) ? c : d;

    // Final minimum
    assign min  = (min1 < min2) ? min1 : min2;

endmodule