\hypertarget{struct_r_t_c___type_def}{}\section{R\+T\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}


Real-\/\+Time Clock.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a5a7b104d80b48b5708b50cdc487d6a78}{I\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{P\+R\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{W\+U\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a2403d29b2bfffb734ebef6642c0d2724}{C\+A\+L\+I\+BR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{A\+L\+R\+M\+AR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{A\+L\+R\+M\+BR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{W\+PR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{S\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{S\+H\+I\+F\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{T\+S\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{T\+S\+DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{T\+S\+S\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{C\+A\+LR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a498ecce9715c916dd09134fddd0072c0}{T\+A\+F\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{A\+L\+R\+M\+A\+S\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{A\+L\+R\+M\+B\+S\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a09936292ef8d82974b55a03a1080534e}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab32c76ca1f3bd0f0f46d42c2dfa74524}{B\+K\+P0R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a5439bfca3708c6b8be6a74626f06111f}{B\+K\+P1R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_aa845c401b24d2ef1049f489f26d35626}{B\+K\+P2R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac3802c3b17482a0667fb34ddd1863434}{B\+K\+P3R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6131b2f2896c122cf223206e4cfd2bd0}{B\+K\+P4R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a0f3a33de81247ec5729e400a1261f917}{B\+K\+P5R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a766e2071c5826e3a299ae1cd5bbf06f7}{B\+K\+P6R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a9934af6ae6b3f5660204d48ceb2f3192}{B\+K\+P7R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a0e7fca11f1c953270ee0ee6028860add}{B\+K\+P8R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_abadf1ac26350bf00575428be6a05708b}{B\+K\+P9R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a5feba3d5adae3f234b3d172459163c5a}{B\+K\+P10R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a8fef38e1e122778601e18f5b757c037a}{B\+K\+P11R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6606b5d249f923aa15ab74b382cbaf7e}{B\+K\+P12R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a138903d4681455a660dccbaf3409263d}{B\+K\+P13R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_adaae50f5c3213014fb9818eaee389676}{B\+K\+P14R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a797f43f9cc1858baebd1799be288dff6}{B\+K\+P15R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a181ad73082bde7d74010aac16bd373fc}{B\+K\+P16R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a90a305a8e00b357f28daef5041e5a8b1}{B\+K\+P17R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a171288f82cab2623832de779fb435d74}{B\+K\+P18R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a993f54e8feff9254f795dfd3e000fc55}{B\+K\+P19R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real-\/\+Time Clock. 

\subsection{Member Data Documentation}
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+AR@{A\+L\+R\+M\+AR}}
\index{A\+L\+R\+M\+AR@{A\+L\+R\+M\+AR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+L\+R\+M\+AR}{ALRMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+A\+L\+R\+M\+AR}\hypertarget{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{}\label{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}
R\+TC alarm A register, Address offset\+: 0x1C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+A\+S\+SR@{A\+L\+R\+M\+A\+S\+SR}}
\index{A\+L\+R\+M\+A\+S\+SR@{A\+L\+R\+M\+A\+S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+L\+R\+M\+A\+S\+SR}{ALRMASSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+A\+L\+R\+M\+A\+S\+SR}\hypertarget{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{}\label{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}
R\+TC alarm A sub second register, Address offset\+: 0x44 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+BR@{A\+L\+R\+M\+BR}}
\index{A\+L\+R\+M\+BR@{A\+L\+R\+M\+BR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+L\+R\+M\+BR}{ALRMBR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+A\+L\+R\+M\+BR}\hypertarget{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{}\label{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}
R\+TC alarm B register, Address offset\+: 0x20 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+B\+S\+SR@{A\+L\+R\+M\+B\+S\+SR}}
\index{A\+L\+R\+M\+B\+S\+SR@{A\+L\+R\+M\+B\+S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+L\+R\+M\+B\+S\+SR}{ALRMBSSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+A\+L\+R\+M\+B\+S\+SR}\hypertarget{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{}\label{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}
R\+TC alarm B sub second register, Address offset\+: 0x48 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P0R@{B\+K\+P0R}}
\index{B\+K\+P0R@{B\+K\+P0R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P0R}{BKP0R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P0R}\hypertarget{struct_r_t_c___type_def_ab32c76ca1f3bd0f0f46d42c2dfa74524}{}\label{struct_r_t_c___type_def_ab32c76ca1f3bd0f0f46d42c2dfa74524}
R\+TC backup register 1, Address offset\+: 0x50 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P10R@{B\+K\+P10R}}
\index{B\+K\+P10R@{B\+K\+P10R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P10R}{BKP10R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P10R}\hypertarget{struct_r_t_c___type_def_a5feba3d5adae3f234b3d172459163c5a}{}\label{struct_r_t_c___type_def_a5feba3d5adae3f234b3d172459163c5a}
R\+TC backup register 10, Address offset\+: 0x78 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P11R@{B\+K\+P11R}}
\index{B\+K\+P11R@{B\+K\+P11R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P11R}{BKP11R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P11R}\hypertarget{struct_r_t_c___type_def_a8fef38e1e122778601e18f5b757c037a}{}\label{struct_r_t_c___type_def_a8fef38e1e122778601e18f5b757c037a}
R\+TC backup register 11, Address offset\+: 0x7C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P12R@{B\+K\+P12R}}
\index{B\+K\+P12R@{B\+K\+P12R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P12R}{BKP12R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P12R}\hypertarget{struct_r_t_c___type_def_a6606b5d249f923aa15ab74b382cbaf7e}{}\label{struct_r_t_c___type_def_a6606b5d249f923aa15ab74b382cbaf7e}
R\+TC backup register 12, Address offset\+: 0x80 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P13R@{B\+K\+P13R}}
\index{B\+K\+P13R@{B\+K\+P13R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P13R}{BKP13R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P13R}\hypertarget{struct_r_t_c___type_def_a138903d4681455a660dccbaf3409263d}{}\label{struct_r_t_c___type_def_a138903d4681455a660dccbaf3409263d}
R\+TC backup register 13, Address offset\+: 0x84 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P14R@{B\+K\+P14R}}
\index{B\+K\+P14R@{B\+K\+P14R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P14R}{BKP14R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P14R}\hypertarget{struct_r_t_c___type_def_adaae50f5c3213014fb9818eaee389676}{}\label{struct_r_t_c___type_def_adaae50f5c3213014fb9818eaee389676}
R\+TC backup register 14, Address offset\+: 0x88 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P15R@{B\+K\+P15R}}
\index{B\+K\+P15R@{B\+K\+P15R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P15R}{BKP15R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P15R}\hypertarget{struct_r_t_c___type_def_a797f43f9cc1858baebd1799be288dff6}{}\label{struct_r_t_c___type_def_a797f43f9cc1858baebd1799be288dff6}
R\+TC backup register 15, Address offset\+: 0x8C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P16R@{B\+K\+P16R}}
\index{B\+K\+P16R@{B\+K\+P16R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P16R}{BKP16R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P16R}\hypertarget{struct_r_t_c___type_def_a181ad73082bde7d74010aac16bd373fc}{}\label{struct_r_t_c___type_def_a181ad73082bde7d74010aac16bd373fc}
R\+TC backup register 16, Address offset\+: 0x90 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P17R@{B\+K\+P17R}}
\index{B\+K\+P17R@{B\+K\+P17R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P17R}{BKP17R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P17R}\hypertarget{struct_r_t_c___type_def_a90a305a8e00b357f28daef5041e5a8b1}{}\label{struct_r_t_c___type_def_a90a305a8e00b357f28daef5041e5a8b1}
R\+TC backup register 17, Address offset\+: 0x94 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P18R@{B\+K\+P18R}}
\index{B\+K\+P18R@{B\+K\+P18R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P18R}{BKP18R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P18R}\hypertarget{struct_r_t_c___type_def_a171288f82cab2623832de779fb435d74}{}\label{struct_r_t_c___type_def_a171288f82cab2623832de779fb435d74}
R\+TC backup register 18, Address offset\+: 0x98 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P19R@{B\+K\+P19R}}
\index{B\+K\+P19R@{B\+K\+P19R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P19R}{BKP19R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P19R}\hypertarget{struct_r_t_c___type_def_a993f54e8feff9254f795dfd3e000fc55}{}\label{struct_r_t_c___type_def_a993f54e8feff9254f795dfd3e000fc55}
R\+TC backup register 19, Address offset\+: 0x9C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P1R@{B\+K\+P1R}}
\index{B\+K\+P1R@{B\+K\+P1R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P1R}{BKP1R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P1R}\hypertarget{struct_r_t_c___type_def_a5439bfca3708c6b8be6a74626f06111f}{}\label{struct_r_t_c___type_def_a5439bfca3708c6b8be6a74626f06111f}
R\+TC backup register 1, Address offset\+: 0x54 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P2R@{B\+K\+P2R}}
\index{B\+K\+P2R@{B\+K\+P2R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P2R}{BKP2R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P2R}\hypertarget{struct_r_t_c___type_def_aa845c401b24d2ef1049f489f26d35626}{}\label{struct_r_t_c___type_def_aa845c401b24d2ef1049f489f26d35626}
R\+TC backup register 2, Address offset\+: 0x58 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P3R@{B\+K\+P3R}}
\index{B\+K\+P3R@{B\+K\+P3R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P3R}{BKP3R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P3R}\hypertarget{struct_r_t_c___type_def_ac3802c3b17482a0667fb34ddd1863434}{}\label{struct_r_t_c___type_def_ac3802c3b17482a0667fb34ddd1863434}
R\+TC backup register 3, Address offset\+: 0x5C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P4R@{B\+K\+P4R}}
\index{B\+K\+P4R@{B\+K\+P4R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P4R}{BKP4R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P4R}\hypertarget{struct_r_t_c___type_def_a6131b2f2896c122cf223206e4cfd2bd0}{}\label{struct_r_t_c___type_def_a6131b2f2896c122cf223206e4cfd2bd0}
R\+TC backup register 4, Address offset\+: 0x60 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P5R@{B\+K\+P5R}}
\index{B\+K\+P5R@{B\+K\+P5R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P5R}{BKP5R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P5R}\hypertarget{struct_r_t_c___type_def_a0f3a33de81247ec5729e400a1261f917}{}\label{struct_r_t_c___type_def_a0f3a33de81247ec5729e400a1261f917}
R\+TC backup register 5, Address offset\+: 0x64 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P6R@{B\+K\+P6R}}
\index{B\+K\+P6R@{B\+K\+P6R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P6R}{BKP6R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P6R}\hypertarget{struct_r_t_c___type_def_a766e2071c5826e3a299ae1cd5bbf06f7}{}\label{struct_r_t_c___type_def_a766e2071c5826e3a299ae1cd5bbf06f7}
R\+TC backup register 6, Address offset\+: 0x68 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P7R@{B\+K\+P7R}}
\index{B\+K\+P7R@{B\+K\+P7R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P7R}{BKP7R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P7R}\hypertarget{struct_r_t_c___type_def_a9934af6ae6b3f5660204d48ceb2f3192}{}\label{struct_r_t_c___type_def_a9934af6ae6b3f5660204d48ceb2f3192}
R\+TC backup register 7, Address offset\+: 0x6C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P8R@{B\+K\+P8R}}
\index{B\+K\+P8R@{B\+K\+P8R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P8R}{BKP8R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P8R}\hypertarget{struct_r_t_c___type_def_a0e7fca11f1c953270ee0ee6028860add}{}\label{struct_r_t_c___type_def_a0e7fca11f1c953270ee0ee6028860add}
R\+TC backup register 8, Address offset\+: 0x70 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P9R@{B\+K\+P9R}}
\index{B\+K\+P9R@{B\+K\+P9R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+K\+P9R}{BKP9R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+B\+K\+P9R}\hypertarget{struct_r_t_c___type_def_abadf1ac26350bf00575428be6a05708b}{}\label{struct_r_t_c___type_def_abadf1ac26350bf00575428be6a05708b}
R\+TC backup register 9, Address offset\+: 0x74 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!C\+A\+L\+I\+BR@{C\+A\+L\+I\+BR}}
\index{C\+A\+L\+I\+BR@{C\+A\+L\+I\+BR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+A\+L\+I\+BR}{CALIBR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+C\+A\+L\+I\+BR}\hypertarget{struct_r_t_c___type_def_a2403d29b2bfffb734ebef6642c0d2724}{}\label{struct_r_t_c___type_def_a2403d29b2bfffb734ebef6642c0d2724}
R\+TC calibration register, Address offset\+: 0x18 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!C\+A\+LR@{C\+A\+LR}}
\index{C\+A\+LR@{C\+A\+LR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+A\+LR}{CALR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+C\+A\+LR}\hypertarget{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{}\label{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}
R\+TC calibration register, Address offset\+: 0x3C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{}\label{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}
R\+TC control register, Address offset\+: 0x08 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{}\label{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}
R\+TC date register, Address offset\+: 0x04 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+I\+SR}\hypertarget{struct_r_t_c___type_def_a5a7b104d80b48b5708b50cdc487d6a78}{}\label{struct_r_t_c___type_def_a5a7b104d80b48b5708b50cdc487d6a78}
R\+TC initialization and status register, Address offset\+: 0x0C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!P\+R\+ER@{P\+R\+ER}}
\index{P\+R\+ER@{P\+R\+ER}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+R\+ER}{PRER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+P\+R\+ER}\hypertarget{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{}\label{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}
R\+TC prescaler register, Address offset\+: 0x10 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D7}\hypertarget{struct_r_t_c___type_def_a09936292ef8d82974b55a03a1080534e}{}\label{struct_r_t_c___type_def_a09936292ef8d82974b55a03a1080534e}
Reserved, 0x4C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!S\+H\+I\+F\+TR@{S\+H\+I\+F\+TR}}
\index{S\+H\+I\+F\+TR@{S\+H\+I\+F\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+H\+I\+F\+TR}{SHIFTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+S\+H\+I\+F\+TR}\hypertarget{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{}\label{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}
R\+TC shift control register, Address offset\+: 0x2C \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!S\+SR@{S\+SR}}
\index{S\+SR@{S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+SR}{SSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+S\+SR}\hypertarget{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{}\label{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}
R\+TC sub second register, Address offset\+: 0x28 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+A\+F\+CR@{T\+A\+F\+CR}}
\index{T\+A\+F\+CR@{T\+A\+F\+CR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+A\+F\+CR}{TAFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+T\+A\+F\+CR}\hypertarget{struct_r_t_c___type_def_a498ecce9715c916dd09134fddd0072c0}{}\label{struct_r_t_c___type_def_a498ecce9715c916dd09134fddd0072c0}
R\+TC tamper and alternate function configuration register, Address offset\+: 0x40 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!TR@{TR}}
\index{TR@{TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{TR}{TR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+TR}\hypertarget{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{}\label{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}
R\+TC time register, Address offset\+: 0x00 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+DR@{T\+S\+DR}}
\index{T\+S\+DR@{T\+S\+DR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+S\+DR}{TSDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+T\+S\+DR}\hypertarget{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{}\label{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}
R\+TC time stamp date register, Address offset\+: 0x34 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+S\+SR@{T\+S\+S\+SR}}
\index{T\+S\+S\+SR@{T\+S\+S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+S\+S\+SR}{TSSSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+T\+S\+S\+SR}\hypertarget{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{}\label{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}
R\+TC time-\/stamp sub second register, Address offset\+: 0x38 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+TR@{T\+S\+TR}}
\index{T\+S\+TR@{T\+S\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+S\+TR}{TSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+T\+S\+TR}\hypertarget{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{}\label{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}
R\+TC time stamp time register, Address offset\+: 0x30 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!W\+PR@{W\+PR}}
\index{W\+PR@{W\+PR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+PR}{WPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+W\+PR}\hypertarget{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{}\label{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}
R\+TC write protection register, Address offset\+: 0x24 \index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!W\+U\+TR@{W\+U\+TR}}
\index{W\+U\+TR@{W\+U\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+U\+TR}{WUTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+W\+U\+TR}\hypertarget{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{}\label{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}
R\+TC wakeup timer register, Address offset\+: 0x14 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
