#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 25 00:23:48 2025
# Process ID: 7564
# Current directory: E:/Facultad/MyS/lab3/sistesis/lab3.runs/design_1_led_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_led_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_led_ip_0_0.tcl
# Log file: E:/Facultad/MyS/lab3/sistesis/lab3.runs/design_1_led_ip_0_0_synth_1/design_1_led_ip_0_0.vds
# Journal file: E:/Facultad/MyS/lab3/sistesis/lab3.runs/design_1_led_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_led_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Facultad/MyS/Repositorio_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_led_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 420.387 ; gain = 96.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_led_ip_0_0' [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ip/design_1_led_ip_0_0/synth/design_1_led_ip_0_0.vhd:83]
	Parameter LED_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_ip_v1_0' declared at 'e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0.vhd:5' bound to instance 'U0' of component 'led_ip_v1_0' [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ip/design_1_led_ip_0_0/synth/design_1_led_ip_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0' [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0.vhd:49]
	Parameter LED_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter LED_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_ip_v1_0_S00_AXI' declared at 'e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0_S00_AXI.vhd:5' bound to instance 'led_ip_v1_0_S00_AXI_inst' of component 'led_ip_v1_0_S00_AXI' [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0_S00_AXI' [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0_S00_AXI.vhd:86]
	Parameter LED_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0_S00_AXI.vhd:237]
INFO: [Synth 8-226] default block is never used [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0_S00_AXI.vhd:367]
	Parameter LED_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lab3' declared at 'e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/src/lab3.vhd:8' bound to instance 'lab3_inst' of component 'lab3' [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0_S00_AXI.vhd:401]
INFO: [Synth 8-638] synthesizing module 'lab3' [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/src/lab3.vhd:22]
	Parameter LED_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lab3' (1#1) [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/src/lab3.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0_S00_AXI.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0_S00_AXI' (2#1) [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0' (3#1) [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ipshared/51af/hdl/led_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_led_ip_0_0' (4#1) [e:/Facultad/MyS/lab3/sistesis/lab3.srcs/sources_1/bd/design_1/ip/design_1_led_ip_0_0/synth/design_1_led_ip_0_0.vhd:83]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design lab3 has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 476.211 ; gain = 152.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 476.211 ; gain = 152.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 476.211 ; gain = 152.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 779.117 ; gain = 3.027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 779.117 ; gain = 455.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 779.117 ; gain = 455.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 779.117 ; gain = 455.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 779.117 ; gain = 455.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module led_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_led_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_led_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_led_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_led_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_led_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_led_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 779.117 ; gain = 455.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 802.359 ; gain = 478.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 802.508 ; gain = 478.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 813.684 ; gain = 489.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 813.684 ; gain = 489.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 813.684 ; gain = 489.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 813.684 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 813.684 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 813.684 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 813.684 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    37|
|6     |FDRE |   175|
|7     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   240|
|2     |  U0                         |led_ip_v1_0         |   240|
|3     |    led_ip_v1_0_S00_AXI_inst |led_ip_v1_0_S00_AXI |   240|
|4     |      lab3_inst              |lab3                |    10|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 813.684 ; gain = 489.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 813.684 ; gain = 186.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 813.684 ; gain = 489.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 824.000 ; gain = 511.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Facultad/MyS/lab3/sistesis/lab3.runs/design_1_led_ip_0_0_synth_1/design_1_led_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_led_ip_0_0, cache-ID = 574c2dca8ea3ed80
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Facultad/MyS/lab3/sistesis/lab3.runs/design_1_led_ip_0_0_synth_1/design_1_led_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_led_ip_0_0_utilization_synth.rpt -pb design_1_led_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 00:24:03 2025...
