Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec  4 19:20:37 2017
| Host         : DESKTOP-L3OJFFP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cnc_controller_design_1_wrapper_control_sets_placed.rpt
| Design       : cnc_controller_design_1_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   727 |
| Unused register locations in slices containing registers |  1212 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             458 |          167 |
| No           | No                    | Yes                    |             218 |           90 |
| No           | Yes                   | No                     |             687 |          261 |
| Yes          | No                    | No                     |            1513 |          346 |
| Yes          | No                    | Yes                    |             120 |           27 |
| Yes          | Yes                   | No                     |            6128 |         1830 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                                                      Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/PWM_OUT_i_1__4_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                          |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                    |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_1                                                                                                                                                               |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_1                                                                                                                                                            |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_valid_i_reg                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[6].pwm_channel_i/PWM_OUT_i_1__5_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/PWM_OUT_i_1_n_1                                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/PWM_OUT_i_2__4_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_rd_reg2                                                                                                                                       |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/PWM_OUT_i_1__3_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/PWM_OUT_i_1__1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/PWM_OUT_i_1__2_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                                                                                       |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                             |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[7].pwm_channel_i/PWM_OUT_i_1__6_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                             |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                               |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              2 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                    |                2 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                    |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                 |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                       |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst/AS[0]                                                     |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                           |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                             | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                             |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg_n_1                                       | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                              |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst/AS[0]                                                    |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst/AS[0]                                                    |                2 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[0]                                                                                             |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                    |                2 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                    |                2 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                     |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                     |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                       |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                          |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                 |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                    |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst/AS[0]                                                     |                1 |              3 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                           | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/axi_awready0                                                                                                                                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/axi_arready_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1_n_1                                                                                                                                                            |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                               |                3 |              4 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                        |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/m_valid_i_i_1__4_n_1                                                                                                                                                                                                                |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_1                                                                                                                         | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_1                                                                                                                             |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                           | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_1                                                                                                                                       | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                         | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_1                                                                                                                     |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                                                       |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                     | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]                  | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_1                                                                                                                                   |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                            | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                         | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                  | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                        |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_1                                                                                                                      |                1 |              4 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]           |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_1                                                                                                                                                    |                2 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]      |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/axi_awready0                                                                                                                                                                                     | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                1 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                          | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                            | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                2 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                            | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              5 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                          | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_1                                                                                                                 |                1 |              5 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0][0]                                                                                               | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                          | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_1                                                                                                                                                 |                2 |              6 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                1 |              6 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/DVID/shift_red[9]_i_1_n_1                                                                                                                                                        |                2 |              6 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | cnc_controller_design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                       | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                      |                2 |              6 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                        | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_1                                                                                                 |                2 |              6 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                                     | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                  | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              7 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                3 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                       | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                1 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                5 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                         | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                             | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                           |                2 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                         | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]                  | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                            | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                2 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/axi_arready_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                1 |              7 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg4[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                6 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                   | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                            |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/p_1_in[7]                                                                                                                                                                                        | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/p_1_in[15]                                                                                                                                                                                       | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/p_1_in[23]                                                                                                                                                                                       | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/p_1_in[31]                                                                                                                                                                                       | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                6 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0[0]                                                                                                                              | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                6 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_1                                                                                           | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0[0]                                                                                                                    |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_1                                                                                                                    | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                                                       |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                                                                           | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                      | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/counter_reg[6]                                                                                                                                                                                              |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg10[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg10[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg10[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg10[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg11[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg11[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg11[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg11[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg12[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg12[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg12[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg12[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg13[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg13[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg13[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg13[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg14[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg14[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg14[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg14[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg15[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg15[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg15[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg15[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg16[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg16[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg16[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg16[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg17[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg17[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg17[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg17[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg18[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg18[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg18[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg18[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg19[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg19[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg19[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg19[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg1[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg1[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg1[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg1[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg21[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg21[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg21[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg21[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg22[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg22[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg22[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg22[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg23[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg23[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg23[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg23[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg24[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg24[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg24[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg24[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg25[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg25[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg25[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg25[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg26[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg26[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg26[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg26[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg27[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg27[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg27[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg27[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg28[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg28[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg28[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg28[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg29[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg29[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg29[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg29[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg2[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg2[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg2[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg2[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg30[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg30[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg30[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg30[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg31[15]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg31[23]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg31[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg31[7]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg3[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg3[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg3[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg3[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg4[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg4[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg4[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg5[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg5[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg5[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg5[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg6[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg6[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg6[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg6[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg7[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg7[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg7[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg7[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg8[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg8[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg8[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg8[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg9[15]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg9[23]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg9[31]_i_1_n_1                                                                                                                                                                             | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg9[7]_i_1_n_1                                                                                                                                                                              | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0[0]                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                          | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]                  | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                         | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]                  | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                         | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                  | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                         | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1[15]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1[23]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1[31]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1[7]_i_1_n_1                                                                                                                                                            | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg2[15]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg2[23]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg2[31]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg2[7]_i_1_n_1                                                                                                                                                            | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg3[15]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg3[23]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg3[31]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg3[7]_i_1_n_1                                                                                                                                                            | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg4[15]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg4[23]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg4[31]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg4[7]_i_1_n_1                                                                                                                                                            | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg5[15]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg5[23]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg5[31]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg5[7]_i_1_n_1                                                                                                                                                            | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6[15]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6[23]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6[31]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6[7]_i_1_n_1                                                                                                                                                            | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg7[15]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg7[23]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg7[31]_i_1_n_1                                                                                                                                                           | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg7[7]_i_1_n_1                                                                                                                                                            | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_1_in[7]                                                                                                                                                                      | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_1_in[15]                                                                                                                                                                     | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_1_in[23]                                                                                                                                                                     | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_1_in[31]                                                                                                                                                                     | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg0[15]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg0[23]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg0[31]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg0[7]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg10[15]_i_1_n_1                                                                                                                                                                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg10[23]_i_1_n_1                                                                                                                                                                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg10[31]_i_1_n_1                                                                                                                                                                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg10[7]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11[15]_i_1_n_1                                                                                                                                                                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11[23]_i_1_n_1                                                                                                                                                                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11[31]_i_1_n_1                                                                                                                                                                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11[7]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg1[15]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg1[23]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg1[31]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg1[7]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg2[15]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg2[23]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg2[31]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg2[7]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4[15]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4[23]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4[7]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg6[15]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg6[23]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg6[31]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg6[7]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7[15]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7[23]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7[31]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7[7]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8[15]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8[23]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8[31]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8[7]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg9[15]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg9[23]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg9[31]_i_1_n_1                                                                                                                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg9[7]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/p_1_in[7]                                                                                                                                                                                                             | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                1 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[6]                                                                                                                                                                                                               | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[14]                                                                                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[22]                                                                                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[30]                                                                                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                5 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_1                                                                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                3 |              8 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |              8 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_4_out                                                                                                                                                                                 |                4 |              9 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                       | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              9 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg                                                                              | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                5 |              9 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_mi_word_reg                                                                                                              | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                4 |              9 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                            | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                4 |              9 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  cnc_controller_design_1_i/hdmi_interface_0/dc_bias_reg[3]_i_3_n_1 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/VGA/VGA_pg/sel                                                                                                                                                               | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg0[0]                                                                                                                                                                                          |                3 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                      |                3 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                     |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[0]                                                                                             |                4 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                                            | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/wr_rst_reg[0]                                                                                                                                     |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                3 |             10 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                      |                3 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                      |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                       | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                2 |             10 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                5 |             11 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[10][0] | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                4 |             11 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_1                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             12 |
|  cnc_controller_design_1_i/hdmi_interface_0/dc_bias_reg[3]_i_3_n_1 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg0[0]                                                                                                                                                                                          |                4 |             12 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/next_empty0                                                                                                                                                       | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |             12 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/size_t[0]_i_1_n_1                                                                                                                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                3 |             12 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             12 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/next_out0                                                                                                                                                         | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                2 |             12 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                5 |             13 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                   | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                5 |             13 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_arready_i_1_n_1                                                                                                                                                                                                     | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                4 |             13 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                                                    |                3 |             15 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                              | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                6 |             16 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_1                                                                                                                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                4 |             16 |
|  cnc_controller_design_1_i/hdmi_interface_0/dc_bias_reg[3]_i_3_n_1 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             17 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                           |                5 |             18 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                          | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[0]                                                                                             |                3 |             18 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                           | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                           |                5 |             18 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[0]                                                                                             |                3 |             18 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               15 |             21 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               10 |             21 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                           |                                                                                                                                                                                                                                                                                            |               10 |             21 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                           |                                                                                                                                                                                                                                                                                            |               10 |             21 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                       |                                                                                                                                                                                                                                                                                            |                3 |             21 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]             | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                4 |             22 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             23 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/p_0_in                                                                                                                                                                       | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                4 |             24 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |                6 |             25 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                              | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                7 |             25 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                5 |             25 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_1_[6]                                                                                                                                                                                  | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                8 |             25 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                              |                8 |             25 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                            | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                6 |             25 |
|  cnc_controller_design_1_i/hdmi_interface_0/dc_bias_reg[3]_i_3_n_1 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/VGA/VGA_pg/encoded_reg[5]                                                                                                                                                        |               17 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                                       | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                8 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                           | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                6 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                         | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                4 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                    | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                5 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6][0]                                                                                                                                                       | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                8 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                5 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                4 |             26 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |                7 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                   | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                5 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                5 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                           | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |               10 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                               | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                5 |             26 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/clk_counter[0]_i_2_n_1                                                                                                                                                       | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/clk_counter[0]_i_1_n_1                                                                                                                                                           |                7 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/cycles_remaining[26]_i_1_n_1                                                                                                                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                9 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_1                                                                                                             | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                4 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/update_address_reg[4][0]                                                                                                                                | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                5 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/clk_counter[0]_i_2__2_n_1                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/clk_counter[0]_i_1__2_n_1                                                                                                                                                        |                7 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/cycles_remaining[26]_i_1__0_n_1                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |               11 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/clk_counter[0]_i_2__0_n_1                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/clk_counter[0]_i_1__0_n_1                                                                                                                                                        |                7 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                                                       |                5 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/cycles_remaining[26]_i_1__2_n_1                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |               11 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/cycles_remaining[26]_i_1__1_n_1                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |               10 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/clk_counter[0]_i_2__1_n_1                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/clk_counter[0]_i_1__1_n_1                                                                                                                                                        |                7 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/cycles_remaining[26]_i_1__3_n_1                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |               11 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/clk_counter[0]_i_2__3_n_1                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/clk_counter[0]_i_1__3_n_1                                                                                                                                                        |                7 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/cycles_remaining[26]_i_1__4_n_1                                                                                                                                              | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                9 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/clk_counter[0]_i_2__4_n_1                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/clk_counter[0]_i_1__4_n_1                                                                                                                                                        |                7 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                       | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                7 |             27 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             28 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                             |               10 |             28 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             28 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                                                       |                5 |             28 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             28 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_1                                                         | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                6 |             29 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_1                                                        | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                9 |             29 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0[0]                                                                                | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                5 |             29 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_1                                                           | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                8 |             29 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[6]                                                                                                                                |                5 |             30 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_cmd2addr_valid1_reg_0[0]                                                                                                                        |                6 |             31 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                               | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |                8 |             32 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | cnc_controller_design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_1                                                                                                                                                       |               14 |             32 |
|  cnc_controller_design_1_i/pl_pwm_0/n_0_1309_BUFG                  |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               32 |             32 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_1                                                                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |                8 |             32 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/axi_rdata[31]_i_1_n_1                                                                                                                                                                                                 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |               16 |             32 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                             | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_1                                                                                                                       |                6 |             32 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/axi_rdata[31]_i_1_n_1                                                                                                                                                          | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |               26 |             32 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                                                       |               13 |             32 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/axi_rdata[31]_i_1_n_1                                                                                                                                                                            | cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/SR[0]                                                                                                                                                                 |               14 |             32 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                              | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                9 |             32 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_1                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]     | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                6 |             33 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_1                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                              | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_1                                                                                                                       |                8 |             33 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                   | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                6 |             34 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |               14 |             35 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                7 |             35 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             35 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               16 |             36 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_1                                                                                                                                                | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |               12 |             36 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                                                                                                                                                        |               13 |             37 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                                                                                                                                                             |               18 |             43 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             43 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_1                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             44 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                   | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               10 |             46 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                         | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_1                                                                                                                                                       |                7 |             46 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               15 |             48 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             48 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                         |                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                       |                                                                                                                                                                                                                                                                                            |               11 |             48 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                | cnc_controller_design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |               12 |             54 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               13 |             56 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[62][0]                                                 |                                                                                                                                                                                                                                                                                            |               14 |             58 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1__0_n_1                                                         |                                                                                                                                                                                                                                                                                            |               11 |             58 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_1                                                      |                                                                                                                                                                                                                                                                                            |               15 |             58 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                                            |               13 |             58 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[62][0]                                                |                                                                                                                                                                                                                                                                                            |               13 |             58 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                            |               13 |             58 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |               18 |             66 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                        | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               15 |             66 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                            |               15 |             67 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                                               |                                                                                                                                                                                                                                                                                            |               17 |             67 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                              |                                                                                                                                                                                                                                                                                            |               13 |             67 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                                               |                                                                                                                                                                                                                                                                                            |               14 |             67 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |               20 |             68 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                             |                                                                                                                                                                                                                                                                                            |               17 |             68 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[68][0]                                                 |                                                                                                                                                                                                                                                                                            |               15 |             68 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[73][0]                                                |                                                                                                                                                                                                                                                                                            |               19 |             72 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                       |               28 |             79 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                | cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/queue_sinit                                                                                                                                |               15 |             84 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/queue_rden_new                                                                                                                            | cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/queue_sinit                                                                                                                                |               17 |             84 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                   | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               20 |             86 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                         | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               20 |             86 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                                            |               11 |             88 |
|  CLK_100_IBUF_BUFG                                                 | cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                            |               11 |             88 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                                                                                                                                                        |               57 |            175 |
|  CLK_100_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |              130 |            410 |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    29 |
| 2      |                    13 |
| 3      |                    23 |
| 4      |                    30 |
| 5      |                    12 |
| 6      |                     9 |
| 7      |                    11 |
| 8      |                   432 |
| 9      |                     5 |
| 10     |                    20 |
| 11     |                     2 |
| 12     |                     8 |
| 13     |                     4 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                   126 |
+--------+-----------------------+


