<dec f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h' l='145' type='void llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter(const llvm::SUnit * SU, const llvm::ScheduleDAGSDNodes * SD)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2092' u='c' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2143' u='c' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2201' u='c' c='_ZN12_GLOBAL__N_118RegReductionPQBase13scheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2217' u='c' c='_ZN12_GLOBAL__N_118RegReductionPQBase13scheduledNodeEPN4llvm5SUnitE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='575' ll='580' type='void llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter(const llvm::SUnit * SU, const llvm::ScheduleDAGSDNodes * SD)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='602' u='c' c='_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='574'>// Construct a RegDefIter for this SUnit and find the first valid value.</doc>
