C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth
2,2,16,16,16,0,TM,64,1.0,1.0,1.0,39.5625
2,2,32,32,16,0,TM,128,1.0,1.0,1.0,39.5625
2,4,16,32,16,0,TM,128,1.0,1.0,1.0,79.125
2,4,32,64,16,0,TM,256,1.0,1.0,1.0,79.125
2,8,16,64,16,0,TM,128,1.0,1.0,1.0,79.125
4,2,16,32,16,0,TM,128,1.0,1.0,1.0,39.5625
4,2,32,64,16,0,TM,256,1.0,1.0,1.0,39.5625
4,4,16,64,16,0,TM,256,1.0,1.0,1.0,79.125
8,2,16,64,32,0,TM,256,1.0,1.0,1.0,39.5625
2,2,16,16,16,1,TM,64,1.0,1.0,1.0,39.5625
2,2,32,32,16,1,TM,128,1.0,1.0,1.0,39.5625
2,4,16,32,16,1,TM,128,1.0,1.0,1.0,79.125
2,4,32,64,16,1,TM,256,1.0,1.0,1.0,79.125
2,8,16,64,16,1,TM,128,1.0,1.0,1.0,79.125
4,2,16,32,16,1,TM,128,1.0,1.0,1.0,39.5625
4,2,32,64,16,1,TM,256,1.0,1.0,1.0,39.5625
4,4,16,64,16,1,TM,256,1.0,1.0,1.0,79.125
8,2,16,64,32,1,TM,256,1.0,1.0,1.0,39.5625
2,2,16,16,16,2,TM,64,1.0,1.0,1.0,39.5625
2,2,32,32,16,2,TM,128,1.0,1.0,1.0,39.5625
2,4,16,32,16,2,TM,128,1.0,1.0,1.0,79.125
2,4,32,64,16,2,TM,256,1.0,1.0,1.0,79.125
2,8,16,64,16,2,TM,128,1.0,1.0,1.0,79.125
4,2,16,32,16,2,TM,128,1.0,1.0,1.0,39.5625
4,2,32,64,16,2,TM,256,1.0,1.0,1.0,39.5625
4,4,16,64,16,2,TM,256,1.0,1.0,1.0,79.125
8,2,16,64,32,2,TM,256,1.0,1.0,1.0,39.5625
