Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  7 14:19:04 2023
| Host         : yz running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   156 |
|    Minimum number of control sets                        |   156 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   156 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   150 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5026 |         2278 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           10 |
| Yes          | Yes                   | No                     |              59 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------+-------------------------------------+------------------+----------------+
|                Clock Signal               | Enable Signal |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------+-------------------------------------+------------------+----------------+
|  CPU/ALU/ReadMemExtSignal_reg[3]/G0       |               |                                     |                1 |              1 |
|  CPU/ALU/ReadMemExtSignal_reg[0]/G0       |               |                                     |                1 |              1 |
|  CPU/DR/MemRead_MEM_reg[2]_0[0]           |               |                                     |                1 |              2 |
|  CPU/IR/MemRead_EX_reg[0]_1[0]            |               | CPU/IR/AR[0]                        |                1 |              2 |
|  CPU/IR/MemWrite_EX_reg[0]_0[0]           |               |                                     |                1 |              3 |
|  clock_IBUF_BUFG                          |               | CPU/WR_REG/WriteRegSignal_EX_reg[1] |                1 |              5 |
|  clock_IBUF_BUFG                          |               | CPU/IR/stall                        |                3 |             17 |
|  CPU/AR/E[0]                              |               |                                     |                6 |             20 |
|  CPU/DR/AluResult_MEM_reg[2]_8[0]         |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_13[0]        |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_3[0]         |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_11[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_19[0]        |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_33[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_26[0]        |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_0[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_14[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_1[0]         |               |                                     |               11 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_25[0]        |               |                                     |               17 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_34[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_36[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_28[0]        |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_31[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_10[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_17[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_24[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_30[0]        |               |                                     |               17 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_15[0]        |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_20[0]        |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_37[0]        |               |                                     |               19 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_29[0]        |               |                                     |               17 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_21[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_18[0]        |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_38[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_27[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_39[0]        |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_4[0]         |               |                                     |               18 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_23[0]        |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_2[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_5[0]         |               |                                     |               18 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_7[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_3[0]         |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_11[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_8[0]         |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_0[0]         |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_1[0]  |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_5[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_14[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_2[0]  |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_20[0] |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_1[0]         |               |                                     |               17 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_2[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_4[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_10[0]        |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_16[0] |               |                                     |               18 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_9[0]         |               |                                     |               17 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_12[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_18[0] |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_19[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_10[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_2[0]         |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_5[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_6[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_7[0]         |               |                                     |               19 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_11[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_13[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_17[0] |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_21[0] |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_23[0] |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_24[0] |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_25[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_15[0] |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_22[0] |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_7[0]         |               |                                     |               18 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_1[0]         |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_10[0] |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_26[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_27[0] |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_28[0] |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_13[0]        |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_29[0] |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_3[0]  |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_12[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[4]_0[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_3[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_6[0]         |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_8[0]         |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_14[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_9[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[3]_4[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_33[0] |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_8[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_31[0] |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_3[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_4[0]  |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_8[0]  |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_0[0]         |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_3[0]         |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_6[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[8]_0[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_4[0]         |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_2[0]         |               |                                     |               13 |             32 |
|  CPU/CU/E[0]                              |               |                                     |               10 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_5[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[8]_5[0]         |               |                                     |               18 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_7[0]         |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_1[0]         |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_0[0]         |               |                                     |               17 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_10[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_2[0]         |               |                                     |               18 |             32 |
|  CPU/DR/AluResult_MEM_reg[8]_2[0]         |               |                                     |               17 |             32 |
|  CPU/DR/E[0]                              |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[8]_6[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[8]_3[0]         |               |                                     |               17 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_32[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_5[0]  |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[8]_1[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_12[0]        |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_8[0]         |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_9[0]  |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_5[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_7[0]         |               |                                     |               16 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_30[0] |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_9[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_9[0]         |               |                                     |               13 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_7[0]  |               |                                     |               17 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_4[0]         |               |                                     |               18 |             32 |
|  CPU/DR/AluResult_MEM_reg[6]_6[0]         |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[5]_rep__0_6[0]  |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[8]_4[0]         |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_35[0]        |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_16[0]        |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_9[0]         |               |                                     |               13 |             32 |
|  CPU/WB/E[0]                              |               |                                     |               15 |             32 |
|  CPU/WB/RegWrite_WB_reg_3[0]              |               |                                     |               18 |             32 |
|  CPU/WB/RegWrite_WB_reg_2[0]              |               |                                     |               15 |             32 |
|  CPU/DR/AluResult_MEM_reg[7]_1[0]         |               |                                     |               12 |             32 |
|  CPU/WB/RegWrite_WB_reg_1[0]              |               |                                     |               15 |             32 |
|  n_1_1057_BUFG                            |               |                                     |               18 |             32 |
|  n_10_1066_BUFG                           |               |                                     |               20 |             32 |
|  n_2_1058_BUFG                            |               |                                     |               18 |             32 |
|  n_3_1059_BUFG                            |               |                                     |               19 |             32 |
|  n_4_1060_BUFG                            |               |                                     |               17 |             32 |
|  n_5_1061_BUFG                            |               |                                     |               21 |             32 |
|  n_7_1064_BUFG                            |               |                                     |               19 |             32 |
|  n_6_1062_BUFG                            |               |                                     |               16 |             32 |
|  n_8_1063_BUFG                            |               |                                     |               19 |             32 |
|  n_9_1065_BUFG                            |               |                                     |               20 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_22[0]        |               |                                     |               14 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_32[0]        |               |                                     |               13 |             32 |
|  clock_IBUF_BUFG                          | CPU/IR/E[0]   | CPU/PC/rst                          |               10 |             32 |
|  n_0_211_BUFG                             |               |                                     |               12 |             32 |
|  CPU/DR/AluResult_MEM_reg[2]_6[0]         |               |                                     |               13 |             32 |
|  CPU/WB/RegWrite_WB_reg_0[0]              |               |                                     |               14 |             32 |
|  clock_IBUF_BUFG                          | CPU/IR/E[0]   | CPU/CU/SR[0]                        |               12 |             59 |
|  clock_IBUF_BUFG                          |               |                                     |              130 |            359 |
+-------------------------------------------+---------------+-------------------------------------+------------------+----------------+


