Classic Timing Analyzer report for multiplexer
Sat Apr 20 00:35:02 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.078 ns   ; A2   ; Y2 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 15.078 ns       ; A2   ; Y2 ;
; N/A   ; None              ; 14.895 ns       ; B2   ; Y2 ;
; N/A   ; None              ; 14.647 ns       ; B0   ; Y0 ;
; N/A   ; None              ; 14.603 ns       ; A1   ; Y1 ;
; N/A   ; None              ; 14.498 ns       ; B1   ; Y1 ;
; N/A   ; None              ; 14.418 ns       ; A0   ; Y0 ;
; N/A   ; None              ; 14.302 ns       ; BY   ; Y2 ;
; N/A   ; None              ; 14.152 ns       ; A3   ; Y3 ;
; N/A   ; None              ; 14.095 ns       ; BY   ; Y0 ;
; N/A   ; None              ; 14.065 ns       ; B3   ; Y3 ;
; N/A   ; None              ; 13.950 ns       ; AY   ; Y2 ;
; N/A   ; None              ; 13.939 ns       ; C0   ; Y0 ;
; N/A   ; None              ; 13.929 ns       ; BY   ; Y1 ;
; N/A   ; None              ; 13.744 ns       ; AY   ; Y0 ;
; N/A   ; None              ; 13.650 ns       ; C1   ; Y1 ;
; N/A   ; None              ; 13.575 ns       ; AY   ; Y1 ;
; N/A   ; None              ; 13.540 ns       ; CY   ; Y0 ;
; N/A   ; None              ; 13.493 ns       ; BY   ; Y3 ;
; N/A   ; None              ; 13.360 ns       ; C2   ; Y2 ;
; N/A   ; None              ; 13.337 ns       ; CY   ; Y2 ;
; N/A   ; None              ; 13.139 ns       ; AY   ; Y3 ;
; N/A   ; None              ; 13.074 ns       ; CY   ; Y1 ;
; N/A   ; None              ; 12.876 ns       ; C3   ; Y3 ;
; N/A   ; None              ; 12.641 ns       ; CY   ; Y3 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Apr 20 00:35:01 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplexer -c multiplexer --timing_analysis_only
Info: Longest tpd from source pin "A2" to destination pin "Y2" is 15.078 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'A2'
    Info: 2: + IC(6.557 ns) + CELL(0.624 ns) = 8.155 ns; Loc. = LCCOMB_X16_Y1_N8; Fanout = 1; COMB Node = 'inst17~6'
    Info: 3: + IC(0.358 ns) + CELL(0.624 ns) = 9.137 ns; Loc. = LCCOMB_X16_Y1_N2; Fanout = 1; COMB Node = 'inst17'
    Info: 4: + IC(2.865 ns) + CELL(3.076 ns) = 15.078 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'Y2'
    Info: Total cell delay = 5.298 ns ( 35.14 % )
    Info: Total interconnect delay = 9.780 ns ( 64.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sat Apr 20 00:35:02 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


