
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 375.883 ; gain = 62.484
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alyssa/Documents/ece385/ece385/final_project/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 435.207 ; gain = 34.457
Command: read_checkpoint -auto_incremental -incremental C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/utils_1/imports/synth_1/top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37428
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1237.293 ; gain = 406.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/sources_1/new/top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_design' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'block_design_axi_uartlite_0_1' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_axi_uartlite_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_axi_uartlite_0_1' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_axi_uartlite_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'block_design_hdmi_text_controller_0_0' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_hdmi_text_controller_0_0' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'block_design_mdm_1_1' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_mdm_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_mdm_1_1' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_mdm_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'block_design_microblaze_0_1' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_microblaze_0_1' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'block_design_microblaze_0_axi_intc_1' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_microblaze_0_axi_intc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_microblaze_0_axi_intc_1' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_microblaze_0_axi_intc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'block_design_microblaze_0_axi_periph_1' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:769]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_9P10EC' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2307]
INFO: [Synth 8-6157] synthesizing module 'block_design_auto_pc_0' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_auto_pc_0' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_auto_pc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'block_design_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2530]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'block_design_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2530]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'block_design_auto_pc_0' has 56 connections declared, but only 54 given [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2530]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_9P10EC' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2307]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_EXVQMC' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2587]
INFO: [Synth 8-6157] synthesizing module 'block_design_auto_pc_1' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_auto_pc_1' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_auto_pc_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'block_design_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2810]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'block_design_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2810]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'block_design_auto_pc_1' has 56 connections declared, but only 54 given [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2810]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_EXVQMC' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2587]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_3I6NYC' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2867]
INFO: [Synth 8-6157] synthesizing module 'block_design_auto_pc_2' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_auto_pc_2' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_3I6NYC' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2867]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_7N2B5W' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3157]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_7N2B5W' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3157]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HNXEVR' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3401]
INFO: [Synth 8-6157] synthesizing module 'block_design_auto_pc_3' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_auto_pc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_auto_pc_3' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_auto_pc_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'block_design_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3624]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'block_design_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3624]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'block_design_auto_pc_3' has 56 connections declared, but only 54 given [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3624]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HNXEVR' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3401]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_B8MPUF' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3681]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_B8MPUF' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3681]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_4ZLKBB' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3953]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_4ZLKBB' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:3953]
INFO: [Synth 8-6157] synthesizing module 'block_design_xbar_1' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_xbar_1' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_xbar_1_stub.v:5]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arregion' does not match port width (16) of module 'block_design_xbar_1' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2241]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awregion' does not match port width (16) of module 'block_design_xbar_1' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:2252]
INFO: [Synth 8-6155] done synthesizing module 'block_design_microblaze_0_axi_periph_1' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:769]
INFO: [Synth 8-6157] synthesizing module 'block_design_mig_7series_0_0' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_mig_7series_0_0' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ui_addn_clk_1' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 'ui_addn_clk_2' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 'ui_addn_clk_3' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 'ui_addn_clk_4' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7071] port 'device_temp' of module 'block_design_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'block_design_mig_7series_0_0' has 69 connections declared, but only 58 given [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:700]
INFO: [Synth 8-6157] synthesizing module 'block_design_rst_mig_7series_0_83M_0' [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_rst_mig_7series_0_83M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_rst_mig_7series_0_83M_0' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-10536-DESKTOP-4F755MS/realtime/block_design_rst_mig_7series_0_83M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'block_design_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:759]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'block_design_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:759]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'block_design_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:759]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_83M' of module 'block_design_rst_mig_7series_0_83M_0' has 10 connections declared, but only 7 given [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:759]
INFO: [Synth 8-6155] done synthesizing module 'block_design' (0#1) [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/synth/block_design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/sources_1/new/top_level.sv:1]
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_4ZLKBB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_4ZLKBB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s02_couplers_imp_4ZLKBB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s02_couplers_imp_4ZLKBB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_B8MPUF is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_B8MPUF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s01_couplers_imp_B8MPUF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s01_couplers_imp_B8MPUF is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_HNXEVR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_HNXEVR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_7N2B5W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_7N2B5W is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_7N2B5W is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_7N2B5W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m02_couplers_imp_3I6NYC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_EXVQMC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_EXVQMC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_9P10EC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_9P10EC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1337.574 ; gain = 506.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1337.574 ; gain = 506.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1337.574 ; gain = 506.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1337.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1/block_design_microblaze_0_1_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_1/block_design_microblaze_0_1/block_design_microblaze_0_1_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc] for cell 'mb_block_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc] for cell 'mb_block_i/mig_7series_0'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_xbar_1/block_design_xbar_1/block_design_xbar_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_xbar_1/block_design_xbar_1/block_design_xbar_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_auto_pc_3/block_design_auto_pc_3/block_design_auto_pc_3_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_auto_pc_3/block_design_auto_pc_3/block_design_auto_pc_3_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_auto_pc_0/block_design_auto_pc_0/block_design_auto_pc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_auto_pc_0/block_design_auto_pc_0/block_design_auto_pc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_auto_pc_1/block_design_auto_pc_1/block_design_auto_pc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_auto_pc_1/block_design_auto_pc_1/block_design_auto_pc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_auto_pc_2/block_design_auto_pc_2/block_design_auto_pc_2_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_auto_pc_2/block_design_auto_pc_2/block_design_auto_pc_2_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_axi_intc_1/block_design_microblaze_0_axi_intc_1/block_design_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_microblaze_0_axi_intc_1/block_design_microblaze_0_axi_intc_1/block_design_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mdm_1_1/block_design_mdm_1_1/block_design_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mdm_1_1/block_design_mdm_1_1/block_design_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_rst_mig_7series_0_83M_0/block_design_rst_mig_7series_0_83M_0/block_design_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'mb_block_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_rst_mig_7series_0_83M_0/block_design_rst_mig_7series_0_83M_0/block_design_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'mb_block_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_axi_uartlite_0_1/block_design_axi_uartlite_0_1/block_design_axi_uartlite_0_1_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_axi_uartlite_0_1/block_design_axi_uartlite_0_1/block_design_axi_uartlite_0_1_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc] for cell 'mb_block_i/hdmi_text_controller_0'
Finished Parsing XDC File [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc] for cell 'mb_block_i/hdmi_text_controller_0'
Parsing XDC File [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/constrs_1/imports/Downloads/urbana_ddr3.xdc]
Finished Parsing XDC File [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/constrs_1/imports/Downloads/urbana_ddr3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.srcs/constrs_1/imports/Downloads/urbana_ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1367.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1367.949 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK_clk_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK_clk_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK_clk_p. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK_clk_p. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/block_design_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0/block_design_hdmi_text_controller_0_0_in_context.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/hdmi_text_controller_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ACLK in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ARESETN in module block_design_microblaze_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |block_design_xbar_1                   |         1|
|2     |block_design_auto_pc_0                |         1|
|3     |block_design_auto_pc_1                |         1|
|4     |block_design_auto_pc_2                |         1|
|5     |block_design_auto_pc_3                |         1|
|6     |block_design_axi_uartlite_0_1         |         1|
|7     |block_design_hdmi_text_controller_0_0 |         1|
|8     |block_design_mdm_1_1                  |         1|
|9     |block_design_microblaze_0_1           |         1|
|10    |block_design_microblaze_0_axi_intc_1  |         1|
|11    |block_design_mig_7series_0_0          |         1|
|12    |block_design_rst_mig_7series_0_83M_0  |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |block_design_auto_pc                |     4|
|5     |block_design_axi_uartlite_0         |     1|
|6     |block_design_hdmi_text_controller_0 |     1|
|7     |block_design_mdm_1                  |     1|
|8     |block_design_microblaze_0           |     1|
|9     |block_design_microblaze_0_axi_intc  |     1|
|10    |block_design_mig_7series_0          |     1|
|11    |block_design_rst_mig_7series_0_83M  |     1|
|12    |block_design_xbar                   |     1|
|13    |LUT1                                |     1|
|14    |IBUF                                |     2|
|15    |OBUF                                |     1|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 1367.949 ; gain = 537.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:02:19 . Memory (MB): peak = 1367.949 ; gain = 506.980
Synthesis Optimization Complete : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 1367.949 ; gain = 537.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1373.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1377.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 57164d53
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 108 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:02:56 . Memory (MB): peak = 1377.121 ; gain = 923.762
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alyssa/Documents/ece385/ece385/final_project/final_project.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 12:37:49 2023...
