$date
	Tue Apr  2 13:12:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! FWDB $end
$var wire 1 " FWDA $end
$var wire 2 # DutyCycleB [1:0] $end
$var wire 2 $ DutyCycleA [1:0] $end
$var wire 1 % Done $end
$var wire 1 & BWDB $end
$var wire 1 ' BWDA $end
$var parameter 32 ( PRD $end
$var reg 1 ) Enable $end
$var reg 1 * Inductance $end
$var reg 1 + MicrophoneDirection $end
$var reg 1 , Pause $end
$var reg 1 - clk $end
$scope module UUT $end
$var wire 1 ) Enable $end
$var wire 1 * Inductance $end
$var wire 1 + MicrophoneDirection $end
$var wire 1 , Pause $end
$var wire 1 - clk $end
$var parameter 3 . IDLE $end
$var parameter 3 / INDUCTANCE $end
$var parameter 3 0 INDUCTANCE_PAUSE $end
$var parameter 3 1 LEFT_PAUSE $end
$var parameter 3 2 RIGHT_PAUSE $end
$var parameter 3 3 TURN_LEFT $end
$var parameter 3 4 TURN_RIGHT $end
$var reg 1 ' BWDA $end
$var reg 1 & BWDB $end
$var reg 1 % Done $end
$var reg 2 5 DutyCycleA [1:0] $end
$var reg 2 6 DutyCycleB [1:0] $end
$var reg 1 " FWDA $end
$var reg 1 ! FWDB $end
$var reg 3 7 STATE [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 4
b10 3
b11 2
b100 1
b110 0
b101 /
b0 .
b10 (
$end
#0
$dumpvars
b0 7
b0 6
b0 5
0-
0,
1+
0*
0)
0'
0&
1%
b0 $
b0 #
0"
0!
$end
#1
1-
#2
0-
#3
1-
#4
0-
#5
1-
#6
0-
1)
#7
0%
b10 $
b10 5
1"
1!
b1 7
1-
#8
0-
#9
1-
#10
0-
#11
1-
#12
0-
0+
0)
#13
b10 #
b10 6
b0 $
b0 5
b10 7
1-
#14
0-
#15
1-
#16
0-
#17
1-
#18
0-
1,
#19
b0 #
b0 6
0"
0!
b100 7
1-
#20
0-
#21
1-
#22
0-
#23
1-
#24
0-
0,
#25
b10 #
b10 6
1"
1!
b10 7
1-
#26
0-
#27
1-
#28
0-
#29
1-
#30
0-
1+
#31
b0 #
b0 6
b10 $
b10 5
b1 7
1-
#32
0-
#33
1-
#34
0-
#35
1-
#36
0-
1*
#37
b11 $
b11 5
b11 #
b11 6
0"
0!
1'
1&
b101 7
1-
#38
0-
#39
1-
#40
0-
#41
1-
#42
0-
1,
#43
b0 $
b0 5
b0 #
b0 6
0'
0&
b110 7
1-
#44
0-
#45
1-
#46
0-
#47
1-
#48
0-
0,
#49
b11 $
b11 5
b11 #
b11 6
1'
1&
b101 7
1-
#50
0-
#51
1-
#52
0-
#53
1-
#54
0-
0*
#55
1%
b0 $
b0 5
b0 #
b0 6
0'
0&
b0 7
1-
#56
0-
#57
1-
#58
0-
#59
1-
#60
0-
