SCUBA, Version Diamond_1.4_Production (80)
Sun Mar 11 21:54:07 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

    Issued command   : C:\lscc\diamond\1.4\ispfpga\bin\nt\scuba.exe -w -n myEFB -lang verilog -synth synplify -bus_exp 7 -bb -type efb -arch xo2c00 -freq 12.0 -i2c1 -i2c1_freq 100 -i2c1_sa 1000001 -i2c1_addr 7 -spi -spi_mode Both -spi_freq 2 -spi_cs 1 -dev 1200 -e 
    Circuit name     : myEFB
    Module type      : efb
    Module Version   : 1.0
    Ports            : 
	Inputs       : wb_clk_i, wb_rst_i, wb_cyc_i, wb_stb_i, wb_we_i, wb_adr_i[7:0], wb_dat_i[7:0], spi_scsn
	Outputs      : wb_dat_o[7:0], wb_ack_o, i2c1_irqo, spi_csn[0:0]
	Inouts       : i2c1_scl, i2c1_sda, spi_clk, spi_miso, spi_mosi
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : myEFB.v
    Verilog template : myEFB_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : myEFB.srp
    Element Usage    :
             BB : 5
            EFB : 1
    Estimated Resource Usage:
