## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sat Dec 08 03:27:09 PM EST 2012
##
vlib work
vlog +acc  "readyPackets.v"
vlog +acc  "packetBuffer.v"
vlog +acc  "transportSend.v"
vlog +acc  "../tSend_tb.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work tSend_tb glbl
do {tSend_tb_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {tSend_tb.udo}
