{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478516438048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478516438049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 08:00:37 2016 " "Processing started: Mon Nov  7 08:00:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478516438049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478516438049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478516438050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478516438770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/Memory/single_port_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478516452532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478516452532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478516452532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478516452532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/pedro/projectNibble/Memory/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478516452559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478516452559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478516452808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:inst1 " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 72 384 552 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478516452851 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 31 single_port_rom.v(24) " "Verilog HDL warning at single_port_rom.v(24): number of words (13) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/Memory/single_port_rom.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1478516452863 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(12) " "Net \"rom.data_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/Memory/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478516452863 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(12) " "Net \"rom.waddr_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/Memory/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478516452863 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(12) " "Net \"rom.we_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/Memory/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478516452863 "|single_port_rom"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_rom:inst1\|rom " "RAM logic \"single_port_rom:inst1\|rom\" is uninferred due to inappropriate RAM size" {  } { { "single_port_rom.v" "rom" { Text "/home/pedro/projectNibble/Memory/single_port_rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1478516453563 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1478516453563 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projectNibble/Memory/db/Memory.ram0_single_port_rom_7cbe853a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projectNibble/Memory/db/Memory.ram0_single_port_rom_7cbe853a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1478516453579 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[23\] GND " "Pin \"Y\[23\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[22\] GND " "Pin \"Y\[22\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[21\] GND " "Pin \"Y\[21\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[20\] GND " "Pin \"Y\[20\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[19\] GND " "Pin \"Y\[19\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[16\] GND " "Pin \"Y\[16\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[15\] GND " "Pin \"Y\[15\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[14\] GND " "Pin \"Y\[14\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[13\] GND " "Pin \"Y\[13\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[12\] GND " "Pin \"Y\[12\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[11\] GND " "Pin \"Y\[11\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[7\] GND " "Pin \"Y\[7\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[6\] GND " "Pin \"Y\[6\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[5\] GND " "Pin \"Y\[5\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[4\] GND " "Pin \"Y\[4\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "/home/pedro/projectNibble/Memory/test.bdf" { { 80 792 968 96 "Y\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478516453784 "|test|Y[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1478516453784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478516453886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478516454684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478516454684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478516455432 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478516455432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478516455432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478516455432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1286 " "Peak virtual memory: 1286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478516455441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 08:00:55 2016 " "Processing ended: Mon Nov  7 08:00:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478516455441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478516455441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478516455441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478516455441 ""}
