* 4-Input AND Gate

.verilog "and.va"

* Input Waveforms
vin1 in1 0 pulse(0 5 0u   1n 1n 2u 4u)
vin2 in2 0 pulse(0 5 0.3u 1n 1n 2u 4u)
vin3 in3 0 pulse(0 5 0.6u 1n 1n 2u 4u)
vin4 in4 0 pulse(0 5 0.9u 1n 1n 2u 4u)

* Instance And
YVLGand      in1 in2 in3 in4   out  V_and      size=4

* Output Loading
RLoad out 0 1MEG

* Analysis
.tran 100n 7u 

* Print Waveforms
.print v(in1) v(in2) v(in3) v(in4) v(out)
*.iplot v(in1) v(in2) v(in3) v(in4) @YVLGand[V(out)]

.end
