.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* I2CS_SCB */
.set I2CS_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set I2CS_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set I2CS_SCB__CTRL, CYREG_SCB0_CTRL
.set I2CS_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set I2CS_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set I2CS_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set I2CS_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set I2CS_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set I2CS_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set I2CS_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set I2CS_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set I2CS_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set I2CS_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set I2CS_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set I2CS_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set I2CS_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set I2CS_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set I2CS_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set I2CS_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set I2CS_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set I2CS_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set I2CS_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set I2CS_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set I2CS_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set I2CS_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set I2CS_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set I2CS_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set I2CS_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set I2CS_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set I2CS_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set I2CS_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set I2CS_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set I2CS_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set I2CS_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set I2CS_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set I2CS_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set I2CS_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set I2CS_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set I2CS_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set I2CS_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set I2CS_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set I2CS_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set I2CS_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set I2CS_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set I2CS_SCB__INTR_M, CYREG_SCB0_INTR_M
.set I2CS_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set I2CS_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set I2CS_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set I2CS_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set I2CS_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set I2CS_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set I2CS_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set I2CS_SCB__INTR_S, CYREG_SCB0_INTR_S
.set I2CS_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set I2CS_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set I2CS_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set I2CS_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set I2CS_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set I2CS_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set I2CS_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set I2CS_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set I2CS_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set I2CS_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set I2CS_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set I2CS_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set I2CS_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set I2CS_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set I2CS_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set I2CS_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set I2CS_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set I2CS_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set I2CS_SCB__SS0_POSISTION, 0
.set I2CS_SCB__SS1_POSISTION, 1
.set I2CS_SCB__SS2_POSISTION, 2
.set I2CS_SCB__SS3_POSISTION, 3
.set I2CS_SCB__STATUS, CYREG_SCB0_STATUS
.set I2CS_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set I2CS_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set I2CS_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set I2CS_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set I2CS_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set I2CS_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set I2CS_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set I2CS_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* I2CS_SCB_IRQ */
.set I2CS_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2CS_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2CS_SCB_IRQ__INTC_MASK, 0x400
.set I2CS_SCB_IRQ__INTC_NUMBER, 10
.set I2CS_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set I2CS_SCB_IRQ__INTC_PRIOR_NUM, 1
.set I2CS_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2CS_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2CS_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2CS_SCBCLK */
.set I2CS_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set I2CS_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set I2CS_SCBCLK__ENABLE_MASK, 0x80000000
.set I2CS_SCBCLK__MASK, 0x80000000
.set I2CS_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* I2CS_scl */
.set I2CS_scl__0__DM__MASK, 0x07
.set I2CS_scl__0__DM__SHIFT, 0
.set I2CS_scl__0__DR, CYREG_PRT4_DR
.set I2CS_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set I2CS_scl__0__HSIOM_MASK, 0x0000000F
.set I2CS_scl__0__HSIOM_SHIFT, 0
.set I2CS_scl__0__INTCFG, CYREG_PRT4_INTCFG
.set I2CS_scl__0__INTSTAT, CYREG_PRT4_INTSTAT
.set I2CS_scl__0__MASK, 0x01
.set I2CS_scl__0__PC, CYREG_PRT4_PC
.set I2CS_scl__0__PC2, CYREG_PRT4_PC2
.set I2CS_scl__0__PORT, 4
.set I2CS_scl__0__PS, CYREG_PRT4_PS
.set I2CS_scl__0__SHIFT, 0
.set I2CS_scl__DR, CYREG_PRT4_DR
.set I2CS_scl__INTCFG, CYREG_PRT4_INTCFG
.set I2CS_scl__INTSTAT, CYREG_PRT4_INTSTAT
.set I2CS_scl__MASK, 0x01
.set I2CS_scl__PC, CYREG_PRT4_PC
.set I2CS_scl__PC2, CYREG_PRT4_PC2
.set I2CS_scl__PORT, 4
.set I2CS_scl__PS, CYREG_PRT4_PS
.set I2CS_scl__SHIFT, 0

/* I2CS_sda */
.set I2CS_sda__0__DM__MASK, 0x38
.set I2CS_sda__0__DM__SHIFT, 3
.set I2CS_sda__0__DR, CYREG_PRT4_DR
.set I2CS_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set I2CS_sda__0__HSIOM_MASK, 0x000000F0
.set I2CS_sda__0__HSIOM_SHIFT, 4
.set I2CS_sda__0__INTCFG, CYREG_PRT4_INTCFG
.set I2CS_sda__0__INTSTAT, CYREG_PRT4_INTSTAT
.set I2CS_sda__0__MASK, 0x02
.set I2CS_sda__0__PC, CYREG_PRT4_PC
.set I2CS_sda__0__PC2, CYREG_PRT4_PC2
.set I2CS_sda__0__PORT, 4
.set I2CS_sda__0__PS, CYREG_PRT4_PS
.set I2CS_sda__0__SHIFT, 1
.set I2CS_sda__DR, CYREG_PRT4_DR
.set I2CS_sda__INTCFG, CYREG_PRT4_INTCFG
.set I2CS_sda__INTSTAT, CYREG_PRT4_INTSTAT
.set I2CS_sda__MASK, 0x02
.set I2CS_sda__PC, CYREG_PRT4_PC
.set I2CS_sda__PC2, CYREG_PRT4_PC2
.set I2CS_sda__PORT, 4
.set I2CS_sda__PS, CYREG_PRT4_PS
.set I2CS_sda__SHIFT, 1

/* DEBUG_tx */
.set DEBUG_tx__0__DM__MASK, 0x38
.set DEBUG_tx__0__DM__SHIFT, 3
.set DEBUG_tx__0__DR, CYREG_PRT1_DR
.set DEBUG_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DEBUG_tx__0__HSIOM_MASK, 0x000000F0
.set DEBUG_tx__0__HSIOM_SHIFT, 4
.set DEBUG_tx__0__INTCFG, CYREG_PRT1_INTCFG
.set DEBUG_tx__0__INTSTAT, CYREG_PRT1_INTSTAT
.set DEBUG_tx__0__MASK, 0x02
.set DEBUG_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DEBUG_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DEBUG_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DEBUG_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DEBUG_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DEBUG_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DEBUG_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DEBUG_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DEBUG_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DEBUG_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DEBUG_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DEBUG_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DEBUG_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DEBUG_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DEBUG_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DEBUG_tx__0__PC, CYREG_PRT1_PC
.set DEBUG_tx__0__PC2, CYREG_PRT1_PC2
.set DEBUG_tx__0__PORT, 1
.set DEBUG_tx__0__PS, CYREG_PRT1_PS
.set DEBUG_tx__0__SHIFT, 1
.set DEBUG_tx__DR, CYREG_PRT1_DR
.set DEBUG_tx__INTCFG, CYREG_PRT1_INTCFG
.set DEBUG_tx__INTSTAT, CYREG_PRT1_INTSTAT
.set DEBUG_tx__MASK, 0x02
.set DEBUG_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DEBUG_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DEBUG_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DEBUG_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DEBUG_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DEBUG_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DEBUG_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DEBUG_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DEBUG_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DEBUG_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DEBUG_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DEBUG_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DEBUG_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DEBUG_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DEBUG_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DEBUG_tx__PC, CYREG_PRT1_PC
.set DEBUG_tx__PC2, CYREG_PRT1_PC2
.set DEBUG_tx__PORT, 1
.set DEBUG_tx__PS, CYREG_PRT1_PS
.set DEBUG_tx__SHIFT, 1

/* RedPWM_cy_m0s8_tcpwm_1 */
.set RedPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set RedPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set RedPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set RedPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set RedPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set RedPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set RedPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set RedPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set RedPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set RedPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set RedPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set RedPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set RedPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set RedPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set RedPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* RedPin */
.set RedPin__0__DM__MASK, 0x7000
.set RedPin__0__DM__SHIFT, 12
.set RedPin__0__DR, CYREG_PRT2_DR
.set RedPin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set RedPin__0__HSIOM_MASK, 0x000F0000
.set RedPin__0__HSIOM_SHIFT, 16
.set RedPin__0__INTCFG, CYREG_PRT2_INTCFG
.set RedPin__0__INTSTAT, CYREG_PRT2_INTSTAT
.set RedPin__0__MASK, 0x10
.set RedPin__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set RedPin__0__OUT_SEL_SHIFT, 8
.set RedPin__0__OUT_SEL_VAL, 0
.set RedPin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RedPin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RedPin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RedPin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RedPin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RedPin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RedPin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RedPin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RedPin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RedPin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RedPin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RedPin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RedPin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RedPin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RedPin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RedPin__0__PC, CYREG_PRT2_PC
.set RedPin__0__PC2, CYREG_PRT2_PC2
.set RedPin__0__PORT, 2
.set RedPin__0__PS, CYREG_PRT2_PS
.set RedPin__0__SHIFT, 4
.set RedPin__DR, CYREG_PRT2_DR
.set RedPin__INTCFG, CYREG_PRT2_INTCFG
.set RedPin__INTSTAT, CYREG_PRT2_INTSTAT
.set RedPin__MASK, 0x10
.set RedPin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RedPin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RedPin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RedPin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RedPin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RedPin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RedPin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RedPin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RedPin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RedPin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RedPin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RedPin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RedPin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RedPin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RedPin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RedPin__PC, CYREG_PRT2_PC
.set RedPin__PC2, CYREG_PRT2_PC2
.set RedPin__PORT, 2
.set RedPin__PS, CYREG_PRT2_PS
.set RedPin__SHIFT, 4

/* BluePWM_cy_m0s8_tcpwm_1 */
.set BluePWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set BluePWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set BluePWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set BluePWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set BluePWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set BluePWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set BluePWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set BluePWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set BluePWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set BluePWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set BluePWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set BluePWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set BluePWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set BluePWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set BluePWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* BluePin */
.set BluePin__0__DM__MASK, 0x07
.set BluePin__0__DM__SHIFT, 0
.set BluePin__0__DR, CYREG_PRT0_DR
.set BluePin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BluePin__0__HSIOM_MASK, 0x0000000F
.set BluePin__0__HSIOM_SHIFT, 0
.set BluePin__0__INTCFG, CYREG_PRT0_INTCFG
.set BluePin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BluePin__0__MASK, 0x01
.set BluePin__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set BluePin__0__OUT_SEL_SHIFT, 0
.set BluePin__0__OUT_SEL_VAL, 0
.set BluePin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BluePin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BluePin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BluePin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BluePin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BluePin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BluePin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BluePin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BluePin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BluePin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BluePin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BluePin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BluePin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BluePin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BluePin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BluePin__0__PC, CYREG_PRT0_PC
.set BluePin__0__PC2, CYREG_PRT0_PC2
.set BluePin__0__PORT, 0
.set BluePin__0__PS, CYREG_PRT0_PS
.set BluePin__0__SHIFT, 0
.set BluePin__DR, CYREG_PRT0_DR
.set BluePin__INTCFG, CYREG_PRT0_INTCFG
.set BluePin__INTSTAT, CYREG_PRT0_INTSTAT
.set BluePin__MASK, 0x01
.set BluePin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BluePin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BluePin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BluePin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BluePin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BluePin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BluePin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BluePin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BluePin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BluePin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BluePin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BluePin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BluePin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BluePin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BluePin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BluePin__PC, CYREG_PRT0_PC
.set BluePin__PC2, CYREG_PRT0_PC2
.set BluePin__PORT, 0
.set BluePin__PS, CYREG_PRT0_PS
.set BluePin__SHIFT, 0

/* DistEcho */
.set DistEcho__0__DM__MASK, 0x07
.set DistEcho__0__DM__SHIFT, 0
.set DistEcho__0__DR, CYREG_PRT2_DR
.set DistEcho__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set DistEcho__0__HSIOM_MASK, 0x0000000F
.set DistEcho__0__HSIOM_SHIFT, 0
.set DistEcho__0__INTCFG, CYREG_PRT2_INTCFG
.set DistEcho__0__INTSTAT, CYREG_PRT2_INTSTAT
.set DistEcho__0__MASK, 0x01
.set DistEcho__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set DistEcho__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set DistEcho__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set DistEcho__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set DistEcho__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set DistEcho__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set DistEcho__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set DistEcho__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set DistEcho__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set DistEcho__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set DistEcho__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set DistEcho__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set DistEcho__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set DistEcho__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set DistEcho__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set DistEcho__0__PC, CYREG_PRT2_PC
.set DistEcho__0__PC2, CYREG_PRT2_PC2
.set DistEcho__0__PORT, 2
.set DistEcho__0__PS, CYREG_PRT2_PS
.set DistEcho__0__SHIFT, 0
.set DistEcho__DR, CYREG_PRT2_DR
.set DistEcho__INTCFG, CYREG_PRT2_INTCFG
.set DistEcho__INTSTAT, CYREG_PRT2_INTSTAT
.set DistEcho__MASK, 0x01
.set DistEcho__PA__CFG0, CYREG_UDB_PA2_CFG0
.set DistEcho__PA__CFG1, CYREG_UDB_PA2_CFG1
.set DistEcho__PA__CFG10, CYREG_UDB_PA2_CFG10
.set DistEcho__PA__CFG11, CYREG_UDB_PA2_CFG11
.set DistEcho__PA__CFG12, CYREG_UDB_PA2_CFG12
.set DistEcho__PA__CFG13, CYREG_UDB_PA2_CFG13
.set DistEcho__PA__CFG14, CYREG_UDB_PA2_CFG14
.set DistEcho__PA__CFG2, CYREG_UDB_PA2_CFG2
.set DistEcho__PA__CFG3, CYREG_UDB_PA2_CFG3
.set DistEcho__PA__CFG4, CYREG_UDB_PA2_CFG4
.set DistEcho__PA__CFG5, CYREG_UDB_PA2_CFG5
.set DistEcho__PA__CFG6, CYREG_UDB_PA2_CFG6
.set DistEcho__PA__CFG7, CYREG_UDB_PA2_CFG7
.set DistEcho__PA__CFG8, CYREG_UDB_PA2_CFG8
.set DistEcho__PA__CFG9, CYREG_UDB_PA2_CFG9
.set DistEcho__PC, CYREG_PRT2_PC
.set DistEcho__PC2, CYREG_PRT2_PC2
.set DistEcho__PORT, 2
.set DistEcho__PS, CYREG_PRT2_PS
.set DistEcho__SHIFT, 0

/* GreenPWM_cy_m0s8_tcpwm_1 */
.set GreenPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set GreenPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set GreenPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set GreenPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set GreenPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set GreenPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set GreenPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set GreenPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set GreenPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set GreenPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set GreenPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set GreenPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* GreenPin */
.set GreenPin__0__DM__MASK, 0x38000
.set GreenPin__0__DM__SHIFT, 15
.set GreenPin__0__DR, CYREG_PRT2_DR
.set GreenPin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set GreenPin__0__HSIOM_MASK, 0x00F00000
.set GreenPin__0__HSIOM_SHIFT, 20
.set GreenPin__0__INTCFG, CYREG_PRT2_INTCFG
.set GreenPin__0__INTSTAT, CYREG_PRT2_INTSTAT
.set GreenPin__0__MASK, 0x20
.set GreenPin__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set GreenPin__0__OUT_SEL_SHIFT, 10
.set GreenPin__0__OUT_SEL_VAL, 2
.set GreenPin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GreenPin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GreenPin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GreenPin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GreenPin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GreenPin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GreenPin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GreenPin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GreenPin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GreenPin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GreenPin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GreenPin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GreenPin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GreenPin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GreenPin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GreenPin__0__PC, CYREG_PRT2_PC
.set GreenPin__0__PC2, CYREG_PRT2_PC2
.set GreenPin__0__PORT, 2
.set GreenPin__0__PS, CYREG_PRT2_PS
.set GreenPin__0__SHIFT, 5
.set GreenPin__DR, CYREG_PRT2_DR
.set GreenPin__INTCFG, CYREG_PRT2_INTCFG
.set GreenPin__INTSTAT, CYREG_PRT2_INTSTAT
.set GreenPin__MASK, 0x20
.set GreenPin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GreenPin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GreenPin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GreenPin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GreenPin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GreenPin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GreenPin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GreenPin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GreenPin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GreenPin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GreenPin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GreenPin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GreenPin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GreenPin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GreenPin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GreenPin__PC, CYREG_PRT2_PC
.set GreenPin__PC2, CYREG_PRT2_PC2
.set GreenPin__PORT, 2
.set GreenPin__PS, CYREG_PRT2_PS
.set GreenPin__SHIFT, 5

/* LumenCom_SCB */
.set LumenCom_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set LumenCom_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set LumenCom_SCB__CTRL, CYREG_SCB1_CTRL
.set LumenCom_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set LumenCom_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set LumenCom_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set LumenCom_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set LumenCom_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set LumenCom_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set LumenCom_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set LumenCom_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set LumenCom_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set LumenCom_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set LumenCom_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set LumenCom_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set LumenCom_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set LumenCom_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set LumenCom_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set LumenCom_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set LumenCom_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set LumenCom_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set LumenCom_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set LumenCom_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set LumenCom_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set LumenCom_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set LumenCom_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set LumenCom_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set LumenCom_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set LumenCom_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set LumenCom_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set LumenCom_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set LumenCom_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set LumenCom_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set LumenCom_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set LumenCom_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set LumenCom_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set LumenCom_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set LumenCom_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set LumenCom_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set LumenCom_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set LumenCom_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set LumenCom_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set LumenCom_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set LumenCom_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set LumenCom_SCB__INTR_M, CYREG_SCB1_INTR_M
.set LumenCom_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set LumenCom_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set LumenCom_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set LumenCom_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set LumenCom_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set LumenCom_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set LumenCom_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set LumenCom_SCB__INTR_S, CYREG_SCB1_INTR_S
.set LumenCom_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set LumenCom_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set LumenCom_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set LumenCom_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set LumenCom_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set LumenCom_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set LumenCom_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set LumenCom_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set LumenCom_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set LumenCom_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set LumenCom_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set LumenCom_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set LumenCom_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set LumenCom_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set LumenCom_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set LumenCom_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set LumenCom_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set LumenCom_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set LumenCom_SCB__SS0_POSISTION, 0
.set LumenCom_SCB__SS1_POSISTION, 1
.set LumenCom_SCB__SS2_POSISTION, 2
.set LumenCom_SCB__SS3_POSISTION, 3
.set LumenCom_SCB__STATUS, CYREG_SCB1_STATUS
.set LumenCom_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set LumenCom_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set LumenCom_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set LumenCom_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set LumenCom_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set LumenCom_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set LumenCom_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set LumenCom_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* LumenCom_SCB_IRQ */
.set LumenCom_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set LumenCom_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set LumenCom_SCB_IRQ__INTC_MASK, 0x800
.set LumenCom_SCB_IRQ__INTC_NUMBER, 11
.set LumenCom_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set LumenCom_SCB_IRQ__INTC_PRIOR_NUM, 2
.set LumenCom_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set LumenCom_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set LumenCom_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LumenCom_SCBCLK */
.set LumenCom_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set LumenCom_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set LumenCom_SCBCLK__ENABLE_MASK, 0x80000000
.set LumenCom_SCBCLK__MASK, 0x80000000
.set LumenCom_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00

/* LumenCom_scl */
.set LumenCom_scl__0__DM__MASK, 0x07
.set LumenCom_scl__0__DM__SHIFT, 0
.set LumenCom_scl__0__DR, CYREG_PRT3_DR
.set LumenCom_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LumenCom_scl__0__HSIOM_MASK, 0x0000000F
.set LumenCom_scl__0__HSIOM_SHIFT, 0
.set LumenCom_scl__0__INTCFG, CYREG_PRT3_INTCFG
.set LumenCom_scl__0__INTSTAT, CYREG_PRT3_INTSTAT
.set LumenCom_scl__0__MASK, 0x01
.set LumenCom_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LumenCom_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LumenCom_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LumenCom_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LumenCom_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LumenCom_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LumenCom_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LumenCom_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LumenCom_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LumenCom_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LumenCom_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LumenCom_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LumenCom_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LumenCom_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LumenCom_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LumenCom_scl__0__PC, CYREG_PRT3_PC
.set LumenCom_scl__0__PC2, CYREG_PRT3_PC2
.set LumenCom_scl__0__PORT, 3
.set LumenCom_scl__0__PS, CYREG_PRT3_PS
.set LumenCom_scl__0__SHIFT, 0
.set LumenCom_scl__DR, CYREG_PRT3_DR
.set LumenCom_scl__INTCFG, CYREG_PRT3_INTCFG
.set LumenCom_scl__INTSTAT, CYREG_PRT3_INTSTAT
.set LumenCom_scl__MASK, 0x01
.set LumenCom_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LumenCom_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LumenCom_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LumenCom_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LumenCom_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LumenCom_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LumenCom_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LumenCom_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LumenCom_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LumenCom_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LumenCom_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LumenCom_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LumenCom_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LumenCom_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LumenCom_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LumenCom_scl__PC, CYREG_PRT3_PC
.set LumenCom_scl__PC2, CYREG_PRT3_PC2
.set LumenCom_scl__PORT, 3
.set LumenCom_scl__PS, CYREG_PRT3_PS
.set LumenCom_scl__SHIFT, 0

/* LumenCom_sda */
.set LumenCom_sda__0__DM__MASK, 0x38
.set LumenCom_sda__0__DM__SHIFT, 3
.set LumenCom_sda__0__DR, CYREG_PRT3_DR
.set LumenCom_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LumenCom_sda__0__HSIOM_MASK, 0x000000F0
.set LumenCom_sda__0__HSIOM_SHIFT, 4
.set LumenCom_sda__0__INTCFG, CYREG_PRT3_INTCFG
.set LumenCom_sda__0__INTSTAT, CYREG_PRT3_INTSTAT
.set LumenCom_sda__0__MASK, 0x02
.set LumenCom_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LumenCom_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LumenCom_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LumenCom_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LumenCom_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LumenCom_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LumenCom_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LumenCom_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LumenCom_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LumenCom_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LumenCom_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LumenCom_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LumenCom_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LumenCom_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LumenCom_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LumenCom_sda__0__PC, CYREG_PRT3_PC
.set LumenCom_sda__0__PC2, CYREG_PRT3_PC2
.set LumenCom_sda__0__PORT, 3
.set LumenCom_sda__0__PS, CYREG_PRT3_PS
.set LumenCom_sda__0__SHIFT, 1
.set LumenCom_sda__DR, CYREG_PRT3_DR
.set LumenCom_sda__INTCFG, CYREG_PRT3_INTCFG
.set LumenCom_sda__INTSTAT, CYREG_PRT3_INTSTAT
.set LumenCom_sda__MASK, 0x02
.set LumenCom_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LumenCom_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LumenCom_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LumenCom_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LumenCom_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LumenCom_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LumenCom_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LumenCom_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LumenCom_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LumenCom_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LumenCom_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LumenCom_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LumenCom_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LumenCom_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LumenCom_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LumenCom_sda__PC, CYREG_PRT3_PC
.set LumenCom_sda__PC2, CYREG_PRT3_PC2
.set LumenCom_sda__PORT, 3
.set LumenCom_sda__PS, CYREG_PRT3_PS
.set LumenCom_sda__SHIFT, 1

/* PIR_Trig */
.set PIR_Trig__0__DM__MASK, 0xE00
.set PIR_Trig__0__DM__SHIFT, 9
.set PIR_Trig__0__DR, CYREG_PRT2_DR
.set PIR_Trig__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PIR_Trig__0__HSIOM_MASK, 0x0000F000
.set PIR_Trig__0__HSIOM_SHIFT, 12
.set PIR_Trig__0__INTCFG, CYREG_PRT2_INTCFG
.set PIR_Trig__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PIR_Trig__0__MASK, 0x08
.set PIR_Trig__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PIR_Trig__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PIR_Trig__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PIR_Trig__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PIR_Trig__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PIR_Trig__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PIR_Trig__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PIR_Trig__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PIR_Trig__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PIR_Trig__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PIR_Trig__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PIR_Trig__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PIR_Trig__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PIR_Trig__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PIR_Trig__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PIR_Trig__0__PC, CYREG_PRT2_PC
.set PIR_Trig__0__PC2, CYREG_PRT2_PC2
.set PIR_Trig__0__PORT, 2
.set PIR_Trig__0__PS, CYREG_PRT2_PS
.set PIR_Trig__0__SHIFT, 3
.set PIR_Trig__DR, CYREG_PRT2_DR
.set PIR_Trig__INTCFG, CYREG_PRT2_INTCFG
.set PIR_Trig__INTSTAT, CYREG_PRT2_INTSTAT
.set PIR_Trig__MASK, 0x08
.set PIR_Trig__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PIR_Trig__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PIR_Trig__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PIR_Trig__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PIR_Trig__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PIR_Trig__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PIR_Trig__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PIR_Trig__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PIR_Trig__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PIR_Trig__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PIR_Trig__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PIR_Trig__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PIR_Trig__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PIR_Trig__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PIR_Trig__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PIR_Trig__PC, CYREG_PRT2_PC
.set PIR_Trig__PC2, CYREG_PRT2_PC2
.set PIR_Trig__PORT, 2
.set PIR_Trig__PS, CYREG_PRT2_PS
.set PIR_Trig__SHIFT, 3

/* DistReset */
.set DistReset__0__DM__MASK, 0x1C0
.set DistReset__0__DM__SHIFT, 6
.set DistReset__0__DR, CYREG_PRT2_DR
.set DistReset__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set DistReset__0__HSIOM_MASK, 0x00000F00
.set DistReset__0__HSIOM_SHIFT, 8
.set DistReset__0__INTCFG, CYREG_PRT2_INTCFG
.set DistReset__0__INTSTAT, CYREG_PRT2_INTSTAT
.set DistReset__0__MASK, 0x04
.set DistReset__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set DistReset__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set DistReset__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set DistReset__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set DistReset__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set DistReset__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set DistReset__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set DistReset__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set DistReset__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set DistReset__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set DistReset__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set DistReset__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set DistReset__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set DistReset__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set DistReset__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set DistReset__0__PC, CYREG_PRT2_PC
.set DistReset__0__PC2, CYREG_PRT2_PC2
.set DistReset__0__PORT, 2
.set DistReset__0__PS, CYREG_PRT2_PS
.set DistReset__0__SHIFT, 2
.set DistReset__DR, CYREG_PRT2_DR
.set DistReset__INTCFG, CYREG_PRT2_INTCFG
.set DistReset__INTSTAT, CYREG_PRT2_INTSTAT
.set DistReset__MASK, 0x04
.set DistReset__PA__CFG0, CYREG_UDB_PA2_CFG0
.set DistReset__PA__CFG1, CYREG_UDB_PA2_CFG1
.set DistReset__PA__CFG10, CYREG_UDB_PA2_CFG10
.set DistReset__PA__CFG11, CYREG_UDB_PA2_CFG11
.set DistReset__PA__CFG12, CYREG_UDB_PA2_CFG12
.set DistReset__PA__CFG13, CYREG_UDB_PA2_CFG13
.set DistReset__PA__CFG14, CYREG_UDB_PA2_CFG14
.set DistReset__PA__CFG2, CYREG_UDB_PA2_CFG2
.set DistReset__PA__CFG3, CYREG_UDB_PA2_CFG3
.set DistReset__PA__CFG4, CYREG_UDB_PA2_CFG4
.set DistReset__PA__CFG5, CYREG_UDB_PA2_CFG5
.set DistReset__PA__CFG6, CYREG_UDB_PA2_CFG6
.set DistReset__PA__CFG7, CYREG_UDB_PA2_CFG7
.set DistReset__PA__CFG8, CYREG_UDB_PA2_CFG8
.set DistReset__PA__CFG9, CYREG_UDB_PA2_CFG9
.set DistReset__PC, CYREG_PRT2_PC
.set DistReset__PC2, CYREG_PRT2_PC2
.set DistReset__PORT, 2
.set DistReset__PS, CYREG_PRT2_PS
.set DistReset__SHIFT, 2

/* DistTimer_TimerUDB */
.set DistTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set DistTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set DistTimer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set DistTimer_TimerUDB_rstSts_stsreg__1__POS, 1
.set DistTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set DistTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set DistTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set DistTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set DistTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set DistTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set DistTimer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set DistTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_01
.set DistTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set DistTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_01
.set DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set DistTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set DistTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_01

/* DistTrigger */
.set DistTrigger__0__DM__MASK, 0x38
.set DistTrigger__0__DM__SHIFT, 3
.set DistTrigger__0__DR, CYREG_PRT2_DR
.set DistTrigger__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set DistTrigger__0__HSIOM_MASK, 0x000000F0
.set DistTrigger__0__HSIOM_SHIFT, 4
.set DistTrigger__0__INTCFG, CYREG_PRT2_INTCFG
.set DistTrigger__0__INTSTAT, CYREG_PRT2_INTSTAT
.set DistTrigger__0__MASK, 0x02
.set DistTrigger__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set DistTrigger__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set DistTrigger__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set DistTrigger__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set DistTrigger__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set DistTrigger__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set DistTrigger__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set DistTrigger__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set DistTrigger__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set DistTrigger__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set DistTrigger__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set DistTrigger__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set DistTrigger__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set DistTrigger__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set DistTrigger__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set DistTrigger__0__PC, CYREG_PRT2_PC
.set DistTrigger__0__PC2, CYREG_PRT2_PC2
.set DistTrigger__0__PORT, 2
.set DistTrigger__0__PS, CYREG_PRT2_PS
.set DistTrigger__0__SHIFT, 1
.set DistTrigger__DR, CYREG_PRT2_DR
.set DistTrigger__INTCFG, CYREG_PRT2_INTCFG
.set DistTrigger__INTSTAT, CYREG_PRT2_INTSTAT
.set DistTrigger__MASK, 0x02
.set DistTrigger__PA__CFG0, CYREG_UDB_PA2_CFG0
.set DistTrigger__PA__CFG1, CYREG_UDB_PA2_CFG1
.set DistTrigger__PA__CFG10, CYREG_UDB_PA2_CFG10
.set DistTrigger__PA__CFG11, CYREG_UDB_PA2_CFG11
.set DistTrigger__PA__CFG12, CYREG_UDB_PA2_CFG12
.set DistTrigger__PA__CFG13, CYREG_UDB_PA2_CFG13
.set DistTrigger__PA__CFG14, CYREG_UDB_PA2_CFG14
.set DistTrigger__PA__CFG2, CYREG_UDB_PA2_CFG2
.set DistTrigger__PA__CFG3, CYREG_UDB_PA2_CFG3
.set DistTrigger__PA__CFG4, CYREG_UDB_PA2_CFG4
.set DistTrigger__PA__CFG5, CYREG_UDB_PA2_CFG5
.set DistTrigger__PA__CFG6, CYREG_UDB_PA2_CFG6
.set DistTrigger__PA__CFG7, CYREG_UDB_PA2_CFG7
.set DistTrigger__PA__CFG8, CYREG_UDB_PA2_CFG8
.set DistTrigger__PA__CFG9, CYREG_UDB_PA2_CFG9
.set DistTrigger__PC, CYREG_PRT2_PC
.set DistTrigger__PC2, CYREG_PRT2_PC2
.set DistTrigger__PORT, 2
.set DistTrigger__PS, CYREG_PRT2_PS
.set DistTrigger__SHIFT, 1

/* timer_clock */
.set timer_clock__DIVIDER_MASK, 0x0000FFFF
.set timer_clock__ENABLE, CYREG_CLK_DIVIDER_C00
.set timer_clock__ENABLE_MASK, 0x80000000
.set timer_clock__MASK, 0x80000000
.set timer_clock__REGISTER, CYREG_CLK_DIVIDER_C00

/* DistTimerInt */
.set DistTimerInt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set DistTimerInt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set DistTimerInt__INTC_MASK, 0x01
.set DistTimerInt__INTC_NUMBER, 0
.set DistTimerInt__INTC_PRIOR_MASK, 0xC0
.set DistTimerInt__INTC_PRIOR_NUM, 3
.set DistTimerInt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set DistTimerInt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set DistTimerInt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MetronomeISR */
.set MetronomeISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set MetronomeISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set MetronomeISR__INTC_MASK, 0x04
.set MetronomeISR__INTC_NUMBER, 2
.set MetronomeISR__INTC_PRIOR_MASK, 0xC00000
.set MetronomeISR__INTC_PRIOR_NUM, 3
.set MetronomeISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set MetronomeISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set MetronomeISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MetronomeTimer_TimerUDB */
.set MetronomeTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set MetronomeTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set MetronomeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set MetronomeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set MetronomeTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set MetronomeTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set MetronomeTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set MetronomeTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set MetronomeTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set MetronomeTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_02
.set MetronomeTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set MetronomeTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set MetronomeTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02

/* metronome_clock */
.set metronome_clock__DIVIDER_MASK, 0x0000FFFF
.set metronome_clock__ENABLE, CYREG_CLK_DIVIDER_B01
.set metronome_clock__ENABLE_MASK, 0x80000000
.set metronome_clock__MASK, 0x80000000
.set metronome_clock__REGISTER, CYREG_CLK_DIVIDER_B01

/* DistInterruptPin */
.set DistInterruptPin__0__DM__MASK, 0x38
.set DistInterruptPin__0__DM__SHIFT, 3
.set DistInterruptPin__0__DR, CYREG_PRT0_DR
.set DistInterruptPin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DistInterruptPin__0__HSIOM_MASK, 0x000000F0
.set DistInterruptPin__0__HSIOM_SHIFT, 4
.set DistInterruptPin__0__INTCFG, CYREG_PRT0_INTCFG
.set DistInterruptPin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DistInterruptPin__0__MASK, 0x02
.set DistInterruptPin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DistInterruptPin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DistInterruptPin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DistInterruptPin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DistInterruptPin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DistInterruptPin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DistInterruptPin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DistInterruptPin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DistInterruptPin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DistInterruptPin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DistInterruptPin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DistInterruptPin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DistInterruptPin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DistInterruptPin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DistInterruptPin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DistInterruptPin__0__PC, CYREG_PRT0_PC
.set DistInterruptPin__0__PC2, CYREG_PRT0_PC2
.set DistInterruptPin__0__PORT, 0
.set DistInterruptPin__0__PS, CYREG_PRT0_PS
.set DistInterruptPin__0__SHIFT, 1
.set DistInterruptPin__DR, CYREG_PRT0_DR
.set DistInterruptPin__INTCFG, CYREG_PRT0_INTCFG
.set DistInterruptPin__INTSTAT, CYREG_PRT0_INTSTAT
.set DistInterruptPin__MASK, 0x02
.set DistInterruptPin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DistInterruptPin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DistInterruptPin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DistInterruptPin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DistInterruptPin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DistInterruptPin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DistInterruptPin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DistInterruptPin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DistInterruptPin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DistInterruptPin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DistInterruptPin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DistInterruptPin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DistInterruptPin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DistInterruptPin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DistInterruptPin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DistInterruptPin__PC, CYREG_PRT0_PC
.set DistInterruptPin__PC2, CYREG_PRT0_PC2
.set DistInterruptPin__PORT, 0
.set DistInterruptPin__PS, CYREG_PRT0_PS
.set DistInterruptPin__SHIFT, 1

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
