

================================================================
== Vivado HLS Report for 'ntt_1'
================================================================
* Date:           Tue Apr  4 22:25:42 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 31.143 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |        ?|        ?|         4|          -|          -|     ?|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      8|       0|     499|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     131|    -|
|Register         |        -|      -|     385|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      8|     385|     630|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |zetas_U  |ntt_zetas  |        1|  0|   0|    0|   256|   23|     1|         5888|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |           |        1|  0|   0|    0|   256|   23|     1|         5888|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln19_fu_284_p2   |     *    |      2|  0|  21|          24|          32|
    |mul_ln58_fu_261_p2   |     *    |      2|  0|  21|          23|          32|
    |t_fu_274_p2          |     *    |      4|  0|  21|          26|          32|
    |add_ln19_fu_294_p2   |     +    |      0|  0|  63|          56|          56|
    |add_ln55_fu_249_p2   |     +    |      0|  0|  38|          31|          31|
    |add_ln57_fu_184_p2   |     +    |      0|  0|  38|          31|          31|
    |add_ln58_fu_228_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln60_fu_321_p2   |     +    |      0|  0|  39|          32|          32|
    |j_1_fu_243_p2        |     +    |      0|  0|  39|           1|          32|
    |k_fu_159_p2          |     +    |      0|  0|  39|           1|          32|
    |sub_ln59_fu_314_p2   |     -    |      0|  0|  39|          32|          32|
    |empty_50_fu_193_p2   |   icmp   |      0|  0|  18|          31|          31|
    |icmp_ln54_fu_130_p2  |   icmp   |      0|  0|  18|          29|           1|
    |icmp_ln55_fu_150_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln57_fu_223_p2  |   icmp   |      0|  0|  18|          32|          32|
    |start_fu_207_p3      |  select  |      0|  0|  30|           1|          30|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      8|  0| 499|         405|         469|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |a_address0    |  21|          4|    8|         32|
    |a_address1    |  15|          3|    8|         24|
    |a_d0          |  15|          3|   32|         96|
    |ap_NS_fsm     |  44|          9|    1|          9|
    |j_0_reg_108   |   9|          2|   32|         64|
    |j_reg_96      |   9|          2|   31|         62|
    |k_2_fu_42     |   9|          2|   32|         64|
    |len_0_reg_84  |   9|          2|    8|         16|
    +--------------+----+-----------+-----+-----------+
    |Total         | 131|         27|  152|        367|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |a_addr_14_reg_394    |   8|   0|    8|          0|
    |a_addr_reg_389       |   8|   0|    8|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |j_0_reg_108          |  32|   0|   32|          0|
    |j_1_reg_400          |  32|   0|   32|          0|
    |j_reg_96             |  31|   0|   31|          0|
    |k_2_fu_42            |  32|   0|   32|          0|
    |k_reg_356            |  32|   0|   32|          0|
    |len_0_reg_84         |   8|   0|   29|         21|
    |sext_ln57_reg_381    |  54|   0|   54|          0|
    |t_7_reg_410          |  32|   0|   32|          0|
    |zext_ln54_1_reg_339  |   8|   0|   31|         23|
    |zext_ln54_reg_334    |   8|   0|   32|         24|
    |zext_ln55_1_reg_376  |  30|   0|   31|          1|
    |zext_ln55_reg_348    |  31|   0|   32|          1|
    |zext_ln57_reg_371    |  31|   0|   32|          1|
    +---------------------+----+----+-----+-----------+
    |Total                | 385|   0|  456|         71|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     ntt.1    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     ntt.1    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     ntt.1    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     ntt.1    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     ntt.1    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     ntt.1    | return value |
|a_address0  | out |    8|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_we0       | out |    1|  ap_memory |       a      |     array    |
|a_d0        | out |   32|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|a_address1  | out |    8|  ap_memory |       a      |     array    |
|a_ce1       | out |    1|  ap_memory |       a      |     array    |
|a_q1        |  in |   32|  ap_memory |       a      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k_2 = alloca i32"   --->   Operation 9 'alloca' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "store i32 0, i32* %k_2" [ntt.c:54]   --->   Operation 10 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "br label %1" [ntt.c:54]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%len_0 = phi i29 [ 128, %0 ], [ %zext_ln54_2, %6 ]" [ntt.c:54]   --->   Operation 12 'phi' 'len_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i29 %len_0 to i32" [ntt.c:54]   --->   Operation 13 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i29 %len_0 to i31" [ntt.c:54]   --->   Operation 14 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.08ns)   --->   "%icmp_ln54 = icmp eq i29 %len_0, 0" [ntt.c:54]   --->   Operation 15 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %7, label %.preheader.preheader" [ntt.c:54]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "br label %.preheader" [ntt.c:55]   --->   Operation 18 'br' <Predicate = (!icmp_ln54)> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [ntt.c:64]   --->   Operation 19 'ret' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i31 [ %add_ln55, %5 ], [ 0, %.preheader.preheader ]" [ntt.c:55]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %j to i32" [ntt.c:55]   --->   Operation 21 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i23 @_ssdm_op_PartSelect.i23.i31.i32.i32(i31 %j, i32 8, i32 30)" [ntt.c:55]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.03ns)   --->   "%icmp_ln55 = icmp eq i23 %tmp, 0" [ntt.c:55]   --->   Operation 23 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %2, label %6" [ntt.c:55]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%k_2_load = load i32* %k_2" [ntt.c:56]   --->   Operation 25 'load' 'k_2_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.18ns)   --->   "%k = add i32 1, %k_2_load" [ntt.c:56]   --->   Operation 26 'add' 'k' <Predicate = (icmp_ln55)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i32 %k to i64" [ntt.c:56]   --->   Operation 27 'zext' 'zext_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %zext_ln56" [ntt.c:56]   --->   Operation 28 'getelementptr' 'zetas_addr' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.77ns)   --->   "%zeta = load i23* %zetas_addr, align 4" [ntt.c:56]   --->   Operation 29 'load' 'zeta' <Predicate = (icmp_ln55)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6 = call i28 @_ssdm_op_PartSelect.i28.i29.i32.i32(i29 %len_0, i32 1, i32 28)" [ntt.c:54]   --->   Operation 30 'partselect' 'tmp_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i28 %tmp_6 to i29" [ntt.c:54]   --->   Operation 31 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [ntt.c:54]   --->   Operation 32 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.01>
ST_4 : Operation 33 [1/2] (2.77ns)   --->   "%zeta = load i23* %zetas_addr, align 4" [ntt.c:56]   --->   Operation 33 'load' 'zeta' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 34 [1/1] (2.15ns)   --->   "%add_ln57 = add i31 %zext_ln54_1, %j" [ntt.c:57]   --->   Operation 34 'add' 'add_ln57' <Predicate = true> <Delay = 2.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i31 %add_ln57 to i32" [ntt.c:57]   --->   Operation 35 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.10ns)   --->   "%empty_50 = icmp ugt i31 %j, %add_ln57" [ntt.c:55]   --->   Operation 36 'icmp' 'empty_50' <Predicate = true> <Delay = 2.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i31 %j to i30" [ntt.c:55]   --->   Operation 37 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %add_ln57 to i30" [ntt.c:55]   --->   Operation 38 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.75ns)   --->   "%start = select i1 %empty_50, i30 %trunc_ln55, i30 %trunc_ln55_1" [ntt.c:55]   --->   Operation 39 'select' 'start' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i30 %start to i31" [ntt.c:55]   --->   Operation 40 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i23 %zeta to i54" [ntt.c:57]   --->   Operation 41 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.35ns)   --->   "br label %3" [ntt.c:57]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 4.95>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %zext_ln55, %2 ], [ %j_1, %4 ]"   --->   Operation 43 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.11ns)   --->   "%icmp_ln57 = icmp ult i32 %j_0, %zext_ln57" [ntt.c:57]   --->   Operation 44 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %4, label %5" [ntt.c:57]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.18ns)   --->   "%add_ln58 = add i32 %zext_ln54, %j_0" [ntt.c:58]   --->   Operation 46 'add' 'add_ln58' <Predicate = (icmp_ln57)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %add_ln58 to i64" [ntt.c:58]   --->   Operation 47 'zext' 'zext_ln58' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [256 x i32]* %a, i64 0, i64 %zext_ln58" [ntt.c:58]   --->   Operation 48 'getelementptr' 'a_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (2.77ns)   --->   "%a_load = load i32* %a_addr, align 4" [ntt.c:58]   --->   Operation 49 'load' 'a_load' <Predicate = (icmp_ln57)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %j_0 to i64" [ntt.c:59]   --->   Operation 50 'zext' 'zext_ln59' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [256 x i32]* %a, i64 0, i64 %zext_ln59" [ntt.c:59]   --->   Operation 51 'getelementptr' 'a_addr_14' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.77ns)   --->   "%a_load_15 = load i32* %a_addr_14, align 4" [ntt.c:59]   --->   Operation 52 'load' 'a_load_15' <Predicate = (icmp_ln57)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 53 [1/1] (2.18ns)   --->   "%j_1 = add i32 1, %j_0" [ntt.c:57]   --->   Operation 53 'add' 'j_1' <Predicate = (icmp_ln57)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (2.13ns)   --->   "%add_ln55 = add i31 %zext_ln54_1, %zext_ln55_1" [ntt.c:55]   --->   Operation 54 'add' 'add_ln55' <Predicate = (!icmp_ln57)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.35ns)   --->   "store i32 %k, i32* %k_2" [ntt.c:55]   --->   Operation 55 'store' <Predicate = (!icmp_ln57)> <Delay = 1.35>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader" [ntt.c:55]   --->   Operation 56 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 31.1>
ST_6 : Operation 57 [1/2] (2.77ns)   --->   "%a_load = load i32* %a_addr, align 4" [ntt.c:58]   --->   Operation 57 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %a_load to i54" [ntt.c:58]   --->   Operation 58 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (6.88ns)   --->   "%mul_ln58 = mul i54 %sext_ln57, %sext_ln58" [ntt.c:58]   --->   Operation 59 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i54 %mul_ln58 to i56" [ntt.c:58]   --->   Operation 60 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i54 %mul_ln58 to i32" [reduce.c:18->ntt.c:58]   --->   Operation 61 'trunc' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (6.88ns)   --->   "%t = mul nsw i32 58728449, %trunc_ln18_2" [reduce.c:18->ntt.c:58]   --->   Operation 62 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t to i55" [reduce.c:19->ntt.c:58]   --->   Operation 63 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->ntt.c:58]   --->   Operation 64 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i55 %mul_ln19 to i56" [reduce.c:19->ntt.c:58]   --->   Operation 65 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln58_1, %sext_ln19_5" [reduce.c:19->ntt.c:58]   --->   Operation 66 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19, i32 32, i32 55)" [reduce.c:19->ntt.c:58]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%t_7 = sext i24 %trunc_ln to i32" [reduce.c:19->ntt.c:58]   --->   Operation 68 'sext' 't_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (2.77ns)   --->   "%a_load_15 = load i32* %a_addr_14, align 4" [ntt.c:59]   --->   Operation 69 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 70 [1/1] (2.18ns)   --->   "%sub_ln59 = sub nsw i32 %a_load_15, %t_7" [ntt.c:59]   --->   Operation 70 'sub' 'sub_ln59' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (2.77ns)   --->   "store i32 %sub_ln59, i32* %a_addr, align 4" [ntt.c:59]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 72 [2/2] (2.77ns)   --->   "%a_load_16 = load i32* %a_addr_14, align 4" [ntt.c:60]   --->   Operation 72 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 7.72>
ST_8 : Operation 73 [1/2] (2.77ns)   --->   "%a_load_16 = load i32* %a_addr_14, align 4" [ntt.c:60]   --->   Operation 73 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 74 [1/1] (2.18ns)   --->   "%add_ln60 = add nsw i32 %t_7, %a_load_16" [ntt.c:60]   --->   Operation 74 'add' 'add_ln60' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (2.77ns)   --->   "store i32 %add_ln60, i32* %a_addr_14, align 4" [ntt.c:60]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br label %3" [ntt.c:57]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_2          (alloca           ) [ 011111111]
store_ln54   (store            ) [ 000000000]
br_ln54      (br               ) [ 011111111]
len_0        (phi              ) [ 001111111]
zext_ln54    (zext             ) [ 000111111]
zext_ln54_1  (zext             ) [ 000111111]
icmp_ln54    (icmp             ) [ 001111111]
empty        (speclooptripcount) [ 000000000]
br_ln54      (br               ) [ 000000000]
br_ln55      (br               ) [ 001111111]
ret_ln64     (ret              ) [ 000000000]
j            (phi              ) [ 000110000]
zext_ln55    (zext             ) [ 000011111]
tmp          (partselect       ) [ 000000000]
icmp_ln55    (icmp             ) [ 001111111]
br_ln55      (br               ) [ 000000000]
k_2_load     (load             ) [ 000000000]
k            (add              ) [ 000011111]
zext_ln56    (zext             ) [ 000000000]
zetas_addr   (getelementptr    ) [ 000010000]
tmp_6        (partselect       ) [ 000000000]
zext_ln54_2  (zext             ) [ 011111111]
br_ln54      (br               ) [ 011111111]
zeta         (load             ) [ 000000000]
add_ln57     (add              ) [ 000000000]
zext_ln57    (zext             ) [ 000001111]
empty_50     (icmp             ) [ 000000000]
trunc_ln55   (trunc            ) [ 000000000]
trunc_ln55_1 (trunc            ) [ 000000000]
start        (select           ) [ 000000000]
zext_ln55_1  (zext             ) [ 000001111]
sext_ln57    (sext             ) [ 000001111]
br_ln57      (br               ) [ 001111111]
j_0          (phi              ) [ 000001000]
icmp_ln57    (icmp             ) [ 001111111]
br_ln57      (br               ) [ 000000000]
add_ln58     (add              ) [ 000000000]
zext_ln58    (zext             ) [ 000000000]
a_addr       (getelementptr    ) [ 000000100]
zext_ln59    (zext             ) [ 000000000]
a_addr_14    (getelementptr    ) [ 000000111]
j_1          (add              ) [ 001111111]
add_ln55     (add              ) [ 001111111]
store_ln55   (store            ) [ 000000000]
br_ln55      (br               ) [ 001111111]
a_load       (load             ) [ 000000000]
sext_ln58    (sext             ) [ 000000000]
mul_ln58     (mul              ) [ 000000000]
sext_ln58_1  (sext             ) [ 000000000]
trunc_ln18_2 (trunc            ) [ 000000000]
t            (mul              ) [ 000000000]
sext_ln19    (sext             ) [ 000000000]
mul_ln19     (mul              ) [ 000000000]
sext_ln19_5  (sext             ) [ 000000000]
add_ln19     (add              ) [ 000000000]
trunc_ln     (partselect       ) [ 000000000]
t_7          (sext             ) [ 000000011]
a_load_15    (load             ) [ 000000000]
sub_ln59     (sub              ) [ 000000000]
store_ln59   (store            ) [ 000000000]
a_load_16    (load             ) [ 000000000]
add_ln60     (add              ) [ 000000000]
store_ln60   (store            ) [ 000000000]
br_ln57      (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zetas">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="k_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="zetas_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="23" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="zetas_addr/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zeta/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="a_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="32" slack="0"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
<pin id="82" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_load/5 a_load_15/5 store_ln59/6 a_load_16/7 store_ln60/8 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a_addr_14_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_14/5 "/>
</bind>
</comp>

<comp id="84" class="1005" name="len_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="29" slack="1"/>
<pin id="86" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="len_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="len_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="28" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="len_0/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="j_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="1"/>
<pin id="98" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="j_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="2"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln54_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln54_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="29" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln54_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="29" slack="0"/>
<pin id="128" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln54_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="29" slack="0"/>
<pin id="132" dir="0" index="1" bw="29" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln55_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="23" slack="0"/>
<pin id="142" dir="0" index="1" bw="31" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln55_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="23" slack="0"/>
<pin id="152" dir="0" index="1" bw="23" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_2_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2_load/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="k_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln56_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="28" slack="0"/>
<pin id="172" dir="0" index="1" bw="29" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln54_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="28" slack="0"/>
<pin id="182" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln57_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="29" slack="2"/>
<pin id="186" dir="0" index="1" bw="31" slack="1"/>
<pin id="187" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln57_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="empty_50_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="1"/>
<pin id="195" dir="0" index="1" bw="31" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_50/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln55_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="1"/>
<pin id="201" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln55_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="start_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="30" slack="0"/>
<pin id="210" dir="0" index="2" bw="30" slack="0"/>
<pin id="211" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="start/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln55_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="30" slack="0"/>
<pin id="217" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln57_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="23" slack="0"/>
<pin id="221" dir="1" index="1" bw="54" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln57_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln58_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="29" slack="3"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln58_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln59_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="j_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln55_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="29" slack="3"/>
<pin id="251" dir="0" index="1" bw="30" slack="1"/>
<pin id="252" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln55_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2"/>
<pin id="255" dir="0" index="1" bw="32" slack="4"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln58_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mul_ln58_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="23" slack="2"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln58_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="54" slack="0"/>
<pin id="268" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln18_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="54" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_2/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="t_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="27" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln19_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln19_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln19_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="55" slack="0"/>
<pin id="292" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_5/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln19_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="54" slack="0"/>
<pin id="296" dir="0" index="1" bw="55" slack="0"/>
<pin id="297" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="24" slack="0"/>
<pin id="302" dir="0" index="1" bw="56" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="0" index="3" bw="7" slack="0"/>
<pin id="305" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="t_7_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="24" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_7/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln59_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln60_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="24" slack="2"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/8 "/>
</bind>
</comp>

<comp id="327" class="1005" name="k_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="zext_ln54_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="3"/>
<pin id="336" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="339" class="1005" name="zext_ln54_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="2"/>
<pin id="341" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln54_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="zext_ln55_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2"/>
<pin id="350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="356" class="1005" name="k_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="2"/>
<pin id="358" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="361" class="1005" name="zetas_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zetas_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="zext_ln54_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="29" slack="1"/>
<pin id="368" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="zext_ln57_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="376" class="1005" name="zext_ln55_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="1"/>
<pin id="378" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="sext_ln57_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="54" slack="2"/>
<pin id="383" dir="1" index="1" bw="54" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln57 "/>
</bind>
</comp>

<comp id="389" class="1005" name="a_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="a_addr_14_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_14 "/>
</bind>
</comp>

<comp id="400" class="1005" name="j_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_ln55_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="1"/>
<pin id="407" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="410" class="1005" name="t_7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="26" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="88" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="88" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="88" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="100" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="100" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="84" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="96" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="96" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="184" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="96" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="184" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="193" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="199" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="53" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="111" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="111" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="241"><net_src comp="111" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="111" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="260"><net_src comp="66" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="261" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="266" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="66" pin="7"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="325"><net_src comp="66" pin="7"/><net_sink comp="321" pin=1"/></net>

<net id="326"><net_src comp="321" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="330"><net_src comp="42" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="337"><net_src comp="122" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="342"><net_src comp="126" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="351"><net_src comp="136" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="359"><net_src comp="159" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="364"><net_src comp="46" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="369"><net_src comp="180" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="374"><net_src comp="189" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="379"><net_src comp="215" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="384"><net_src comp="219" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="392"><net_src comp="59" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="397"><net_src comp="72" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="403"><net_src comp="243" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="408"><net_src comp="249" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="413"><net_src comp="310" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {6 8 }
	Port: zetas | {}
 - Input state : 
	Port: ntt.1 : a | {5 6 7 8 }
	Port: ntt.1 : zetas | {3 4 }
  - Chain level:
	State 1
		store_ln54 : 1
	State 2
		zext_ln54 : 1
		zext_ln54_1 : 1
		icmp_ln54 : 1
		br_ln54 : 2
	State 3
		zext_ln55 : 1
		tmp : 1
		icmp_ln55 : 2
		br_ln55 : 3
		k : 1
		zext_ln56 : 2
		zetas_addr : 3
		zeta : 4
		zext_ln54_2 : 1
	State 4
		zext_ln57 : 1
		empty_50 : 1
		trunc_ln55_1 : 1
		start : 2
		zext_ln55_1 : 3
		sext_ln57 : 1
	State 5
		icmp_ln57 : 1
		br_ln57 : 2
		add_ln58 : 1
		zext_ln58 : 2
		a_addr : 3
		a_load : 4
		zext_ln59 : 1
		a_addr_14 : 2
		a_load_15 : 3
		j_1 : 1
	State 6
		sext_ln58 : 1
		mul_ln58 : 2
		sext_ln58_1 : 3
		trunc_ln18_2 : 3
		t : 4
		sext_ln19 : 5
		mul_ln19 : 6
		sext_ln19_5 : 7
		add_ln19 : 8
		trunc_ln : 9
		t_7 : 10
		sub_ln59 : 11
		store_ln59 : 12
	State 7
	State 8
		add_ln60 : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       k_fu_159      |    0    |    0    |    39   |
|          |   add_ln57_fu_184   |    0    |    0    |    38   |
|          |   add_ln58_fu_228   |    0    |    0    |    39   |
|    add   |      j_1_fu_243     |    0    |    0    |    39   |
|          |   add_ln55_fu_249   |    0    |    0    |    37   |
|          |   add_ln19_fu_294   |    0    |    0    |    62   |
|          |   add_ln60_fu_321   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln54_fu_130  |    0    |    0    |    18   |
|   icmp   |   icmp_ln55_fu_150  |    0    |    0    |    18   |
|          |   empty_50_fu_193   |    0    |    0    |    18   |
|          |   icmp_ln57_fu_223  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   mul_ln58_fu_261   |    2    |    0    |    21   |
|    mul   |       t_fu_274      |    4    |    0    |    21   |
|          |   mul_ln19_fu_284   |    2    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln59_fu_314   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|  select  |     start_fu_207    |    0    |    0    |    30   |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln54_fu_122  |    0    |    0    |    0    |
|          |  zext_ln54_1_fu_126 |    0    |    0    |    0    |
|          |   zext_ln55_fu_136  |    0    |    0    |    0    |
|          |   zext_ln56_fu_165  |    0    |    0    |    0    |
|   zext   |  zext_ln54_2_fu_180 |    0    |    0    |    0    |
|          |   zext_ln57_fu_189  |    0    |    0    |    0    |
|          |  zext_ln55_1_fu_215 |    0    |    0    |    0    |
|          |   zext_ln58_fu_233  |    0    |    0    |    0    |
|          |   zext_ln59_fu_238  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_140     |    0    |    0    |    0    |
|partselect|     tmp_6_fu_170    |    0    |    0    |    0    |
|          |   trunc_ln_fu_300   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln55_fu_199  |    0    |    0    |    0    |
|   trunc  | trunc_ln55_1_fu_203 |    0    |    0    |    0    |
|          | trunc_ln18_2_fu_270 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln57_fu_219  |    0    |    0    |    0    |
|          |   sext_ln58_fu_257  |    0    |    0    |    0    |
|   sext   |  sext_ln58_1_fu_266 |    0    |    0    |    0    |
|          |   sext_ln19_fu_280  |    0    |    0    |    0    |
|          |  sext_ln19_5_fu_290 |    0    |    0    |    0    |
|          |      t_7_fu_310     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |    0    |   497   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| a_addr_14_reg_394 |    8   |
|   a_addr_reg_389  |    8   |
|  add_ln55_reg_405 |   31   |
|    j_0_reg_108    |   32   |
|    j_1_reg_400    |   32   |
|      j_reg_96     |   31   |
|    k_2_reg_327    |   32   |
|     k_reg_356     |   32   |
|    len_0_reg_84   |   29   |
| sext_ln57_reg_381 |   54   |
|    t_7_reg_410    |   32   |
| zetas_addr_reg_361|    8   |
|zext_ln54_1_reg_339|   31   |
|zext_ln54_2_reg_366|   29   |
| zext_ln54_reg_334 |   32   |
|zext_ln55_1_reg_376|   31   |
| zext_ln55_reg_348 |   32   |
| zext_ln57_reg_371 |   32   |
+-------------------+--------+
|       Total       |   516  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_66 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_66 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_66 |  p2  |   2  |   0  |    0   ||    9    |
|   len_0_reg_84   |  p0  |   2  |  29  |   58   ||    9    |
|     j_reg_96     |  p0  |   2  |  31  |   62   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   224  || 8.20175 ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   497  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   60   |
|  Register |    -   |    -   |   516  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   516  |   557  |
+-----------+--------+--------+--------+--------+
