$date
	Tue Jul 30 06:33:07 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_LATCH $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 4 # t_in [3:0] $end
$scope module T1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( E $end
$var wire 1 ) clear $end
$var wire 1 * data $end
$var wire 1 + enable $end
$var wire 1 , preset $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
1(
1'
1&
1%
1$
b0 #
x"
x!
$end
#1
0"
1!
0%
1)
b1 #
#2
0!
1"
0$
1%
1,
0)
b10 #
#3
1!
0%
1)
b11 #
#4
0"
0'
1$
1%
1+
0,
0)
b100 #
#5
0%
1)
b101 #
#6
1"
0$
1%
1,
0)
b110 #
#7
0%
1)
b111 #
#8
0!
0(
1'
1$
1%
1*
0+
0,
0)
b1000 #
#9
0"
1!
0%
1)
b1001 #
#10
0!
1"
0$
1%
1,
0)
b1010 #
#11
1!
0%
1)
b1011 #
#12
0!
0&
1$
1%
1+
0,
0)
b1100 #
#13
1!
0%
1)
b1101 #
#14
0!
0$
1%
1,
0)
b1110 #
#15
1!
0%
1)
b1111 #
#16
0!
1(
1&
1$
1%
0*
0+
0,
0)
b0 #
