-- generated by newgenasym Thu Mar 15 10:44:37 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1469tk025\ is
    port (    
	ALARM:     INOUT  STD_LOGIC;    
	CAPLP:     INOUT  STD_LOGIC;    
	CAPWD:     INOUT  STD_LOGIC;    
	COMPARE:   INOUT  STD_LOGIC;    
	CONTROL:   INOUT  STD_LOGIC;    
	GATE:      INOUT  STD_LOGIC;    
	IPWOFF:    INOUT  STD_LOGIC;    
	\sens-\:   INOUT  STD_LOGIC;    
	VCC:       IN     STD_LOGIC;    
	VDD:       IN     STD_LOGIC;    
	WDEN:      INOUT  STD_LOGIC;    
	WDI:       INOUT  STD_LOGIC;    
	WDST:      INOUT  STD_LOGIC);
end \1469tk025\;
