// Seed: 1311479140
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire _id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_4 : 1] id_8;
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_7
  );
  logic id_10 = 1, id_11;
  assign id_9[-1] = id_1;
endmodule
