#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Jan 26 15:30:11 2018
# Process ID: 10848
# Current directory: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_onsemi_python_cam_0_0_synth_1
# Command line: vivado.exe -log fmchc_python1300c_onsemi_python_cam_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fmchc_python1300c_onsemi_python_cam_0_0.tcl
# Log file: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_onsemi_python_cam_0_0_synth_1/fmchc_python1300c_onsemi_python_cam_0_0.vds
# Journal file: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_onsemi_python_cam_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
ERROR: [Common 17-354] Could not open 'C' for writing.
ERROR: [Common 17-356] Failed to install all user apps.
source fmchc_python1300c_onsemi_python_cam_0_0.tcl -notrace
Command: synth_design -top fmchc_python1300c_onsemi_python_cam_0_0 -part xc7z030sbg485-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 352.027 ; gain = 141.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fmchc_python1300c_onsemi_python_cam_0_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_onsemi_python_cam_0_0/synth/fmchc_python1300c_onsemi_python_cam_0_0.vhd:107]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1.vhd:69' bound to instance 'U0' of component 'onsemi_vita_cam_v3_1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_onsemi_python_cam_0_0/synth/fmchc_python1300c_onsemi_python_cam_0_0.vhd:216]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_v3_1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1.vhd:152]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_BLC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MONITOR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_BLC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MONITOR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1_S00_AXI' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:192' bound to instance 'onsemi_vita_cam_v3_1_S00_AXI_inst' of component 'onsemi_vita_cam_v3_1_S00_AXI' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1.vhd:231]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_v3_1_S00_AXI' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:311]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_BLC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MONITOR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'slv_reg3_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg14_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg15_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg16_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg17_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg18_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg19_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg20_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg21_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg22_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg29_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg48_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg49_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg50_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
WARNING: [Synth 8-614] signal 'slv_reg51_r1' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1383]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7series - type: string 
INFO: [Synth 8-113] binding component instance 'vita_clk_div4_l' to cell 'BUFR' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:2001]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_BLC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MONITOR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'onsemi_vita_cam_core' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:113' bound to instance 'onsemi_vita_cam_core_inst' of component 'onsemi_vita_cam_core' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:2017]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_core' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:235]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_BLC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MONITOR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter NROF_CONN bound to: 5 - type: integer 
	Parameter NROF_CONTR_CONN bound to: 5 - type: integer 
	Parameter NROF_CLOCKCOMP bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter CLKSPEED bound to: 62 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter NROF_DELAYCTRLS bound to: 1 - type: integer 
	Parameter IDELAYCLK_MULT bound to: 3 - type: integer 
	Parameter IDELAYCLK_DIV bound to: 1 - type: integer 
	Parameter GENIDELAYCLK bound to: 0 - type: bool 
	Parameter USE_OUTPLL bound to: 0 - type: bool 
	Parameter USE_INPLL bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_IN bound to: 1 - type: bool 
	Parameter USE_LS_EXT_CLK_IN bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_IN bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_IN bound to: 0 - type: bool 
	Parameter USE_HS_REGIONAL_CLK bound to: 1 - type: bool 
	Parameter USE_LS_REGIONAL_CLK bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_LS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_OUT bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DATAPATH bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'iserdes_interface' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:53' bound to instance 'vita_iserdes' of component 'iserdes_interface' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:951]
INFO: [Synth 8-638] synthesizing module 'iserdes_interface' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:180]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter NROF_CONN bound to: 5 - type: integer 
	Parameter NROF_CONTR_CONN bound to: 5 - type: integer 
	Parameter NROF_CLOCKCOMP bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter CLKSPEED bound to: 62 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter NROF_DELAYCTRLS bound to: 1 - type: integer 
	Parameter IDELAYCLK_MULT bound to: 3 - type: integer 
	Parameter IDELAYCLK_DIV bound to: 1 - type: integer 
	Parameter GENIDELAYCLK bound to: 0 - type: bool 
	Parameter USE_OUTPLL bound to: 0 - type: bool 
	Parameter USE_INPLL bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_IN bound to: 1 - type: bool 
	Parameter USE_LS_EXT_CLK_IN bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_IN bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_IN bound to: 0 - type: bool 
	Parameter USE_HS_REGIONAL_CLK bound to: 1 - type: bool 
	Parameter USE_LS_REGIONAL_CLK bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_LS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_OUT bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DATAPATH bound to: 1 - type: bool 
	Parameter NROF_DELAYCTRLS bound to: 1 - type: integer 
	Parameter IDELAYCLK_MULT bound to: 3 - type: integer 
	Parameter IDELAYCLK_DIV bound to: 1 - type: integer 
	Parameter GENIDELAYCLK bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'iserdes_idelayctrl' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_idelayctrl.vhd:42' bound to instance 'serdesidelayrefclk' of component 'iserdes_idelayctrl' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:445]
INFO: [Synth 8-638] synthesizing module 'iserdes_idelayctrl' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_idelayctrl.vhd:57]
	Parameter NROF_DELAYCTRLS bound to: 1 - type: integer 
	Parameter IDELAYCLK_MULT bound to: 3 - type: integer 
	Parameter IDELAYCLK_DIV bound to: 1 - type: integer 
	Parameter GENIDELAYCLK bound to: 0 - type: bool 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'u_idelayctrl' to cell 'IDELAYCTRL' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_idelayctrl.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'iserdes_idelayctrl' (1#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_idelayctrl.vhd:57]
	Parameter NROF_CONN bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'iserdes_compare' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_compare.vhd:46' bound to instance 'co' of component 'iserdes_compare' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:462]
INFO: [Synth 8-638] synthesizing module 'iserdes_compare' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_compare.vhd:69]
	Parameter NROF_CONN bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_compare.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'iserdes_compare' (2#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_compare.vhd:69]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter CLKSPEED bound to: 62 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_OUTPLL bound to: 0 - type: bool 
	Parameter USE_INPLL bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_IN bound to: 1 - type: bool 
	Parameter USE_LS_EXT_CLK_IN bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_IN bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_IN bound to: 0 - type: bool 
	Parameter USE_HS_REGIONAL_CLK bound to: 1 - type: bool 
	Parameter USE_LS_REGIONAL_CLK bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_LS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_OUT bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_OUT bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'iserdes_clocks' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:56' bound to instance 'ic' of component 'iserdes_clocks' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:483]
INFO: [Synth 8-638] synthesizing module 'iserdes_clocks' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:148]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter CLKSPEED bound to: 62 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_INPLL bound to: 0 - type: bool 
	Parameter USE_OUTPLL bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_IN bound to: 1 - type: bool 
	Parameter USE_LS_EXT_CLK_IN bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_IN bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_IN bound to: 0 - type: bool 
	Parameter USE_HS_REGIONAL_CLK bound to: 1 - type: bool 
	Parameter USE_LS_REGIONAL_CLK bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_LS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_OUT bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_OUT bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:405]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:406]
INFO: [Synth 8-113] binding component instance 'LSoutput_BUFGMUX_inst' to cell 'BUFGMUX_CTRL' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:699]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:1043]
INFO: [Synth 8-113] binding component instance 'BUFIO_regional_hs_clk_in' to cell 'BUFIO' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:1070]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7series - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_regional_hs_clk_in' to cell 'BUFR' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:1204]
INFO: [Synth 8-256] done synthesizing module 'iserdes_clocks' (3#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_clocks.vhd:148]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-638] synthesizing module 'iserdes_datadeser' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:126]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-5640] Port 'bit_width' is missing in component declaration [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:128]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'iserdes_control' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_control.vhd:59' bound to instance 'cb' of component 'iserdes_control' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:381]
INFO: [Synth 8-638] synthesizing module 'iserdes_control' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_control.vhd:118]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_control.vhd:307]
INFO: [Synth 8-226] default block is never used [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_control.vhd:414]
WARNING: [Synth 8-3919] null assignment ignored [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_control.vhd:426]
WARNING: [Synth 8-3919] null assignment ignored [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_control.vhd:427]
WARNING: [Synth 8-3919] null assignment ignored [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_control.vhd:428]
INFO: [Synth 8-256] done synthesizing module 'iserdes_control' (4#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_control.vhd:118]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_CONN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'iserdes_sync' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_sync.vhd:46' bound to instance 'ss' of component 'iserdes_sync' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:436]
INFO: [Synth 8-638] synthesizing module 'iserdes_sync' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_sync.vhd:103]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_CONN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iserdes_sync' (5#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_sync.vhd:103]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_CONN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'iserdes_mux' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_mux.vhd:56' bound to instance 'im' of component 'iserdes_mux' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:490]
INFO: [Synth 8-638] synthesizing module 'iserdes_mux' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_mux.vhd:96]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_CONN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iserdes_mux' (6#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_mux.vhd:96]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_core' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:93' bound to instance 'ic' of component 'iserdes_core' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:535]
INFO: [Synth 8-638] synthesizing module 'iserdes_core' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:149]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:226]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:322]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Master_iserdes' to cell 'ISERDESE2' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:462]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Slave_iserdes' to cell 'ISERDESE2' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:687]
	Parameter ALMOST_EMPTY_OFFSET bound to: 12'b000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 12'b000010000000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-113] binding component instance 'FIFO18_inst' to cell 'FIFO18' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:781]
INFO: [Synth 8-256] done synthesizing module 'iserdes_core' (7#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_core.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'iserdes_datadeser' (8#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:126]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:547]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:547]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:547]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'iserdes_interface' (9#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_interface.vhd:180]
	Parameter NROF_CONN bound to: 5 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
	Parameter C_INCLUDE_MONITOR bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncchanneldecoder' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/syncchanneldecoder.vhd:54' bound to instance 'vita_syncchanneldecoder' of component 'syncchanneldecoder' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'syncchanneldecoder' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/syncchanneldecoder.vhd:146]
	Parameter NROF_CONN bound to: 5 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
	Parameter C_INCLUDE_MONITOR bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/syncchanneldecoder.vhd:692]
WARNING: [Synth 8-3848] Net Monitor0HighCnt in module/entity syncchanneldecoder does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/syncchanneldecoder.vhd:136]
WARNING: [Synth 8-3848] Net Monitor0LowCnt in module/entity syncchanneldecoder does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/syncchanneldecoder.vhd:137]
WARNING: [Synth 8-3848] Net Monitor1HighCnt in module/entity syncchanneldecoder does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/syncchanneldecoder.vhd:138]
WARNING: [Synth 8-3848] Net Monitor1LowCnt in module/entity syncchanneldecoder does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/syncchanneldecoder.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'syncchanneldecoder' (10#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/syncchanneldecoder.vhd:146]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
INFO: [Synth 8-3491] module 'crc_checker' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:55' bound to instance 'vita_crc_checker' of component 'crc_checker' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1156]
INFO: [Synth 8-638] synthesizing module 'crc_checker' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:104]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'crc_calc' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:172]
INFO: [Synth 8-638] synthesizing module 'crc_calc' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_calc.vhd:78]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'crc_calc' (11#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_calc.vhd:78]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'crc_comp' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:189]
INFO: [Synth 8-638] synthesizing module 'crc_comp' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_comp.vhd:71]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_comp.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'crc_comp' (12#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_comp.vhd:71]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'crc_calc' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:172]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'crc_comp' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:189]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'crc_calc' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:172]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'crc_comp' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:189]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'crc_calc' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:172]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'crc_comp' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:189]
INFO: [Synth 8-226] default block is never used [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'crc_checker' (13#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/crc_check.vhd:104]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'remapper' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/remapper.vhd:54' bound to instance 'vita_remapper' of component 'remapper' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1207]
INFO: [Synth 8-638] synthesizing module 'remapper' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/remapper.vhd:98]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'remapper' (14#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/remapper.vhd:98]
INFO: [Synth 8-3491] module 'triggergenerator' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/triggergenerator.vhd:53' bound to instance 'vita_triggergenerator' of component 'triggergenerator' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1307]
INFO: [Synth 8-638] synthesizing module 'triggergenerator' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/triggergenerator.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'triggergenerator' (15#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/triggergenerator.vhd:81]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'pulse_regen' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/pulse_regen.vhd:39' bound to instance 'framestart2_regen_l' of component 'pulse_regen' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1389]
INFO: [Synth 8-638] synthesizing module 'pulse_regen' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/pulse_regen.vhd:57]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 8 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1658' bound to instance 'pulse_regen_l' of component 'xpm_fifo_async' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/pulse_regen.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1658]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 8 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 8 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:57]
WARNING: [Synth 8-639] system function call 'ceil' not supported [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:130]
WARNING: [Synth 8-639] system function call 'ceil' not supported [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:131]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 8 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 16 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 6 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 6 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:435]
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:437]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (16#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:262]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (17#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (18#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (18#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (18#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (18#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (18#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
WARNING: [Synth 8-2898] ignoring assertion [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:595]
WARNING: [Synth 8-2898] ignoring assertion [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:572]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1481]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (19#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1481]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:920]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:967]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:978]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (20#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1305]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1368]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1500]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (21#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1500]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:793]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:839]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (22#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:793]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1500]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (22#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1500]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (23#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1305]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (23#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (23#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (23#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized4' (23#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
WARNING: [Synth 8-639] system function call 'ceil' not supported [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:130]
WARNING: [Synth 8-639] system function call 'ceil' not supported [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:131]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1027]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (24#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (25#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1658]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'pulse_regen' (26#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/pulse_regen.vhd:57]
	Parameter HWidth_g bound to: 16 - type: integer 
	Parameter VWidth_g bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'VideoSyncGen' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/videosyncgen.vhd:59' bound to instance 'syncgen_l' of component 'VideoSyncGen' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1411]
INFO: [Synth 8-638] synthesizing module 'VideoSyncGen' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/videosyncgen.vhd:98]
	Parameter HWidth_g bound to: 16 - type: integer 
	Parameter VWidth_g bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/videosyncgen.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/videosyncgen.vhd:128]
INFO: [Synth 8-226] default block is never used [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/videosyncgen.vhd:204]
INFO: [Synth 8-226] default block is never used [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/videosyncgen.vhd:313]
INFO: [Synth 8-256] done synthesizing module 'VideoSyncGen' (27#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/videosyncgen.vhd:98]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'afifo_64i_16o' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/afifo_64i_16o.vhd:39' bound to instance 'demux_fifo_l' of component 'afifo_64i_16o' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1482]
INFO: [Synth 8-638] synthesizing module 'afifo_64i_16o' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/afifo_64i_16o.vhd:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 2048 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 2048 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1658' bound to instance 'afifo_64i_16o_l' of component 'xpm_fifo_async' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/afifo_64i_16o.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async__parameterized1' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1658]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 2048 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 2048 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:57]
WARNING: [Synth 8-639] system function call 'ceil' not supported [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:130]
WARNING: [Synth 8-639] system function call 'ceil' not supported [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:131]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 2048 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 2048 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16384 - type: integer 
	Parameter FIFO_SIZE bound to: 262144 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 2046 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 2046 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 4093 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 16379 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 15 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16384 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:437]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM gen_wr_a.gen_word_wide.mem_reg
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized2' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized2' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized2' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
	Parameter REG_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized2' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized3' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized3' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized3' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
	Parameter REG_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized3' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized4' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized4' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized4' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
	Parameter REG_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized4' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized5' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized5' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized5' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
	Parameter REG_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized5' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1459]
WARNING: [Synth 8-2898] ignoring assertion [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:595]
WARNING: [Synth 8-2898] ignoring assertion [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:572]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:920]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:967]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:978]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized5' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized6' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized7' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized8' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 15 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized8' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized9' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 14 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized9' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
WARNING: [Synth 8-639] system function call 'ceil' not supported [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:130]
WARNING: [Synth 8-639] system function call 'ceil' not supported [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:131]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1027]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized0' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async__parameterized1' (27#1) [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1658]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'afifo_64i_16o' (28#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/afifo_64i_16o.vhd:61]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_vita_clk_pll_o' to cell 'ODDR' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1705]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_vita_clk_pll_t' to cell 'ODDR' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1719]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_reset_n' to cell 'OBUFT' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1741]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1749]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1749]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1749]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_clk_pll' to cell 'OBUFT' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:1757]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
WARNING: [Synth 8-3848] Net TIMEOUTONACK in module/entity onsemi_vita_cam_core does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:427]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_core' (29#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_core.vhd:235]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_v3_1_S00_AXI' (30#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:311]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_v3_1' (31#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/onsemi_vita_cam_v3_1.vhd:152]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_wide.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fmchc_python1300c_onsemi_python_cam_0_0' (32#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_onsemi_python_cam_0_0/synth/fmchc_python1300c_onsemi_python_cam_0_0.vhd:107]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design iserdes_core has unconnected port RESET
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port CLOCK
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[15]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[14]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[13]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[12]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[11]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[10]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[9]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[8]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[7]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[6]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[5]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[4]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[3]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[2]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[1]
WARNING: [Synth 8-3331] design iserdes_mux has unconnected port SEL[0]
WARNING: [Synth 8-3331] design iserdes_sync has unconnected port CLK
WARNING: [Synth 8-3331] design iserdes_sync has unconnected port CTRL_SAMPLEINLASTBIT[0]
WARNING: [Synth 8-3331] design iserdes_sync has unconnected port CTRL_SAMPLEINOTHERBIT[0]
WARNING: [Synth 8-3331] design iserdes_clocks has unconnected port EN_HS_CLK_OUT
WARNING: [Synth 8-3331] design iserdes_clocks has unconnected port LS_IN_CLK
WARNING: [Synth 8-3331] design iserdes_clocks has unconnected port LS_IN_CLKb
WARNING: [Synth 8-3331] design iserdes_idelayctrl has unconnected port CLOCK
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[15]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[14]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[13]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[12]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[11]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[10]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[9]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[8]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[7]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[6]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[5]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[4]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[3]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[2]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[1]
WARNING: [Synth 8-3331] design VideoSyncGen has unconnected port iv16_VidVBPorch_p[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design remapper has unconnected port WriteCfg[2]
WARNING: [Synth 8-3331] design remapper has unconnected port PAR_DATA_CRCVALID
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[31]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[30]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[29]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[28]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[27]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[26]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[25]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[24]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[23]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[22]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[21]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[20]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[19]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[18]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[17]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[16]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[15]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[14]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[13]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[12]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[11]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[10]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[9]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[8]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[7]
WARNING: [Synth 8-3331] design syncchanneldecoder has unconnected port Monitor0HighCnt[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 443.016 ; gain = 232.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 443.016 ; gain = 232.445
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030sbg485-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmchc_python1300c_onsemi_python_cam_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmchc_python1300c_onsemi_python_cam_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmchc_python1300c_onsemi_python_cam_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmchc_python1300c_onsemi_python_cam_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmchc_python1300c_onsemi_python_cam_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmchc_python1300c_onsemi_python_cam_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  FIFO18 => FIFO18E1: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 775.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 775.473 ; gain = 564.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030sbg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 775.473 ; gain = 564.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/\DEMUX_GEN.demux_fifo_l /afifo_64i_16o_l/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/\DEMUX_GEN.demux_fifo_l /afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/\DEMUX_GEN.demux_fifo_l /afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/\DEMUX_GEN.demux_fifo_l /afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/\DEMUX_GEN.demux_fifo_l /afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/\DEMUX_GEN.demux_fifo_l /afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/\DEMUX_GEN.demux_fifo_l /afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 775.473 ; gain = 564.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "DATA0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'TriggerState_reg' in module 'triggergenerator'
INFO: [Synth 8-5544] ROM "TriggerState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:644]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DeA1_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lockedmonitorstate_reg' in module 'iserdes_clocks'
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncstate_reg' in module 'iserdes_sync'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:644]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               trig0high |                              001 |                              001
                trig0low |                              010 |                              010
               trig1high |                              011 |                              011
                trig1low |                              100 |                              100
               trig2high |                              101 |                              101
                trig2low |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TriggerState_reg' using encoding 'sequential' in module 'triggergenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                             0000
            assertreset2 |                          0000010 |                             0100
             waitlocked2 |                          0000100 |                             0101
            checklocked2 |                          0001000 |                             0110
            assertreset3 |                          0010000 |                             0111
             waitlocked3 |                          0100000 |                             1000
            checklocked3 |                          1000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lockedmonitorstate_reg' using encoding 'one-hot' in module 'iserdes_clocks'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           waitdatavalid |                               01 |                               01
              waitreqlow |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncstate_reg' using encoding 'sequential' in module 'iserdes_sync'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:31 . Memory (MB): peak = 775.473 ; gain = 564.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 38    
	   2 Input     15 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 20    
	   2 Input      6 Bit       Adders := 5     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   4 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 147   
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 8     
	  10 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 8     
+---Registers : 
	              230 Bit    Registers := 1     
	              187 Bit    Registers := 1     
	               80 Bit    Registers := 2     
	               40 Bit    Registers := 9     
	               38 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 49    
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 40    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 126   
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 349   
+---RAMs : 
	             256K Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
+---Muxes : 
	   8 Input     80 Bit        Muxes := 1     
	   4 Input     80 Bit        Muxes := 2     
	   2 Input     80 Bit        Muxes := 9     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 8     
	   7 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 33    
	   2 Input     24 Bit        Muxes := 2     
	   7 Input     24 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 42    
	   4 Input     16 Bit        Muxes := 16    
	  16 Input     16 Bit        Muxes := 10    
	  16 Input     11 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 48    
	  16 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 5     
	   6 Input     10 Bit        Muxes := 5     
	   9 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	  16 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 12    
	   7 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 60    
	   5 Input      2 Bit        Muxes := 23    
	  16 Input      2 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 163   
	   2 Input      1 Bit        Muxes := 174   
	   7 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 70    
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module syncchanneldecoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module crc_calc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module crc_comp 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module crc_checker 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module remapper 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     80 Bit        Muxes := 1     
	   4 Input     80 Bit        Muxes := 2     
	   2 Input     80 Bit        Muxes := 9     
	   2 Input     40 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module triggergenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 8     
	   7 Input     33 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module VideoSyncGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 14    
Module iserdes_compare 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
Module iserdes_clocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   7 Input     24 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
Module iserdes_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 8     
	  16 Input     16 Bit        Muxes := 2     
	  16 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 17    
	  16 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 16    
Module iserdes_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module iserdes_mux 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module iserdes_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               13 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               14 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               15 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module onsemi_vita_cam_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	              187 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module onsemi_vita_cam_v3_1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 45    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'generate_datagen.datagen[1].db/ss/FIFO_WREN_r_reg' into 'generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_sync.vhd:171]
INFO: [Synth 8-4471] merging register 'generate_datagen.datagen[2].db/ss/FIFO_WREN_r_reg' into 'generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_sync.vhd:171]
INFO: [Synth 8-4471] merging register 'generate_datagen.datagen[3].db/ss/FIFO_WREN_r_reg' into 'generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_sync.vhd:171]
INFO: [Synth 8-4471] merging register 'generate_datagen.datagen[4].db/ss/FIFO_WREN_r_reg' into 'generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/b73f/hdl/iserdes_sync.vhd:171]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[9][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[7][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[6][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[5][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[4][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[3][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[2][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[1][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[0][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[9][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[7][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[6][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[5][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[4][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[3][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[2][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[1][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[0][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[9][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[7][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[6][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[5][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[4][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[3][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[2][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[1][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[0][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[9][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[7][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[6][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[5][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[4][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[3][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[2][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[1][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[0][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[9][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[7][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[6][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[5][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[4][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[3][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[2][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[1][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[0][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[9][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[7][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[6][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[5][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[4][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[3][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[2][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[1][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[0][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[9][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[7][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[6][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[5][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[4][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[3][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[2][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[1][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[0][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[9][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[7][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[6][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[5][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[4][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[3][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[2][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[1][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[0][1]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[9][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[7][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[6][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[5][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[4][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[3][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[2][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[1][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[0][2]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[9][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[7][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[6][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[5][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[4][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[3][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[2][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[1][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[0][0]' (FDC) to 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/compare_reg[8][8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /onsemi_vita_cam_core_inst/vita_remapper/\VIDEO_SYNC_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\slv_reg3_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /onsemi_vita_cam_core_inst/vita_remapper/\VIDEO_SYNC_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /onsemi_vita_cam_core_inst/vita_remapper/\VIDEO_SYNC_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst /onsemi_vita_cam_core_inst/vita_remapper/\VIDEO_SYNC_r1_reg[4] )
WARNING: [Synth 8-3332] Sequential element (DataValidPipe_reg[2]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (DataValidPipe_reg[3]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (DataValidPipe_reg[4]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (DataValidPipe_reg[5]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_LINE_reg) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_FRAME_reg) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (windowid_reg[9]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (windowid_reg[8]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (windowid_reg[7]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (windowid_reg[6]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (windowid_reg[5]) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (endwindow_reg) is unused and will be removed from module syncchanneldecoder.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_CRCVALID_OUT_reg) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_LINE_int_reg) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_LINE_OUT_reg) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_FRAME_int_reg) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_FRAME_OUT_reg) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_int_reg[4]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_int_reg[3]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_int_reg[2]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_int_reg[1]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_int_reg[0]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_OUT_reg[4]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_OUT_reg[3]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_OUT_reg[2]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_OUT_reg[1]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_OUT_reg[0]) is unused and will be removed from module crc_checker.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[39]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[38]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[37]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[36]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[35]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[34]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[33]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[32]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[31]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[30]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[29]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[28]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[27]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[26]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[25]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[24]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[23]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[22]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[21]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[20]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[19]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[18]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[17]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[16]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[15]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[14]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[13]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[12]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[11]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[10]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[9]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[8]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[7]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[6]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[5]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[4]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[3]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[2]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[1]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (DATA_r_reg[0]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_VALID_OUT_reg) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (LLINE_reg) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (LLINE_r_reg[0]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (LLINE_r2_reg[1]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (LLINE_r2_reg[0]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_LINE_OUT_reg) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (FRAME_reg) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (FRAME_r_reg[0]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (FRAME_r2_reg[1]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (FRAME_r2_reg[0]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_FRAME_OUT_reg) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (WINDOW_r_reg[0]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (WINDOW_r2_reg[1]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (WINDOW_r2_reg[0]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (PAR_DATA_WINDOW_OUT_reg) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (VIDEO_SYNC_r1_reg[4]) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[15]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[14]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[13]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[12]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[11]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[10]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[9]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[8]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[7]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[6]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[5]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[4]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[3]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[2]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[1]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_HCount_s_reg[0]) is unused and will be removed from module VideoSyncGen.
WARNING: [Synth 8-3332] Sequential element (v_VCount_s_reg[15]) is unused and will be removed from module VideoSyncGen.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:02:00 . Memory (MB): peak = 775.473 ; gain = 564.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base | gen_wr_a.gen_word_wide.mem_reg | 4 K x 64               | W |   | 16 K x 16              |   | R | Port A and B     | 0      | 8      | 
+----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------------------+-----------+----------------------+----------------+
|Module Name     | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+----------------+----------------------------------+-----------+----------------------+----------------+
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 1               | RAM16X1D x 1   | 
+----------------+----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:02:12 . Memory (MB): peak = 775.473 ; gain = 564.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:02:13 . Memory (MB): peak = 775.473 ; gain = 564.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/syncdatastate_reg[0] )
INFO: [Synth 8-4480] The timing for the instance U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:02:18 . Memory (MB): peak = 811.273 ; gain = 600.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:02:19 . Memory (MB): peak = 811.273 ; gain = 600.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:02:19 . Memory (MB): peak = 811.273 ; gain = 600.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:20 . Memory (MB): peak = 811.273 ; gain = 600.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:20 . Memory (MB): peak = 811.273 ; gain = 600.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:02:20 . Memory (MB): peak = 811.273 ; gain = 600.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:02:20 . Memory (MB): peak = 811.273 ; gain = 600.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                             | RTL Name                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xpm_fifo_base                           | xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/d_out_reg                               | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmchc_python1300c_onsemi_python_cam_0_0 | U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][39] | 4      | 40    | NO           | NO                 | NO                | 40     | 0       | 
|fmchc_python1300c_onsemi_python_cam_0_0 | U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[15]           | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|fmchc_python1300c_onsemi_python_cam_0_0 | U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_OUT_reg[0]              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BUFGMUX_CTRL |     1|
|2     |BUFIO        |     1|
|3     |BUFR         |     1|
|4     |BUFR_1       |     1|
|5     |CARRY4       |   318|
|6     |FIFO18       |     5|
|7     |IDELAYCTRL   |     1|
|8     |IDELAYE2     |     5|
|9     |ISERDESE2    |     5|
|10    |ISERDESE2_1  |     5|
|11    |LUT1         |   609|
|12    |LUT2         |   666|
|13    |LUT3         |   404|
|14    |LUT4         |   512|
|15    |LUT5         |   499|
|16    |LUT6         |  1334|
|17    |MUXF7        |   137|
|18    |MUXF8        |    10|
|19    |ODDR         |     2|
|20    |RAM16X1D     |     1|
|21    |RAMB36E1     |     8|
|22    |SRL16E       |    44|
|23    |FDCE         |  1165|
|24    |FDPE         |   444|
|25    |FDRE         |  2318|
|26    |FDSE         |    22|
|27    |IBUFDS       |     6|
|28    |OBUFT        |     5|
+------+-------------+------+

Report Instance Areas: 
+------+--------------------------------------------------+------------------------------------+------+
|      |Instance                                          |Module                              |Cells |
+------+--------------------------------------------------+------------------------------------+------+
|1     |top                                               |                                    |  8529|
|2     |  U0                                              |onsemi_vita_cam_v3_1                |  8508|
|3     |    onsemi_vita_cam_v3_1_S00_AXI_inst             |onsemi_vita_cam_v3_1_S00_AXI        |  8505|
|4     |      onsemi_vita_cam_core_inst                   |onsemi_vita_cam_core                |  6334|
|5     |        \DEMUX_GEN.demux_fifo_l                   |afifo_64i_16o                       |   728|
|6     |          afifo_64i_16o_l                         |xpm_fifo_async__parameterized1      |   728|
|7     |            xpm_fifo_base_inst                    |xpm_fifo_base__parameterized0       |   728|
|8     |              \gen_sdpram.xpm_memory_base_inst    |xpm_memory_base__parameterized0     |    17|
|9     |              \gen_cdc_pntr.wr_pntr_cdc_inst      |xpm_cdc_gray__parameterized2        |    62|
|10    |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst   |xpm_cdc_gray__parameterized3        |    93|
|11    |              \gen_cdc_pntr.rd_pntr_cdc_inst      |xpm_cdc_gray__parameterized4        |    70|
|12    |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst   |xpm_cdc_gray__parameterized5        |    75|
|13    |              \gen_cdc_pntr.rpw_gray_reg          |xpm_fifo_reg_vec__parameterized4    |    23|
|14    |              \gen_cdc_pntr.rpw_gray_reg_dc       |xpm_fifo_reg_vec__parameterized5    |    13|
|15    |              \gen_cdc_pntr.wpr_gray_reg          |xpm_fifo_reg_vec__parameterized2    |    25|
|16    |              \gen_cdc_pntr.wpr_gray_reg_dc       |xpm_fifo_reg_vec__parameterized3    |    30|
|17    |              \gen_fwft.rdpp1_inst                |xpm_counter_updn_31                 |     7|
|18    |              rdp_inst                            |xpm_counter_updn__parameterized8    |    73|
|19    |              rdpp1_inst                          |xpm_counter_updn__parameterized9    |    33|
|20    |              rst_d1_inst                         |xpm_fifo_reg_bit_32                 |     2|
|21    |              wrp_inst                            |xpm_counter_updn__parameterized5    |    46|
|22    |              wrpp1_inst                          |xpm_counter_updn__parameterized6    |    41|
|23    |              wrpp2_inst                          |xpm_counter_updn__parameterized7    |    26|
|24    |              xpm_fifo_rst_inst                   |xpm_fifo_rst__xdcDup__1             |    28|
|25    |                \gen_rst_ic.wrst_rd_inst          |xpm_cdc_sync_rst__6                 |     2|
|26    |                \gen_rst_ic.rrst_wr_inst          |xpm_cdc_sync_rst                    |     2|
|27    |                \gen_rst_ic.rrst_rd_inst          |xpm_reg_pipe_bit__parameterized0_33 |     5|
|28    |                  \gen_pipe_bit[1].pipe_bit_inst  |xpm_fifo_reg_bit_37                 |     1|
|29    |                  \gen_pipe_bit[2].pipe_bit_inst  |xpm_fifo_reg_bit_38                 |     4|
|30    |                \gen_rst_ic.wrst_wr_inst          |xpm_reg_pipe_bit_34                 |     4|
|31    |                  \gen_pipe_bit[0].pipe_bit_inst  |xpm_fifo_reg_bit_35                 |     1|
|32    |                  \gen_pipe_bit[1].pipe_bit_inst  |xpm_fifo_reg_bit_36                 |     3|
|33    |        framestart2_regen_l                       |pulse_regen                         |   259|
|34    |          pulse_regen_l                           |xpm_fifo_async                      |   259|
|35    |            xpm_fifo_base_inst                    |xpm_fifo_base                       |   258|
|36    |              \gen_sdpram.xpm_memory_base_inst    |xpm_memory_base                     |     5|
|37    |              \gen_cdc_pntr.wr_pntr_cdc_inst      |xpm_cdc_gray__1                     |    18|
|38    |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst   |xpm_cdc_gray__parameterized0        |    33|
|39    |              \gen_cdc_pntr.rd_pntr_cdc_inst      |xpm_cdc_gray                        |    18|
|40    |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst   |xpm_cdc_gray__parameterized1        |    23|
|41    |              \gen_cdc_pntr.rpw_gray_reg          |xpm_fifo_reg_vec                    |     7|
|42    |              \gen_cdc_pntr.rpw_gray_reg_dc       |xpm_fifo_reg_vec__parameterized1    |     9|
|43    |              \gen_cdc_pntr.wpr_gray_reg          |xpm_fifo_reg_vec_26                 |     9|
|44    |              \gen_cdc_pntr.wpr_gray_reg_dc       |xpm_fifo_reg_vec__parameterized0    |     7|
|45    |              \gen_fwft.rdpp1_inst                |xpm_counter_updn                    |     8|
|46    |              rdp_inst                            |xpm_counter_updn__parameterized3    |    24|
|47    |              rdpp1_inst                          |xpm_counter_updn__parameterized4    |     8|
|48    |              rst_d1_inst                         |xpm_fifo_reg_bit                    |     1|
|49    |              wrp_inst                            |xpm_counter_updn__parameterized0    |     9|
|50    |              wrpp1_inst                          |xpm_counter_updn__parameterized1    |    10|
|51    |              wrpp2_inst                          |xpm_counter_updn__parameterized2    |     6|
|52    |              xpm_fifo_rst_inst                   |xpm_fifo_rst                        |    33|
|53    |                \gen_rst_ic.wrst_rd_inst          |xpm_cdc_sync_rst__4                 |     2|
|54    |                \gen_rst_ic.rrst_wr_inst          |xpm_cdc_sync_rst__5                 |     2|
|55    |                \gen_rst_ic.rrst_rd_inst          |xpm_reg_pipe_bit__parameterized0    |     5|
|56    |                  \gen_pipe_bit[1].pipe_bit_inst  |xpm_fifo_reg_bit_29                 |     1|
|57    |                  \gen_pipe_bit[2].pipe_bit_inst  |xpm_fifo_reg_bit_30                 |     4|
|58    |                \gen_rst_ic.wrst_wr_inst          |xpm_reg_pipe_bit                    |     4|
|59    |                  \gen_pipe_bit[0].pipe_bit_inst  |xpm_fifo_reg_bit_27                 |     1|
|60    |                  \gen_pipe_bit[1].pipe_bit_inst  |xpm_fifo_reg_bit_28                 |     3|
|61    |        syncgen_l                                 |VideoSyncGen                        |   299|
|62    |        vita_crc_checker                          |crc_checker                         |   286|
|63    |          \generate_CRC[0].the_crc_calc           |crc_calc                            |    36|
|64    |          \generate_CRC[0].the_crc_comp           |crc_comp                            |     8|
|65    |          \generate_CRC[1].the_crc_calc           |crc_calc_20                         |    36|
|66    |          \generate_CRC[1].the_crc_comp           |crc_comp_21                         |     8|
|67    |          \generate_CRC[2].the_crc_calc           |crc_calc_22                         |    36|
|68    |          \generate_CRC[2].the_crc_comp           |crc_comp_23                         |     8|
|69    |          \generate_CRC[3].the_crc_calc           |crc_calc_24                         |    36|
|70    |          \generate_CRC[3].the_crc_comp           |crc_comp_25                         |     8|
|71    |        \vita_iserdes_v5.vita_iserdes             |iserdes_interface                   |  2740|
|72    |          \generate_datagen.datagen[0].db         |iserdes_datadeser                   |   500|
|73    |            cb                                    |iserdes_control_16                  |   386|
|74    |            im                                    |iserdes_mux_17                      |    14|
|75    |            \iserdesgen[0].ic                     |iserdes_core_18                     |     5|
|76    |            ss                                    |iserdes_sync_19                     |    79|
|77    |          \generate_datagen.datagen[1].db         |iserdes_datadeser_0                 |   500|
|78    |            cb                                    |iserdes_control_12                  |   386|
|79    |            im                                    |iserdes_mux_13                      |    14|
|80    |            \iserdesgen[0].ic                     |iserdes_core_14                     |     7|
|81    |            ss                                    |iserdes_sync_15                     |    77|
|82    |          \generate_datagen.datagen[2].db         |iserdes_datadeser_1                 |   616|
|83    |            cb                                    |iserdes_control_8                   |   504|
|84    |            im                                    |iserdes_mux_9                       |    14|
|85    |            \iserdesgen[0].ic                     |iserdes_core_10                     |     5|
|86    |            ss                                    |iserdes_sync_11                     |    77|
|87    |          \generate_datagen.datagen[3].db         |iserdes_datadeser_2                 |   499|
|88    |            cb                                    |iserdes_control_4                   |   387|
|89    |            im                                    |iserdes_mux_5                       |    14|
|90    |            \iserdesgen[0].ic                     |iserdes_core_6                      |     5|
|91    |            ss                                    |iserdes_sync_7                      |    77|
|92    |          \generate_datagen.datagen[4].db         |iserdes_datadeser_3                 |   499|
|93    |            cb                                    |iserdes_control                     |   386|
|94    |            im                                    |iserdes_mux                         |    14|
|95    |            \iserdesgen[0].ic                     |iserdes_core                        |     5|
|96    |            ss                                    |iserdes_sync                        |    78|
|97    |          \generate_idelay.serdesidelayrefclk     |iserdes_idelayctrl                  |     1|
|98    |          \serdesclockgen[0].co                   |iserdes_compare                     |     9|
|99    |          \serdesclockgen[0].ic                   |iserdes_clocks                      |   113|
|100   |        vita_remapper                             |remapper                            |   436|
|101   |        vita_syncchanneldecoder                   |syncchanneldecoder                  |  1065|
|102   |        vita_triggergenerator                     |triggergenerator                    |   445|
+------+--------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:02:20 . Memory (MB): peak = 811.273 ; gain = 600.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1822 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 811.273 ; gain = 206.641
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:02:21 . Memory (MB): peak = 811.273 ; gain = 600.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  FIFO18 => FIFO18E1: 5 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
399 Infos, 238 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:02:15 . Memory (MB): peak = 1218.156 ; gain = 945.980
INFO: [Common 17-1381] The checkpoint 'C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_onsemi_python_cam_0_0_synth_1/fmchc_python1300c_onsemi_python_cam_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 101 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_onsemi_python_cam_0_0_synth_1/fmchc_python1300c_onsemi_python_cam_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1218.156 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 15:32:59 2018...
