// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        ifmap_fft_M_real_address0,
        ifmap_fft_M_real_ce0,
        ifmap_fft_M_real_q0,
        ifmap_fft_M_imag_address0,
        ifmap_fft_M_imag_ce0,
        ifmap_fft_M_imag_q0,
        c_fft_col_op_st_din,
        c_fft_col_op_st_full_n,
        c_fft_col_op_st_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
output  [11:0] ifmap_fft_M_real_address0;
output   ifmap_fft_M_real_ce0;
input  [15:0] ifmap_fft_M_real_q0;
output  [11:0] ifmap_fft_M_imag_address0;
output   ifmap_fft_M_imag_ce0;
input  [15:0] ifmap_fft_M_imag_q0;
output  [31:0] c_fft_col_op_st_din;
input   c_fft_col_op_st_full_n;
output   c_fft_col_op_st_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg c_fft_col_op_st_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] empty_fu_142_p1;
reg   [7:0] empty_reg_188;
wire   [0:0] icmp_ln1057_fu_146_p2;
reg   [0:0] icmp_ln1057_reg_195;
wire   [7:0] add_ln278_fu_166_p2;
reg   [7:0] add_ln278_reg_205;
wire    ap_CS_fsm_state2;
reg   [5:0] in_fft_M_real_address0;
reg    in_fft_M_real_ce0;
reg    in_fft_M_real_we0;
wire   [15:0] in_fft_M_real_q0;
reg    in_fft_M_real_ce1;
wire   [15:0] in_fft_M_real_q1;
reg   [5:0] in_fft_M_imag_address0;
reg    in_fft_M_imag_ce0;
reg    in_fft_M_imag_we0;
wire   [15:0] in_fft_M_imag_q0;
reg    in_fft_M_imag_ce1;
wire   [15:0] in_fft_M_imag_q1;
reg   [5:0] out_fft_M_real_address0;
reg    out_fft_M_real_ce0;
reg    out_fft_M_real_we0;
wire   [15:0] out_fft_M_real_q0;
reg    out_fft_M_real_ce1;
reg    out_fft_M_real_we1;
reg   [5:0] out_fft_M_imag_address0;
reg    out_fft_M_imag_ce0;
reg    out_fft_M_imag_we0;
wire   [15:0] out_fft_M_imag_q0;
reg    out_fft_M_imag_ce1;
reg    out_fft_M_imag_we1;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_idle;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_ready;
wire   [11:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_address0;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_ce0;
wire   [11:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_address0;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_ce0;
wire   [5:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_address0;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_ce0;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_we0;
wire   [15:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_d0;
wire   [5:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_address0;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_ce0;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_we0;
wire   [15:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_d0;
wire   [5:0] grp_fft_fu_104_input_data_M_real_address0;
wire    grp_fft_fu_104_input_data_M_real_ce0;
wire   [15:0] grp_fft_fu_104_input_data_M_real_d0;
wire    grp_fft_fu_104_input_data_M_real_we0;
wire   [5:0] grp_fft_fu_104_input_data_M_real_address1;
wire    grp_fft_fu_104_input_data_M_real_ce1;
wire   [15:0] grp_fft_fu_104_input_data_M_real_d1;
wire    grp_fft_fu_104_input_data_M_real_we1;
wire   [5:0] grp_fft_fu_104_input_data_M_imag_address0;
wire    grp_fft_fu_104_input_data_M_imag_ce0;
wire   [15:0] grp_fft_fu_104_input_data_M_imag_d0;
wire    grp_fft_fu_104_input_data_M_imag_we0;
wire   [5:0] grp_fft_fu_104_input_data_M_imag_address1;
wire    grp_fft_fu_104_input_data_M_imag_ce1;
wire   [15:0] grp_fft_fu_104_input_data_M_imag_d1;
wire    grp_fft_fu_104_input_data_M_imag_we1;
wire   [5:0] grp_fft_fu_104_out_data_6_M_real_address0;
wire    grp_fft_fu_104_out_data_6_M_real_ce0;
wire   [15:0] grp_fft_fu_104_out_data_6_M_real_d0;
wire    grp_fft_fu_104_out_data_6_M_real_we0;
wire   [5:0] grp_fft_fu_104_out_data_6_M_real_address1;
wire    grp_fft_fu_104_out_data_6_M_real_ce1;
wire   [15:0] grp_fft_fu_104_out_data_6_M_real_d1;
wire    grp_fft_fu_104_out_data_6_M_real_we1;
wire   [5:0] grp_fft_fu_104_out_data_6_M_imag_address0;
wire    grp_fft_fu_104_out_data_6_M_imag_ce0;
wire   [15:0] grp_fft_fu_104_out_data_6_M_imag_d0;
wire    grp_fft_fu_104_out_data_6_M_imag_we0;
wire   [5:0] grp_fft_fu_104_out_data_6_M_imag_address1;
wire    grp_fft_fu_104_out_data_6_M_imag_ce1;
wire   [15:0] grp_fft_fu_104_out_data_6_M_imag_d1;
wire    grp_fft_fu_104_out_data_6_M_imag_we1;
wire    grp_fft_fu_104_ap_start;
wire    grp_fft_fu_104_ap_done;
wire    grp_fft_fu_104_ap_ready;
wire    grp_fft_fu_104_ap_idle;
reg    grp_fft_fu_104_ap_continue;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_done;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_idle;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_ready;
wire   [31:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_din;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_write;
wire   [5:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_address0;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_ce0;
wire   [5:0] grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_address0;
wire    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_ce0;
reg    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg;
wire   [0:0] icmp_ln278_fu_161_p2;
wire    ap_CS_fsm_state3;
reg    grp_fft_fu_104_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_sync_grp_fft_fu_104_ap_ready;
wire    ap_sync_grp_fft_fu_104_ap_done;
reg    ap_block_state8_on_subcall_done;
reg    ap_sync_reg_grp_fft_fu_104_ap_ready;
reg    ap_sync_reg_grp_fft_fu_104_ap_done;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    ap_block_state5_on_subcall_done;
reg    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [7:0] x_fu_66;
reg    ap_block_state7_on_subcall_done;
reg    ap_block_state1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg = 1'b0;
#0 grp_fft_fu_104_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_fft_fu_104_ap_ready = 1'b0;
#0 ap_sync_reg_grp_fft_fu_104_ap_done = 1'b0;
#0 grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg = 1'b0;
end

fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_in_fft_M_real #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
in_fft_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(in_fft_M_real_address0),
    .ce0(in_fft_M_real_ce0),
    .we0(in_fft_M_real_we0),
    .d0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_d0),
    .q0(in_fft_M_real_q0),
    .address1(grp_fft_fu_104_input_data_M_real_address1),
    .ce1(in_fft_M_real_ce1),
    .q1(in_fft_M_real_q1)
);

fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_in_fft_M_real #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
in_fft_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(in_fft_M_imag_address0),
    .ce0(in_fft_M_imag_ce0),
    .we0(in_fft_M_imag_we0),
    .d0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_d0),
    .q0(in_fft_M_imag_q0),
    .address1(grp_fft_fu_104_input_data_M_imag_address1),
    .ce1(in_fft_M_imag_ce1),
    .q1(in_fft_M_imag_q1)
);

fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_out_fft_M_real #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_fft_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_fft_M_real_address0),
    .ce0(out_fft_M_real_ce0),
    .we0(out_fft_M_real_we0),
    .d0(grp_fft_fu_104_out_data_6_M_real_d0),
    .q0(out_fft_M_real_q0),
    .address1(grp_fft_fu_104_out_data_6_M_real_address1),
    .ce1(out_fft_M_real_ce1),
    .we1(out_fft_M_real_we1),
    .d1(grp_fft_fu_104_out_data_6_M_real_d1)
);

fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_out_fft_M_real #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_fft_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_fft_M_imag_address0),
    .ce0(out_fft_M_imag_ce0),
    .we0(out_fft_M_imag_we0),
    .d0(grp_fft_fu_104_out_data_6_M_imag_d0),
    .q0(out_fft_M_imag_q0),
    .address1(grp_fft_fu_104_out_data_6_M_imag_address1),
    .ce1(out_fft_M_imag_ce1),
    .we1(out_fft_M_imag_we1),
    .d1(grp_fft_fu_104_out_data_6_M_imag_d1)
);

fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2 grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start),
    .ap_done(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done),
    .ap_idle(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_idle),
    .ap_ready(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_ready),
    .tmp_11(empty_reg_188),
    .zext_ln273(x_fu_66),
    .ifmap_fft_M_real_address0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_address0),
    .ifmap_fft_M_real_ce0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_ce0),
    .ifmap_fft_M_real_q0(ifmap_fft_M_real_q0),
    .ifmap_fft_M_imag_address0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_address0),
    .ifmap_fft_M_imag_ce0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_ce0),
    .ifmap_fft_M_imag_q0(ifmap_fft_M_imag_q0),
    .in_fft_M_real_address0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_address0),
    .in_fft_M_real_ce0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_ce0),
    .in_fft_M_real_we0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_we0),
    .in_fft_M_real_d0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_d0),
    .in_fft_M_imag_address0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_address0),
    .in_fft_M_imag_ce0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_ce0),
    .in_fft_M_imag_we0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_we0),
    .in_fft_M_imag_d0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_d0)
);

fwd_fft_fft grp_fft_fu_104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_data_M_real_address0(grp_fft_fu_104_input_data_M_real_address0),
    .input_data_M_real_ce0(grp_fft_fu_104_input_data_M_real_ce0),
    .input_data_M_real_d0(grp_fft_fu_104_input_data_M_real_d0),
    .input_data_M_real_q0(in_fft_M_real_q0),
    .input_data_M_real_we0(grp_fft_fu_104_input_data_M_real_we0),
    .input_data_M_real_address1(grp_fft_fu_104_input_data_M_real_address1),
    .input_data_M_real_ce1(grp_fft_fu_104_input_data_M_real_ce1),
    .input_data_M_real_d1(grp_fft_fu_104_input_data_M_real_d1),
    .input_data_M_real_q1(in_fft_M_real_q1),
    .input_data_M_real_we1(grp_fft_fu_104_input_data_M_real_we1),
    .input_data_M_imag_address0(grp_fft_fu_104_input_data_M_imag_address0),
    .input_data_M_imag_ce0(grp_fft_fu_104_input_data_M_imag_ce0),
    .input_data_M_imag_d0(grp_fft_fu_104_input_data_M_imag_d0),
    .input_data_M_imag_q0(in_fft_M_imag_q0),
    .input_data_M_imag_we0(grp_fft_fu_104_input_data_M_imag_we0),
    .input_data_M_imag_address1(grp_fft_fu_104_input_data_M_imag_address1),
    .input_data_M_imag_ce1(grp_fft_fu_104_input_data_M_imag_ce1),
    .input_data_M_imag_d1(grp_fft_fu_104_input_data_M_imag_d1),
    .input_data_M_imag_q1(in_fft_M_imag_q1),
    .input_data_M_imag_we1(grp_fft_fu_104_input_data_M_imag_we1),
    .out_data_6_M_real_address0(grp_fft_fu_104_out_data_6_M_real_address0),
    .out_data_6_M_real_ce0(grp_fft_fu_104_out_data_6_M_real_ce0),
    .out_data_6_M_real_d0(grp_fft_fu_104_out_data_6_M_real_d0),
    .out_data_6_M_real_q0(16'd0),
    .out_data_6_M_real_we0(grp_fft_fu_104_out_data_6_M_real_we0),
    .out_data_6_M_real_address1(grp_fft_fu_104_out_data_6_M_real_address1),
    .out_data_6_M_real_ce1(grp_fft_fu_104_out_data_6_M_real_ce1),
    .out_data_6_M_real_d1(grp_fft_fu_104_out_data_6_M_real_d1),
    .out_data_6_M_real_q1(16'd0),
    .out_data_6_M_real_we1(grp_fft_fu_104_out_data_6_M_real_we1),
    .out_data_6_M_imag_address0(grp_fft_fu_104_out_data_6_M_imag_address0),
    .out_data_6_M_imag_ce0(grp_fft_fu_104_out_data_6_M_imag_ce0),
    .out_data_6_M_imag_d0(grp_fft_fu_104_out_data_6_M_imag_d0),
    .out_data_6_M_imag_q0(16'd0),
    .out_data_6_M_imag_we0(grp_fft_fu_104_out_data_6_M_imag_we0),
    .out_data_6_M_imag_address1(grp_fft_fu_104_out_data_6_M_imag_address1),
    .out_data_6_M_imag_ce1(grp_fft_fu_104_out_data_6_M_imag_ce1),
    .out_data_6_M_imag_d1(grp_fft_fu_104_out_data_6_M_imag_d1),
    .out_data_6_M_imag_q1(16'd0),
    .out_data_6_M_imag_we1(grp_fft_fu_104_out_data_6_M_imag_we1),
    .p_read(p_read),
    .p_read_ap_vld(1'b1),
    .ap_start(grp_fft_fu_104_ap_start),
    .ap_done(grp_fft_fu_104_ap_done),
    .ap_ready(grp_fft_fu_104_ap_ready),
    .ap_idle(grp_fft_fu_104_ap_idle),
    .ap_continue(grp_fft_fu_104_ap_continue)
);

fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3 grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start),
    .ap_done(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_done),
    .ap_idle(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_idle),
    .ap_ready(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_ready),
    .c_fft_col_op_st_din(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_din),
    .c_fft_col_op_st_full_n(c_fft_col_op_st_full_n),
    .c_fft_col_op_st_write(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_write),
    .tmp_11(empty_reg_188),
    .out_fft_M_real_address0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_address0),
    .out_fft_M_real_ce0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_ce0),
    .out_fft_M_real_q0(out_fft_M_real_q0),
    .out_fft_M_imag_address0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_address0),
    .out_fft_M_imag_ce0(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_ce0),
    .out_fft_M_imag_q0(out_fft_M_imag_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln278_fu_161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_fft_fu_104_ap_done <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
            ap_sync_reg_grp_fft_fu_104_ap_done <= 1'b0;
        end else if ((grp_fft_fu_104_ap_done == 1'b1)) begin
            ap_sync_reg_grp_fft_fu_104_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_fft_fu_104_ap_ready <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
            ap_sync_reg_grp_fft_fu_104_ap_ready <= 1'b0;
        end else if ((grp_fft_fu_104_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_fft_fu_104_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1057_reg_195 == 1'd0) & (icmp_ln278_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_ready == 1'b1)) begin
            grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg <= 1'b1;
        end else if ((grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_ready == 1'b1)) begin
            grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_fu_104_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | ((ap_sync_grp_fft_fu_104_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_sync_grp_fft_fu_104_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln1057_reg_195 == 1'd1) & (icmp_ln278_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
            grp_fft_fu_104_ap_start_reg <= 1'b1;
        end else if ((grp_fft_fu_104_ap_ready == 1'b1)) begin
            grp_fft_fu_104_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_66 <= 8'd0;
    end else if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        x_fu_66 <= add_ln278_reg_205;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln278_reg_205 <= add_ln278_fu_166_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_188 <= empty_fu_142_p1;
        icmp_ln1057_reg_195 <= icmp_ln1057_fu_146_p2;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln278_fu_161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln278_fu_161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_195 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        c_fft_col_op_st_write = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_write;
    end else begin
        c_fft_col_op_st_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fft_fu_104_ap_continue = 1'b1;
    end else begin
        grp_fft_fu_104_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        in_fft_M_imag_address0 = grp_fft_fu_104_input_data_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_fft_M_imag_address0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_address0;
    end else begin
        in_fft_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        in_fft_M_imag_ce0 = grp_fft_fu_104_input_data_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_fft_M_imag_ce0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_ce0;
    end else begin
        in_fft_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        in_fft_M_imag_ce1 = grp_fft_fu_104_input_data_M_imag_ce1;
    end else begin
        in_fft_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_fft_M_imag_we0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_we0;
    end else begin
        in_fft_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        in_fft_M_real_address0 = grp_fft_fu_104_input_data_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_fft_M_real_address0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_address0;
    end else begin
        in_fft_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        in_fft_M_real_ce0 = grp_fft_fu_104_input_data_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_fft_M_real_ce0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_ce0;
    end else begin
        in_fft_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        in_fft_M_real_ce1 = grp_fft_fu_104_input_data_M_real_ce1;
    end else begin
        in_fft_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_fft_M_real_we0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_we0;
    end else begin
        in_fft_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_195 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        out_fft_M_imag_address0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_imag_address0 = grp_fft_fu_104_out_data_6_M_imag_address0;
    end else begin
        out_fft_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_195 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        out_fft_M_imag_ce0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_imag_ce0 = grp_fft_fu_104_out_data_6_M_imag_ce0;
    end else begin
        out_fft_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_imag_ce1 = grp_fft_fu_104_out_data_6_M_imag_ce1;
    end else begin
        out_fft_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_imag_we0 = grp_fft_fu_104_out_data_6_M_imag_we0;
    end else begin
        out_fft_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_imag_we1 = grp_fft_fu_104_out_data_6_M_imag_we1;
    end else begin
        out_fft_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_195 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        out_fft_M_real_address0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_real_address0 = grp_fft_fu_104_out_data_6_M_real_address0;
    end else begin
        out_fft_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_195 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        out_fft_M_real_ce0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_real_ce0 = grp_fft_fu_104_out_data_6_M_real_ce0;
    end else begin
        out_fft_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_real_ce1 = grp_fft_fu_104_out_data_6_M_real_ce1;
    end else begin
        out_fft_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_real_we0 = grp_fft_fu_104_out_data_6_M_real_we0;
    end else begin
        out_fft_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        out_fft_M_real_we1 = grp_fft_fu_104_out_data_6_M_real_we1;
    end else begin
        out_fft_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln278_fu_161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln1057_reg_195 == 1'd1) & (icmp_ln278_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln278_fu_166_p2 = (x_fu_66 + 8'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = ((ap_sync_grp_fft_fu_104_ap_ready & ap_sync_grp_fft_fu_104_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state7_on_subcall_done = ((icmp_ln1057_reg_195 == 1'd0) & (grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((ap_sync_grp_fft_fu_104_ap_ready & ap_sync_grp_fft_fu_104_ap_done) == 1'b0);
end

assign ap_sync_grp_fft_fu_104_ap_done = (grp_fft_fu_104_ap_done | ap_sync_reg_grp_fft_fu_104_ap_done);

assign ap_sync_grp_fft_fu_104_ap_ready = (grp_fft_fu_104_ap_ready | ap_sync_reg_grp_fft_fu_104_ap_ready);

assign c_fft_col_op_st_din = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_din;

assign empty_fu_142_p1 = p_read[7:0];

assign grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg;

assign grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg;

assign grp_fft_fu_104_ap_start = grp_fft_fu_104_ap_start_reg;

assign icmp_ln1057_fu_146_p2 = ((empty_fu_142_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln278_fu_161_p2 = ((x_fu_66 == empty_reg_188) ? 1'b1 : 1'b0);

assign ifmap_fft_M_imag_address0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_address0;

assign ifmap_fft_M_imag_ce0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_ce0;

assign ifmap_fft_M_real_address0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_address0;

assign ifmap_fft_M_real_ce0 = grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_ce0;

endmodule //fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17
