Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/alfredo/5b31c87c-a2a0-4727-9d33-45f0f629570d1/Xilinx_prog/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -d BUS_MSB=31 -d BUS_WIDTH=32 -L xil_defaultlib -L simprims_ver -L secureip --snapshot Pipeline_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Pipeline_tb_time_synth.sdf", for root module "Pipeline_tb/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Pipeline_tb_time_synth.sdf", for root module "Pipeline_tb/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.ControlUnit
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.control_hazards
Compiling module xil_defaultlib.HazardUnit
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.InstructionExecute
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b011000,RDA...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.CodeMemory
Compiling module xil_defaultlib.InstructionFetch
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.CPU
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.memory_wrapper
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.Pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_tb_time_synth
