# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1251 \
    name temp_273_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_273_reload \
    op interface \
    ports { temp_273_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1252 \
    name temp_272_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_272_reload \
    op interface \
    ports { temp_272_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1253 \
    name temp_271_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_271_reload \
    op interface \
    ports { temp_271_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1254 \
    name temp_270_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_270_reload \
    op interface \
    ports { temp_270_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1255 \
    name temp_269_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_269_reload \
    op interface \
    ports { temp_269_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1256 \
    name temp_268_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_268_reload \
    op interface \
    ports { temp_268_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1257 \
    name temp_267_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_267_reload \
    op interface \
    ports { temp_267_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1258 \
    name temp_266_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_266_reload \
    op interface \
    ports { temp_266_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1259 \
    name k_33_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_33_reload \
    op interface \
    ports { k_33_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1260 \
    name i_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_i_21_reload \
    op interface \
    ports { i_21_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1261 \
    name mux_case_0413299 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_0413299 \
    op interface \
    ports { mux_case_0413299 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1262 \
    name mux_case_1414303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1414303 \
    op interface \
    ports { mux_case_1414303 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1263 \
    name mux_case_2415307 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2415307 \
    op interface \
    ports { mux_case_2415307 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1264 \
    name mux_case_3416311 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_3416311 \
    op interface \
    ports { mux_case_3416311 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1265 \
    name mux_case_4417315 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4417315 \
    op interface \
    ports { mux_case_4417315 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1266 \
    name mux_case_5418319 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5418319 \
    op interface \
    ports { mux_case_5418319 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1267 \
    name mux_case_6419323 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_6419323 \
    op interface \
    ports { mux_case_6419323 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1268 \
    name mux_case_7420327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_7420327 \
    op interface \
    ports { mux_case_7420327 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1269 \
    name k_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_k_35_out \
    op interface \
    ports { k_35_out { O 32 vector } k_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1270 \
    name temp_285_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_285_out \
    op interface \
    ports { temp_285_out { O 32 vector } temp_285_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1271 \
    name temp_286_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_286_out \
    op interface \
    ports { temp_286_out { O 32 vector } temp_286_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1272 \
    name temp_287_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_287_out \
    op interface \
    ports { temp_287_out { O 32 vector } temp_287_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1273 \
    name temp_288_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_288_out \
    op interface \
    ports { temp_288_out { O 32 vector } temp_288_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1274 \
    name temp_289_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_289_out \
    op interface \
    ports { temp_289_out { O 32 vector } temp_289_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1275 \
    name temp_290_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_290_out \
    op interface \
    ports { temp_290_out { O 32 vector } temp_290_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1276 \
    name temp_315_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_315_out \
    op interface \
    ports { temp_315_out { O 32 vector } temp_315_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1277 \
    name temp_332_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_332_out \
    op interface \
    ports { temp_332_out { O 32 vector } temp_332_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName myproject_flow_control_loop_pipe_sequential_init_U
set CompName myproject_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix myproject_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


