Input { addr(Heap, Heap), asgn(Heap, Heap), load(Heap, Heap), store(Heap, Heap) }
Invented {  }
Output { pt(Heap, Heap) }

EDB {
  addr(v1, v2), addr(v2, v3), addr(v3, v5), addr(v5, v6),
  asgn(v4, v1),
  store(v4, v5),
  load(v7, v2)
}

IDB { pt(v1, v2), pt(v2, v3), pt(v3, v5), pt(v5, v6), pt(v4, v2), pt(v7, v5), pt(v2, v6) }
AllRules(3, 4)
