TimeQuest Timing Analyzer report for cinnabon_fpga
Sun Mar 01 12:31:23 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 30. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 33. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 44. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 46. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 47. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; cinnabon_fpga                                           ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX150DF31C7                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.1%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   7.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                   ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                               ; Status ; Read at                  ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; cinnabon_fpga.SDC                                                           ; OK     ; Sun Mar 01 12:31:19 2020 ;
; cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Sun Mar 01 12:31:19 2020 ;
; cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc              ; OK     ; Sun Mar 01 12:31:19 2020 ;
; cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Sun Mar 01 12:31:19 2020 ;
+-----------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period    ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; altera_reserved_tck                                 ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { altera_reserved_tck }                                 ;
; CLOCK2_50                                           ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK2_50 }                                           ;
; CLOCK3_50                                           ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK3_50 }                                           ;
; CLOCK_50                                            ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10000.000 ; 0.1 MHz   ; 0.000 ; 5000.000 ; 50.00      ; 500       ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_100|altpll_component|auto_generated|pll1|inclk[0] ; { pll_100|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 16.000    ; 62.5 MHz  ; 0.000 ; 8.000    ; 50.00      ; 4         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_100|altpll_component|auto_generated|pll1|inclk[0] ; { pll_100|altpll_component|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+-----------+-----------------+-----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                          ; Note ;
+-----------+-----------------+-----------------------------------------------------+------+
; 87.44 MHz ; 87.44 MHz       ; altera_reserved_tck                                 ;      ;
; 93.33 MHz ; 93.33 MHz       ; CLOCK_50                                            ;      ;
; 96.35 MHz ; 96.35 MHz       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 5.621  ; 0.000         ;
; CLOCK_50                                            ; 9.285  ; 0.000         ;
; altera_reserved_tck                                 ; 44.282 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.258 ; 0.000         ;
; CLOCK_50                                            ; 0.392 ; 0.000         ;
; altera_reserved_tck                                 ; 0.394 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 96.807 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.994 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 7.619  ; 0.000         ;
; CLOCK_50                                            ; 9.662  ; 0.000         ;
; CLOCK2_50                                           ; 16.000 ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; altera_reserved_tck                                 ; 49.756 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.621 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.984      ;
; 5.715 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.890      ;
; 5.725 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.859      ;
; 5.729 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.855      ;
; 5.751 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.833      ;
; 5.753 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.831      ;
; 5.753 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.852      ;
; 5.754 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.830      ;
; 5.762 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.822      ;
; 5.775 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.809      ;
; 5.786 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.798      ;
; 5.797 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.808      ;
; 5.807 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.777      ;
; 5.812 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.772      ;
; 5.847 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.758      ;
; 5.852 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.753      ;
; 5.857 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.727      ;
; 5.858 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.726      ;
; 5.861 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.723      ;
; 5.875 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.709      ;
; 5.876 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.708      ;
; 5.877 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.707      ;
; 5.877 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.707      ;
; 5.880 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.704      ;
; 5.883 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.701      ;
; 5.885 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.699      ;
; 5.885 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.720      ;
; 5.886 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.698      ;
; 5.894 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.690      ;
; 5.902 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.682      ;
; 5.904 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.680      ;
; 5.905 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.679      ;
; 5.907 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.677      ;
; 5.913 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.671      ;
; 5.918 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.666      ;
; 5.926 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.658      ;
; 5.929 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.676      ;
; 5.937 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.647      ;
; 5.939 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.645      ;
; 5.944 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.640      ;
; 5.948 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.657      ;
; 5.958 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.626      ;
; 5.963 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.621      ;
; 5.975 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.416     ; 9.607      ;
; 5.979 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.626      ;
; 5.984 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.621      ;
; 5.989 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.595      ;
; 5.990 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.594      ;
; 5.993 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.591      ;
; 6.003 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.602      ;
; 6.007 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.577      ;
; 6.008 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.576      ;
; 6.009 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.575      ;
; 6.009 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.575      ;
; 6.009 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.575      ;
; 6.012 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.572      ;
; 6.015 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.569      ;
; 6.017 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.567      ;
; 6.017 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.588      ;
; 6.018 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.566      ;
; 6.026 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.558      ;
; 6.026 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.558      ;
; 6.028 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.556      ;
; 6.028 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.556      ;
; 6.034 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.550      ;
; 6.036 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.548      ;
; 6.037 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.547      ;
; 6.039 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.545      ;
; 6.039 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.566      ;
; 6.045 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.539      ;
; 6.045 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.539      ;
; 6.050 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.534      ;
; 6.058 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.526      ;
; 6.061 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.544      ;
; 6.063 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.521      ;
; 6.064 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[15]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.541      ;
; 6.066 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[8]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.539      ;
; 6.069 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.416     ; 9.513      ;
; 6.069 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.515      ;
; 6.070 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.535      ;
; 6.071 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.513      ;
; 6.076 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.508      ;
; 6.080 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.525      ;
; 6.082 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.523      ;
; 6.090 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.494      ;
; 6.095 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.489      ;
; 6.095 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[11]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.510      ;
; 6.098 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.486      ;
; 6.098 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[2]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.507      ;
; 6.107 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.477      ;
; 6.107 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.416     ; 9.475      ;
; 6.111 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[28] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.494      ;
; 6.115 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.490      ;
; 6.116 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.489      ;
; 6.121 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.463      ;
; 6.122 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.462      ;
; 6.122 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[6]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.483      ;
; 6.125 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.414     ; 9.459      ;
; 6.125 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.480      ;
; 6.128 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.393     ; 9.477      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.285  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.223      ; 10.976     ;
; 9.285  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.223      ; 10.976     ;
; 9.287  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 10.980     ;
; 9.589  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 10.669     ;
; 9.589  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 10.669     ;
; 9.591  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 10.678     ;
; 9.591  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 10.678     ;
; 9.591  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 10.673     ;
; 9.593  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.237      ; 10.682     ;
; 10.251 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 10.007     ;
; 10.251 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 10.007     ;
; 10.253 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 10.011     ;
; 10.293 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 9.969      ;
; 10.293 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 9.969      ;
; 10.295 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 9.973      ;
; 10.327 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.227      ; 9.938      ;
; 10.327 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.227      ; 9.938      ;
; 10.329 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.233      ; 9.942      ;
; 10.346 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 9.909      ;
; 10.346 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 9.909      ;
; 10.348 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.223      ; 9.913      ;
; 10.540 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 9.708      ;
; 10.540 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 9.708      ;
; 10.542 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 9.712      ;
; 10.579 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 9.677      ;
; 10.579 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 9.677      ;
; 10.580 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 9.669      ;
; 10.580 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 9.669      ;
; 10.581 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 9.681      ;
; 10.582 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 9.673      ;
; 10.636 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 9.618      ;
; 10.636 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 9.618      ;
; 10.638 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 9.622      ;
; 10.667 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 9.573      ;
; 10.667 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 9.573      ;
; 10.669 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 9.577      ;
; 10.685 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 9.562      ;
; 10.685 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 9.562      ;
; 10.687 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.215      ; 9.566      ;
; 10.900 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.341      ;
; 10.900 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.341      ;
; 10.902 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 9.345      ;
; 10.904 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 9.333      ;
; 10.904 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 9.333      ;
; 10.906 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 9.337      ;
; 10.974 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 9.240      ;
; 11.035 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 9.193      ;
; 11.035 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 9.193      ;
; 11.037 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 9.197      ;
; 11.046 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 9.170      ;
; 11.046 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 9.170      ;
; 11.048 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 9.174      ;
; 11.050 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a112~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.185      ;
; 11.050 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a112~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.185      ;
; 11.051 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 9.192      ;
; 11.051 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 9.192      ;
; 11.053 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 9.089      ;
; 11.053 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 9.196      ;
; 11.066 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 9.120      ;
; 11.076 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.079      ;
; 11.079 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 9.122      ;
; 11.107 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a62~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 9.049      ;
; 11.212 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 9.017      ;
; 11.212 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 9.017      ;
; 11.214 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.021      ;
; 11.242 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.017      ;
; 11.242 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.017      ;
; 11.244 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.227      ; 9.021      ;
; 11.267 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 8.935      ;
; 11.326 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 8.887      ;
; 11.326 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 8.887      ;
; 11.328 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 8.891      ;
; 11.368 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 8.833      ;
; 11.368 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 8.833      ;
; 11.370 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 8.837      ;
; 11.375 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.843      ;
; 11.375 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.843      ;
; 11.377 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a4~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 8.802      ;
; 11.377 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 8.847      ;
; 11.394 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.756      ;
; 11.410 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 8.764      ;
; 11.483 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 8.710      ;
; 11.483 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 8.710      ;
; 11.485 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 8.714      ;
; 11.487 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 8.688      ;
; 11.487 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 8.688      ;
; 11.489 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 8.692      ;
; 11.494 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 8.761      ;
; 11.494 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 8.761      ;
; 11.496 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.223      ; 8.765      ;
; 11.526 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 8.673      ;
; 11.526 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 8.673      ;
; 11.528 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 8.677      ;
; 11.533 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 8.716      ;
; 11.533 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 8.716      ;
; 11.534 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 8.678      ;
; 11.534 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 8.678      ;
; 11.535 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 8.720      ;
; 11.536 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.682      ;
; 11.565 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 8.620      ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 5.636      ;
; 44.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 5.559      ;
; 44.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 5.265      ;
; 44.972 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 4.942      ;
; 45.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 4.638      ;
; 45.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 4.476      ;
; 45.754 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 4.178      ;
; 45.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 4.006      ;
; 46.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 3.814      ;
; 46.217 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 3.696      ;
; 46.386 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 3.532      ;
; 46.540 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 3.392      ;
; 46.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 3.272      ;
; 46.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 3.246      ;
; 46.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 3.153      ;
; 46.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 3.082      ;
; 47.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.705      ;
; 47.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.625      ;
; 47.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 2.519      ;
; 47.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.100      ;
; 47.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.087      ;
; 48.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 1.283      ;
; 92.794 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.131      ;
; 93.034 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.885      ;
; 93.041 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.878      ;
; 93.141 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.784      ;
; 93.263 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.662      ;
; 93.289 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.635      ;
; 93.335 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.590      ;
; 93.338 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.581      ;
; 93.381 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.538      ;
; 93.388 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.531      ;
; 93.442 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.483      ;
; 93.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.475      ;
; 93.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.475      ;
; 93.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.475      ;
; 93.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.475      ;
; 93.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.475      ;
; 93.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.475      ;
; 93.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.475      ;
; 93.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.475      ;
; 93.493 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.432      ;
; 93.503 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.416      ;
; 93.510 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.409      ;
; 93.539 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.379      ;
; 93.546 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.372      ;
; 93.579 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.340      ;
; 93.586 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.333      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.328      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.328      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.328      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.328      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.328      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.328      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.328      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.328      ;
; 93.661 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.261      ;
; 93.661 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.261      ;
; 93.661 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.261      ;
; 93.661 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.261      ;
; 93.665 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.254      ;
; 93.670 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.255      ;
; 93.674 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.227      ;
; 93.683 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.218      ;
; 93.685 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.234      ;
; 93.713 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.189      ;
; 93.713 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.189      ;
; 93.742 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.171      ;
; 93.764 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.149      ;
; 93.789 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.136      ;
; 93.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.112      ;
; 93.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.113      ;
; 93.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.113      ;
; 93.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.113      ;
; 93.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.113      ;
; 93.824 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.078      ;
; 93.832 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.084      ;
; 93.832 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.084      ;
; 93.833 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.083      ;
; 93.834 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.082      ;
; 93.834 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.082      ;
; 93.836 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.065      ;
; 93.840 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.085      ;
; 93.843 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.075      ;
; 93.859 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.043      ;
; 93.876 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.878 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.024      ;
; 93.883 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.039      ;
; 93.883 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.901 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.015      ;
; 93.901 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.015      ;
; 93.901 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.015      ;
; 93.901 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.015      ;
; 93.908 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.008      ;
; 93.908 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.008      ;
; 93.908 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.008      ;
; 93.908 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.008      ;
; 93.911 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.014      ;
; 93.930 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.995      ;
; 93.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.016      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.258 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.452      ; 0.932      ;
; 0.258 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.453      ; 0.933      ;
; 0.303 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.445      ; 0.970      ;
; 0.321 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.447      ; 0.990      ;
; 0.332 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.450      ; 1.004      ;
; 0.332 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.451      ; 1.005      ;
; 0.333 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.450      ; 1.005      ;
; 0.333 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.450      ; 1.005      ;
; 0.333 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.451      ; 1.006      ;
; 0.333 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.451      ; 1.006      ;
; 0.336 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.451      ; 1.009      ;
; 0.345 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.448      ; 1.015      ;
; 0.345 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.448      ; 1.015      ;
; 0.349 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[5]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.445      ; 1.016      ;
; 0.355 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.450      ; 1.027      ;
; 0.355 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.451      ; 1.028      ;
; 0.361 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.450      ; 1.033      ;
; 0.397 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.674      ;
; 0.547 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.823      ;
; 0.582 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.858      ;
; 0.601 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.879      ;
; 0.606 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.882      ;
; 0.609 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[6]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.885      ;
; 0.610 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.886      ;
; 0.622 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.900      ;
; 0.624 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.902      ;
; 0.624 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.902      ;
; 0.627 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.904      ;
; 0.627 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.904      ;
; 0.628 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.905      ;
; 0.629 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.906      ;
; 0.630 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.907      ;
; 0.631 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.908      ;
; 0.643 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.920      ;
; 0.646 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.447      ; 1.315      ;
; 0.648 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.925      ;
; 0.649 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.926      ;
; 0.650 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.926      ;
; 0.651 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.928      ;
; 0.652 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.653 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.930      ;
; 0.654 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.654 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.654 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.762 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.038      ;
; 0.764 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[17]                                                                                           ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.040      ;
; 0.765 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.041      ;
; 0.768 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.431      ; 1.421      ;
; 0.778 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.056      ;
; 0.783 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.059      ;
; 0.821 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.097      ;
; 0.842 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.119      ;
; 0.860 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[13]                                                   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ftk:auto_generated|pipeline_dffe[13]                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.129      ;
; 0.944 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.221      ;
; 0.944 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.221      ;
; 0.945 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.222      ;
; 0.945 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.222      ;
; 0.945 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.222      ;
; 0.945 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.222      ;
; 0.946 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.223      ;
; 0.952 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.233      ;
; 0.956 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.233      ;
; 0.956 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.233      ;
; 0.957 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.238      ;
; 0.957 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.234      ;
; 0.957 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.234      ;
; 0.957 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.234      ;
; 0.958 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.235      ;
; 0.958 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.235      ;
; 0.961 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.238      ;
; 0.961 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.238      ;
; 0.962 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.239      ;
; 0.962 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.239      ;
; 0.962 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.239      ;
; 0.963 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.240      ;
; 0.963 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.240      ;
; 0.965 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.242      ;
; 0.966 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.243      ;
; 0.967 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.244      ;
; 0.967 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.244      ;
; 0.967 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.244      ;
; 0.968 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.245      ;
; 0.968 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.245      ;
; 0.968 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.245      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; ramwriter:rw0|r_wbit                                                                                                                                    ; ramwriter:rw0|r_wbit                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ramwriter:rw0|current_state.WAIT_STATE                                                                                                                  ; ramwriter:rw0|current_state.WAIT_STATE                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.397 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                   ; ramwriter:rw0|current_state.END_WRITE                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; ramwriter:rw0|r_data_word1[2]                                                                                                                           ; ramwriter:rw0|r_data_word1[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.674      ;
; 0.416 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.691      ;
; 0.417 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                    ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.693      ;
; 0.419 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.694      ;
; 0.426 ; ramwriter:rw0|r_data_word1[7]                                                                                                                           ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 1.029      ;
; 0.427 ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.705      ;
; 0.427 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.702      ;
; 0.431 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                   ; ramwriter:rw0|r_wbit                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.708      ;
; 0.458 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.735      ;
; 0.572 ; ramwriter:rw0|r_address[4]                                                                                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.365      ; 1.159      ;
; 0.593 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.868      ;
; 0.593 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.868      ;
; 0.594 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.869      ;
; 0.624 ; ramwriter:rw0|r_address[1]                                                                                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a124~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 1.233      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.904      ;
; 0.628 ; adcqreader:aqr|ctr[1]                                                                                                                                   ; adcqreader:aqr|ctr[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.904      ;
; 0.628 ; adcqreader:aqr|ctr[3]                                                                                                                                   ; adcqreader:aqr|ctr[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.904      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; ramwriter:rw0|clk_ctr[1]                                                                                                                                ; ramwriter:rw0|clk_ctr[1]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.904      ;
; 0.629 ; adcqreader:aqr|ctr[5]                                                                                                                                   ; adcqreader:aqr|ctr[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.907      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.908      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.908      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.907      ;
; 0.631 ; adcqreader:aqr|ctr[2]                                                                                                                                   ; adcqreader:aqr|ctr[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.907      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.909      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.909      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.908      ;
; 0.632 ; adcqreader:aqr|ctr[4]                                                                                                                                   ; adcqreader:aqr|ctr[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.910      ;
; 0.641 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.916      ;
; 0.645 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.922      ;
; 0.648 ; ramwriter:rw0|r_address[1]                                                                                                                              ; ramwriter:rw0|r_address[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.926      ;
; 0.649 ; adcqreader:aqr|ctr[15]                                                                                                                                  ; adcqreader:aqr|ctr[15]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.925      ;
; 0.649 ; ramwriter:rw0|clk_ctr[15]                                                                                                                               ; ramwriter:rw0|clk_ctr[15]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.925      ;
; 0.649 ; ramwriter:rw0|r_address[5]                                                                                                                              ; ramwriter:rw0|r_address[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.650 ; adcqreader:aqr|ctr[11]                                                                                                                                  ; adcqreader:aqr|ctr[11]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.650 ; adcqreader:aqr|ctr[13]                                                                                                                                  ; adcqreader:aqr|ctr[13]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.650 ; adcqreader:aqr|ctr[17]                                                                                                                                  ; adcqreader:aqr|ctr[17]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.650 ; ramwriter:rw0|clk_ctr[5]                                                                                                                                ; ramwriter:rw0|clk_ctr[5]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.650 ; ramwriter:rw0|clk_ctr[3]                                                                                                                                ; ramwriter:rw0|clk_ctr[3]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.650 ; ramwriter:rw0|clk_ctr[11]                                                                                                                               ; ramwriter:rw0|clk_ctr[11]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.650 ; ramwriter:rw0|clk_ctr[13]                                                                                                                               ; ramwriter:rw0|clk_ctr[13]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.650 ; ramwriter:rw0|clk_ctr[17]                                                                                                                               ; ramwriter:rw0|clk_ctr[17]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.650 ; ramwriter:rw0|r_data_word1[14]                                                                                                                          ; ramwriter:rw0|r_data_word1[14]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; ramwriter:rw0|r_data_word1[12]                                                                                                                          ; ramwriter:rw0|r_data_word1[12]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; ramwriter:rw0|r_data_word1[6]                                                                                                                           ; ramwriter:rw0|r_data_word1[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; ramwriter:rw0|r_data_word1[4]                                                                                                                           ; ramwriter:rw0|r_data_word1[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; ramwriter:rw0|r_address[9]                                                                                                                              ; ramwriter:rw0|r_address[9]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.650 ; ramwriter:rw0|r_address[7]                                                                                                                              ; ramwriter:rw0|r_address[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.651 ; adcqreader:aqr|ctr[29]                                                                                                                                  ; adcqreader:aqr|ctr[29]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; adcqreader:aqr|ctr[7]                                                                                                                                   ; adcqreader:aqr|ctr[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; adcqreader:aqr|ctr[9]                                                                                                                                   ; adcqreader:aqr|ctr[9]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; adcqreader:aqr|ctr[19]                                                                                                                                  ; adcqreader:aqr|ctr[19]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; adcqreader:aqr|ctr[21]                                                                                                                                  ; adcqreader:aqr|ctr[21]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; ramwriter:rw0|clk_ctr[7]                                                                                                                                ; ramwriter:rw0|clk_ctr[7]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; ramwriter:rw0|clk_ctr[21]                                                                                                                               ; ramwriter:rw0|clk_ctr[21]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; ramwriter:rw0|clk_ctr[9]                                                                                                                                ; ramwriter:rw0|clk_ctr[9]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; ramwriter:rw0|clk_ctr[19]                                                                                                                               ; ramwriter:rw0|clk_ctr[19]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; ramwriter:rw0|clk_ctr[29]                                                                                                                               ; ramwriter:rw0|clk_ctr[29]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; ramwriter:rw0|r_data_word1[10]                                                                                                                          ; ramwriter:rw0|r_data_word1[10]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; ramwriter:rw0|r_data_word1[8]                                                                                                                           ; ramwriter:rw0|r_data_word1[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; ramwriter:rw0|r_address[2]                                                                                                                              ; ramwriter:rw0|r_address[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.929      ;
; 0.652 ; adcqreader:aqr|ctr[27]                                                                                                                                  ; adcqreader:aqr|ctr[27]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; adcqreader:aqr|ctr[25]                                                                                                                                  ; adcqreader:aqr|ctr[25]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; adcqreader:aqr|ctr[16]                                                                                                                                  ; adcqreader:aqr|ctr[16]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; adcqreader:aqr|ctr[23]                                                                                                                                  ; adcqreader:aqr|ctr[23]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; ramwriter:rw0|clk_ctr[2]                                                                                                                                ; ramwriter:rw0|clk_ctr[2]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; ramwriter:rw0|clk_ctr[16]                                                                                                                               ; ramwriter:rw0|clk_ctr[16]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; ramwriter:rw0|clk_ctr[23]                                                                                                                               ; ramwriter:rw0|clk_ctr[23]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; ramwriter:rw0|clk_ctr[25]                                                                                                                               ; ramwriter:rw0|clk_ctr[25]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; ramwriter:rw0|clk_ctr[27]                                                                                                                               ; ramwriter:rw0|clk_ctr[27]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; ramwriter:rw0|r_data_word1[13]                                                                                                                          ; ramwriter:rw0|r_data_word1[13]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; ramwriter:rw0|r_data_word1[5]                                                                                                                           ; ramwriter:rw0|r_data_word1[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; ramwriter:rw0|r_address[4]                                                                                                                              ; ramwriter:rw0|r_address[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.930      ;
; 0.653 ; adcqreader:aqr|ctr[31]                                                                                                                                  ; adcqreader:aqr|ctr[31]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.929      ;
; 0.653 ; adcqreader:aqr|ctr[0]                                                                                                                                   ; adcqreader:aqr|ctr[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.929      ;
; 0.653 ; adcqreader:aqr|ctr[6]                                                                                                                                   ; adcqreader:aqr|ctr[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.929      ;
; 0.653 ; adcqreader:aqr|ctr[10]                                                                                                                                  ; adcqreader:aqr|ctr[10]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.929      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.394 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.400 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.401 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.674      ;
; 0.401 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                           ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.674      ;
; 0.414 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                          ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.688      ;
; 0.415 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.690      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.690      ;
; 0.417 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.418 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                               ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.691      ;
; 0.419 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.420 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.695      ;
; 0.420 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                             ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.695      ;
; 0.420 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.421 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.695      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.697      ;
; 0.425 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.698      ;
; 0.426 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.701      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.700      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.700      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.701      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.702      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.702      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.703      ;
; 0.431 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.705      ;
; 0.432 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.707      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.707      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.707      ;
; 0.438 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.713      ;
; 0.439 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.713      ;
; 0.439 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]                                                                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.713      ;
; 0.439 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.713      ;
; 0.440 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.713      ;
; 0.440 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.440 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.441 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.714      ;
; 0.442 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.717      ;
; 0.442 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.715      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.717      ;
; 0.446 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.720      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 96.807 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.103      ;
; 97.105 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.803      ;
; 97.105 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.803      ;
; 97.105 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.803      ;
; 97.105 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.803      ;
; 97.105 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.803      ;
; 97.105 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.803      ;
; 97.105 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.803      ;
; 97.105 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.803      ;
; 97.109 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.800      ;
; 97.109 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.800      ;
; 97.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.678      ;
; 97.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.678      ;
; 97.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.678      ;
; 97.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.678      ;
; 97.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.678      ;
; 97.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.678      ;
; 97.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.678      ;
; 97.364 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.540      ;
; 97.364 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.540      ;
; 97.364 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.540      ;
; 97.364 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.540      ;
; 97.364 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.540      ;
; 97.364 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.540      ;
; 97.376 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.534      ;
; 97.376 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.534      ;
; 97.432 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.484      ;
; 97.432 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.484      ;
; 97.432 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.484      ;
; 97.432 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.484      ;
; 97.432 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.484      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.133      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.133      ;
; 97.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.958      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.926      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.309 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.600      ;
; 98.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.421      ;
; 98.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.421      ;
; 98.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.421      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.267      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.267      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.267      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.457      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.786      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.793      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.002      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.002      ;
; 2.059 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.341      ;
; 2.059 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.341      ;
; 2.059 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.341      ;
; 2.059 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.341      ;
; 2.059 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.341      ;
; 2.096 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.372      ;
; 2.096 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.372      ;
; 2.114 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.384      ;
; 2.114 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.384      ;
; 2.114 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.384      ;
; 2.114 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.384      ;
; 2.114 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.384      ;
; 2.114 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.384      ;
; 2.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.557      ;
; 2.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.557      ;
; 2.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.557      ;
; 2.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.557      ;
; 2.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.557      ;
; 2.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.557      ;
; 2.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.557      ;
; 2.343 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.618      ;
; 2.343 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.618      ;
; 2.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.624      ;
; 2.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.624      ;
; 2.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.624      ;
; 2.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.624      ;
; 2.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.624      ;
; 2.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.624      ;
; 2.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.624      ;
; 2.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.624      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
; 2.647 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.923      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 197.910 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 95.42 MHz  ; 95.42 MHz       ; altera_reserved_tck                                 ;      ;
; 101.01 MHz ; 101.01 MHz      ; CLOCK_50                                            ;      ;
; 106.53 MHz ; 106.53 MHz      ; pll_100|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 6.613  ; 0.000         ;
; CLOCK_50                                            ; 10.100 ; 0.000         ;
; altera_reserved_tck                                 ; 44.760 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.268 ; 0.000         ;
; CLOCK_50                                            ; 0.344 ; 0.000         ;
; altera_reserved_tck                                 ; 0.346 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.057 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.899 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 7.625  ; 0.000         ;
; CLOCK_50                                            ; 9.647  ; 0.000         ;
; CLOCK2_50                                           ; 16.000 ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; altera_reserved_tck                                 ; 49.751 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 6.613 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 9.035      ;
; 6.721 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.903      ;
; 6.723 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.901      ;
; 6.729 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.919      ;
; 6.742 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.882      ;
; 6.749 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.875      ;
; 6.749 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.875      ;
; 6.752 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.872      ;
; 6.756 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.892      ;
; 6.776 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.872      ;
; 6.777 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.847      ;
; 6.779 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.845      ;
; 6.798 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.826      ;
; 6.799 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.825      ;
; 6.828 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.820      ;
; 6.837 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.787      ;
; 6.839 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.785      ;
; 6.842 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.782      ;
; 6.845 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.803      ;
; 6.858 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.766      ;
; 6.859 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.765      ;
; 6.859 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.765      ;
; 6.861 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.763      ;
; 6.865 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.759      ;
; 6.865 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.759      ;
; 6.866 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.758      ;
; 6.868 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.756      ;
; 6.868 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.756      ;
; 6.872 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.776      ;
; 6.887 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.737      ;
; 6.892 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.756      ;
; 6.893 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.731      ;
; 6.894 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.730      ;
; 6.894 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.730      ;
; 6.895 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.729      ;
; 6.897 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.727      ;
; 6.914 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.710      ;
; 6.915 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.709      ;
; 6.921 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.727      ;
; 6.922 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.702      ;
; 6.924 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.700      ;
; 6.943 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.681      ;
; 6.944 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.680      ;
; 6.944 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.704      ;
; 6.952 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.376     ; 8.671      ;
; 6.953 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.671      ;
; 6.955 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.669      ;
; 6.958 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.666      ;
; 6.961 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.687      ;
; 6.973 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.675      ;
; 6.974 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.650      ;
; 6.975 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.649      ;
; 6.975 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.649      ;
; 6.977 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.647      ;
; 6.981 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.643      ;
; 6.981 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.643      ;
; 6.982 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.642      ;
; 6.984 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.640      ;
; 6.984 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.640      ;
; 6.987 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.637      ;
; 6.988 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.660      ;
; 7.002 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.646      ;
; 7.003 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.621      ;
; 7.004 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.620      ;
; 7.004 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.620      ;
; 7.006 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.618      ;
; 7.008 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.640      ;
; 7.009 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.615      ;
; 7.010 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.614      ;
; 7.010 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.614      ;
; 7.011 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.613      ;
; 7.012 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.612      ;
; 7.013 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.611      ;
; 7.030 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.594      ;
; 7.031 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.593      ;
; 7.031 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.593      ;
; 7.031 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[8]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.617      ;
; 7.034 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.614      ;
; 7.034 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[15]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.614      ;
; 7.037 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.611      ;
; 7.038 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.586      ;
; 7.040 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.584      ;
; 7.049 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.599      ;
; 7.058 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[11]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.590      ;
; 7.059 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.565      ;
; 7.060 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.564      ;
; 7.060 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.588      ;
; 7.062 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[2]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.586      ;
; 7.066 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.558      ;
; 7.068 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.376     ; 8.555      ;
; 7.069 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.555      ;
; 7.071 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.553      ;
; 7.073 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.551      ;
; 7.074 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.550      ;
; 7.077 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[27] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.571      ;
; 7.080 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.568      ;
; 7.082 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[6]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.566      ;
; 7.086 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.562      ;
; 7.089 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.351     ; 8.559      ;
; 7.090 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.375     ; 8.534      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.100 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 10.125     ;
; 10.100 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 10.125     ;
; 10.102 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 10.129     ;
; 10.394 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 9.829      ;
; 10.394 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 9.829      ;
; 10.396 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 9.836      ;
; 10.396 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 9.836      ;
; 10.396 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 9.833      ;
; 10.398 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 9.840      ;
; 10.975 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.252      ;
; 10.975 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.252      ;
; 10.977 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.256      ;
; 11.020 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 9.201      ;
; 11.020 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 9.209      ;
; 11.020 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 9.209      ;
; 11.020 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 9.201      ;
; 11.022 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 9.213      ;
; 11.022 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.205      ;
; 11.037 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 9.186      ;
; 11.037 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 9.186      ;
; 11.039 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 9.190      ;
; 11.288 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 8.926      ;
; 11.288 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 8.926      ;
; 11.290 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 8.930      ;
; 11.296 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 8.924      ;
; 11.296 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 8.924      ;
; 11.298 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 8.928      ;
; 11.331 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 8.890      ;
; 11.331 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 8.890      ;
; 11.333 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 8.894      ;
; 11.334 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 8.883      ;
; 11.334 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 8.883      ;
; 11.336 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 8.887      ;
; 11.355 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.852      ;
; 11.355 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.852      ;
; 11.357 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 8.856      ;
; 11.374 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 8.839      ;
; 11.374 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 8.839      ;
; 11.376 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 8.843      ;
; 11.632 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.574      ;
; 11.632 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.574      ;
; 11.634 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 8.578      ;
; 11.635 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 8.567      ;
; 11.635 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 8.567      ;
; 11.637 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 8.571      ;
; 11.639 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 8.539      ;
; 11.696 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 8.500      ;
; 11.696 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 8.500      ;
; 11.698 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 8.504      ;
; 11.708 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 8.478      ;
; 11.708 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 8.478      ;
; 11.709 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a112~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 8.492      ;
; 11.709 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a112~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 8.492      ;
; 11.710 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 8.482      ;
; 11.711 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.499      ;
; 11.711 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.499      ;
; 11.713 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 8.503      ;
; 11.728 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.392      ;
; 11.733 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.379      ;
; 11.750 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 8.403      ;
; 11.762 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 8.406      ;
; 11.793 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a62~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 8.332      ;
; 11.861 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 8.366      ;
; 11.861 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 8.366      ;
; 11.863 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 8.370      ;
; 11.921 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 8.246      ;
; 11.925 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 8.270      ;
; 11.925 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 8.270      ;
; 11.927 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 8.274      ;
; 11.937 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 8.244      ;
; 11.937 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 8.244      ;
; 11.939 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 8.248      ;
; 12.010 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 8.159      ;
; 12.010 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 8.159      ;
; 12.012 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 8.171      ;
; 12.012 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 8.163      ;
; 12.012 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 8.171      ;
; 12.014 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 8.175      ;
; 12.042 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a4~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 8.101      ;
; 12.069 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 8.049      ;
; 12.086 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.055      ;
; 12.093 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 8.131      ;
; 12.093 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 8.131      ;
; 12.095 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 8.135      ;
; 12.137 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 8.079      ;
; 12.137 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 8.079      ;
; 12.139 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 8.083      ;
; 12.171 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 7.970      ;
; 12.171 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 7.970      ;
; 12.172 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 7.984      ;
; 12.172 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 7.984      ;
; 12.173 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 7.974      ;
; 12.174 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 7.988      ;
; 12.199 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 7.949      ;
; 12.221 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 7.942      ;
; 12.221 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 7.942      ;
; 12.223 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 7.946      ;
; 12.228 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 7.948      ;
; 12.228 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 7.948      ;
; 12.230 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 7.952      ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 5.154      ;
; 44.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 5.053      ;
; 45.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 4.763      ;
; 45.400 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 4.510      ;
; 45.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 4.219      ;
; 45.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 4.075      ;
; 46.122 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 3.806      ;
; 46.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.720      ;
; 46.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.522      ;
; 46.507 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 3.402      ;
; 46.637 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 3.277      ;
; 46.876 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 3.052      ;
; 46.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.006      ;
; 46.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.963      ;
; 47.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.852      ;
; 47.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.828      ;
; 47.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.436      ;
; 47.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.349      ;
; 47.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 2.283      ;
; 48.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.895      ;
; 48.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.880      ;
; 48.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.169      ;
; 93.393 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.544      ;
; 93.611 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.319      ;
; 93.615 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.315      ;
; 93.755 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.182      ;
; 93.835 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.102      ;
; 93.861 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.075      ;
; 93.878 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.052      ;
; 93.896 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.041      ;
; 93.986 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.951      ;
; 93.988 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.942      ;
; 93.992 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.938      ;
; 94.026 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.911      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.892      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.892      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.892      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.892      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.892      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.892      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.892      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.892      ;
; 94.079 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.850      ;
; 94.083 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.846      ;
; 94.086 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.844      ;
; 94.088 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.842      ;
; 94.114 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.816      ;
; 94.118 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.812      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.819      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.819      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.819      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.819      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.819      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.819      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.819      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.819      ;
; 94.136 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.797      ;
; 94.136 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.797      ;
; 94.136 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.797      ;
; 94.136 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.797      ;
; 94.190 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.724      ;
; 94.190 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.724      ;
; 94.190 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.740      ;
; 94.208 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.706      ;
; 94.225 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.689      ;
; 94.233 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.704      ;
; 94.255 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.675      ;
; 94.256 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.667      ;
; 94.272 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.651      ;
; 94.299 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.628      ;
; 94.299 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.628      ;
; 94.301 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.626      ;
; 94.301 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.626      ;
; 94.301 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.626      ;
; 94.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.619      ;
; 94.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.619      ;
; 94.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.619      ;
; 94.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.619      ;
; 94.332 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.601      ;
; 94.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.568      ;
; 94.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.591      ;
; 94.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.583      ;
; 94.350 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.564      ;
; 94.351 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.564      ;
; 94.354 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.572      ;
; 94.354 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.572      ;
; 94.354 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.572      ;
; 94.354 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.572      ;
; 94.358 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.568      ;
; 94.358 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.568      ;
; 94.358 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.568      ;
; 94.358 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.568      ;
; 94.361 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.569      ;
; 94.379 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.536      ;
; 94.381 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.549      ;
; 94.399 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.538      ;
; 94.408 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.515      ;
; 94.408 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.499      ;
; 94.408 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.499      ;
; 94.412 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.495      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.268 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.875      ;
; 0.269 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.876      ;
; 0.306 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.397      ; 0.904      ;
; 0.319 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 0.921      ;
; 0.332 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.937      ;
; 0.333 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.938      ;
; 0.333 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.938      ;
; 0.334 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.939      ;
; 0.335 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.940      ;
; 0.335 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.940      ;
; 0.338 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.943      ;
; 0.343 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 0.945      ;
; 0.345 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 0.947      ;
; 0.352 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[5]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.397      ; 0.950      ;
; 0.354 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.959      ;
; 0.355 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.608      ;
; 0.356 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.961      ;
; 0.363 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 0.968      ;
; 0.500 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.753      ;
; 0.530 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.782      ;
; 0.552 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.804      ;
; 0.554 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.808      ;
; 0.555 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.807      ;
; 0.555 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[6]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.807      ;
; 0.572 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.826      ;
; 0.572 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.825      ;
; 0.573 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.826      ;
; 0.573 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.826      ;
; 0.574 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.828      ;
; 0.574 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.827      ;
; 0.575 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.829      ;
; 0.575 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.828      ;
; 0.576 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.829      ;
; 0.576 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.829      ;
; 0.577 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.830      ;
; 0.578 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.831      ;
; 0.578 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.831      ;
; 0.591 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.844      ;
; 0.593 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.846      ;
; 0.594 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.848      ;
; 0.596 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.597 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.199      ;
; 0.597 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.850      ;
; 0.598 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.851      ;
; 0.705 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 1.288      ;
; 0.708 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[17]                                                                                           ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.961      ;
; 0.708 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.960      ;
; 0.711 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.963      ;
; 0.723 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.977      ;
; 0.731 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.983      ;
; 0.748 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.001      ;
; 0.762 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.015      ;
; 0.777 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[13]                                                   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ftk:auto_generated|pipeline_dffe[13]                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.023      ;
; 0.856 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.114      ;
; 0.859 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.112      ;
; 0.861 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.114      ;
; 0.862 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.115      ;
; 0.862 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.115      ;
; 0.862 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.115      ;
; 0.862 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.115      ;
; 0.862 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.115      ;
; 0.862 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.115      ;
; 0.862 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.115      ;
; 0.863 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.116      ;
; 0.863 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.116      ;
; 0.864 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.117      ;
; 0.866 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.119      ;
; 0.866 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.119      ;
; 0.867 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.125      ;
; 0.872 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.125      ;
; 0.873 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.126      ;
; 0.873 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.126      ;
; 0.873 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.126      ;
; 0.875 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.128      ;
; 0.877 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.130      ;
; 0.877 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.130      ;
; 0.879 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.132      ;
; 0.881 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.134      ;
; 0.882 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.135      ;
; 0.882 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.135      ;
; 0.882 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.135      ;
; 0.882 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.135      ;
; 0.882 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.135      ;
; 0.882 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.135      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.344 ; ramwriter:rw0|r_wbit                                                                                                                                    ; ramwriter:rw0|r_wbit                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ramwriter:rw0|current_state.WAIT_STATE                                                                                                                  ; ramwriter:rw0|current_state.WAIT_STATE                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.354 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.608      ;
; 0.354 ; ramwriter:rw0|r_data_word1[2]                                                                                                                           ; ramwriter:rw0|r_data_word1[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.608      ;
; 0.355 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.608      ;
; 0.355 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                   ; ramwriter:rw0|current_state.END_WRITE                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.608      ;
; 0.382 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.633      ;
; 0.383 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                    ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.637      ;
; 0.384 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.635      ;
; 0.389 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                   ; ramwriter:rw0|r_wbit                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.642      ;
; 0.393 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.644      ;
; 0.421 ; ramwriter:rw0|r_data_word1[7]                                                                                                                           ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.958      ;
; 0.423 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.676      ;
; 0.537 ; ramwriter:rw0|r_address[4]                                                                                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.319      ; 1.057      ;
; 0.542 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.793      ;
; 0.542 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.793      ;
; 0.543 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.794      ;
; 0.571 ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.825      ;
; 0.572 ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.826      ;
; 0.572 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.826      ;
; 0.572 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.826      ;
; 0.573 ; adcqreader:aqr|ctr[3]                                                                                                                                   ; adcqreader:aqr|ctr[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.825      ;
; 0.573 ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.826      ;
; 0.573 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.827      ;
; 0.574 ; adcqreader:aqr|ctr[5]                                                                                                                                   ; adcqreader:aqr|ctr[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.826      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; ramwriter:rw0|clk_ctr[1]                                                                                                                                ; ramwriter:rw0|clk_ctr[1]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.575 ; adcqreader:aqr|ctr[1]                                                                                                                                   ; adcqreader:aqr|ctr[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.827      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.829      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.829      ;
; 0.576 ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.830      ;
; 0.576 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.831      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.831      ;
; 0.578 ; adcqreader:aqr|ctr[2]                                                                                                                                   ; adcqreader:aqr|ctr[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.830      ;
; 0.578 ; adcqreader:aqr|ctr[4]                                                                                                                                   ; adcqreader:aqr|ctr[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.830      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.831      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.831      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.832      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.832      ;
; 0.588 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.839      ;
; 0.591 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.845      ;
; 0.591 ; ramwriter:rw0|clk_ctr[15]                                                                                                                               ; ramwriter:rw0|clk_ctr[15]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.844      ;
; 0.592 ; adcqreader:aqr|ctr[15]                                                                                                                                  ; adcqreader:aqr|ctr[15]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.844      ;
; 0.592 ; ramwriter:rw0|clk_ctr[5]                                                                                                                                ; ramwriter:rw0|clk_ctr[5]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.845      ;
; 0.592 ; ramwriter:rw0|clk_ctr[3]                                                                                                                                ; ramwriter:rw0|clk_ctr[3]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.845      ;
; 0.592 ; ramwriter:rw0|clk_ctr[13]                                                                                                                               ; ramwriter:rw0|clk_ctr[13]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.845      ;
; 0.593 ; adcqreader:aqr|ctr[13]                                                                                                                                  ; adcqreader:aqr|ctr[13]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.845      ;
; 0.593 ; ramwriter:rw0|clk_ctr[11]                                                                                                                               ; ramwriter:rw0|clk_ctr[11]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; ramwriter:rw0|r_address[1]                                                                                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a124~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 1.137      ;
; 0.593 ; ramwriter:rw0|r_address[5]                                                                                                                              ; ramwriter:rw0|r_address[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.594 ; adcqreader:aqr|ctr[29]                                                                                                                                  ; adcqreader:aqr|ctr[29]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; adcqreader:aqr|ctr[11]                                                                                                                                  ; adcqreader:aqr|ctr[11]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; adcqreader:aqr|ctr[19]                                                                                                                                  ; adcqreader:aqr|ctr[19]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; adcqreader:aqr|ctr[21]                                                                                                                                  ; adcqreader:aqr|ctr[21]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; ramwriter:rw0|clk_ctr[6]                                                                                                                                ; ramwriter:rw0|clk_ctr[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; ramwriter:rw0|clk_ctr[21]                                                                                                                               ; ramwriter:rw0|clk_ctr[21]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; ramwriter:rw0|clk_ctr[19]                                                                                                                               ; ramwriter:rw0|clk_ctr[19]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; ramwriter:rw0|clk_ctr[29]                                                                                                                               ; ramwriter:rw0|clk_ctr[29]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; ramwriter:rw0|r_data_word1[6]                                                                                                                           ; ramwriter:rw0|r_data_word1[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; ramwriter:rw0|r_address[1]                                                                                                                              ; ramwriter:rw0|r_address[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.595 ; adcqreader:aqr|ctr[27]                                                                                                                                  ; adcqreader:aqr|ctr[27]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; adcqreader:aqr|ctr[31]                                                                                                                                  ; adcqreader:aqr|ctr[31]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; adcqreader:aqr|ctr[6]                                                                                                                                   ; adcqreader:aqr|ctr[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; adcqreader:aqr|ctr[17]                                                                                                                                  ; adcqreader:aqr|ctr[17]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; adcqreader:aqr|ctr[22]                                                                                                                                  ; adcqreader:aqr|ctr[22]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; ramwriter:rw0|clk_ctr[7]                                                                                                                                ; ramwriter:rw0|clk_ctr[7]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; ramwriter:rw0|clk_ctr[9]                                                                                                                                ; ramwriter:rw0|clk_ctr[9]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; ramwriter:rw0|clk_ctr[17]                                                                                                                               ; ramwriter:rw0|clk_ctr[17]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; ramwriter:rw0|clk_ctr[22]                                                                                                                               ; ramwriter:rw0|clk_ctr[22]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; ramwriter:rw0|clk_ctr[27]                                                                                                                               ; ramwriter:rw0|clk_ctr[27]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; ramwriter:rw0|clk_ctr[31]                                                                                                                               ; ramwriter:rw0|clk_ctr[31]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; ramwriter:rw0|r_data_word1[13]                                                                                                                          ; ramwriter:rw0|r_data_word1[13]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; ramwriter:rw0|r_data_word1[5]                                                                                                                           ; ramwriter:rw0|r_data_word1[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.596 ; adcqreader:aqr|ctr[7]                                                                                                                                   ; adcqreader:aqr|ctr[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; adcqreader:aqr|ctr[9]                                                                                                                                   ; adcqreader:aqr|ctr[9]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; ramwriter:rw0|clk_ctr[2]                                                                                                                                ; ramwriter:rw0|clk_ctr[2]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; ramwriter:rw0|clk_ctr[14]                                                                                                                               ; ramwriter:rw0|clk_ctr[14]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; ramwriter:rw0|r_data_word1[15]                                                                                                                          ; ramwriter:rw0|r_data_word1[15]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; ramwriter:rw0|r_data_word1[14]                                                                                                                          ; ramwriter:rw0|r_data_word1[14]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; ramwriter:rw0|r_data_word1[11]                                                                                                                          ; ramwriter:rw0|r_data_word1[11]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; ramwriter:rw0|r_data_word1[4]                                                                                                                           ; ramwriter:rw0|r_data_word1[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; ramwriter:rw0|r_address[9]                                                                                                                              ; ramwriter:rw0|r_address[9]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; ramwriter:rw0|r_address[7]                                                                                                                              ; ramwriter:rw0|r_address[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.597 ; adcqreader:aqr|ctr[25]                                                                                                                                  ; adcqreader:aqr|ctr[25]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; adcqreader:aqr|ctr[14]                                                                                                                                  ; adcqreader:aqr|ctr[14]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; adcqreader:aqr|ctr[16]                                                                                                                                  ; adcqreader:aqr|ctr[16]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; adcqreader:aqr|ctr[23]                                                                                                                                  ; adcqreader:aqr|ctr[23]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; ramwriter:rw0|clk_ctr[0]                                                                                                                                ; ramwriter:rw0|clk_ctr[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; ramwriter:rw0|clk_ctr[4]                                                                                                                                ; ramwriter:rw0|clk_ctr[4]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.357 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                           ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.359 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.608      ;
; 0.373 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                          ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.623      ;
; 0.374 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.625      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.625      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.627      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.631      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.632      ;
; 0.383 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                               ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.633      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.386 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                             ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.387 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.636      ;
; 0.388 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.638      ;
; 0.390 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.640      ;
; 0.391 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.391 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.391 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.643      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.644      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.644      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.645      ;
; 0.398 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.649      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.648      ;
; 0.398 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.648      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.649      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.650      ;
; 0.401 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.652      ;
; 0.402 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.653      ;
; 0.403 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.653      ;
; 0.403 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]                                                                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.653      ;
; 0.404 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.653      ;
; 0.404 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.405 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.406 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.657      ;
; 0.406 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.655      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.057 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.863      ;
; 97.341 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.578      ;
; 97.341 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.578      ;
; 97.341 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.578      ;
; 97.341 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.578      ;
; 97.341 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.578      ;
; 97.341 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.578      ;
; 97.341 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.578      ;
; 97.341 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.578      ;
; 97.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.573      ;
; 97.346 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.573      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.583 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.332      ;
; 97.583 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.332      ;
; 97.583 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.332      ;
; 97.583 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.332      ;
; 97.583 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.332      ;
; 97.583 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.332      ;
; 97.599 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.321      ;
; 97.599 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.321      ;
; 97.630 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.299      ;
; 97.630 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.299      ;
; 97.630 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.299      ;
; 97.630 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.299      ;
; 97.630 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.299      ;
; 98.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.920      ;
; 98.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.920      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.762      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.758      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.482 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.437      ;
; 98.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.283      ;
; 98.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.283      ;
; 98.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.283      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.149      ;
; 0.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.149      ;
; 0.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.149      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.091 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.342      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.628      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.651      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.843 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.104      ;
; 1.843 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.104      ;
; 1.843 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.104      ;
; 1.843 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.104      ;
; 1.843 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.104      ;
; 1.890 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.143      ;
; 1.890 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.143      ;
; 1.903 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.150      ;
; 1.903 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.150      ;
; 1.903 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.150      ;
; 1.903 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.150      ;
; 1.903 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.150      ;
; 1.903 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.150      ;
; 2.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.303      ;
; 2.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.303      ;
; 2.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.303      ;
; 2.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.303      ;
; 2.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.303      ;
; 2.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.303      ;
; 2.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.303      ;
; 2.122 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.373      ;
; 2.122 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.373      ;
; 2.126 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.377      ;
; 2.126 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.377      ;
; 2.126 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.377      ;
; 2.126 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.377      ;
; 2.126 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.377      ;
; 2.126 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.377      ;
; 2.126 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.377      ;
; 2.126 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.377      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.382 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 198.110 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 10.800 ; 0.000         ;
; CLOCK_50                                            ; 13.908 ; 0.000         ;
; altera_reserved_tck                                 ; 47.399 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.088 ; 0.000         ;
; CLOCK_50                                            ; 0.175 ; 0.000         ;
; altera_reserved_tck                                 ; 0.176 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 98.284 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.487 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 7.729  ; 0.000         ;
; CLOCK_50                                            ; 9.248  ; 0.000         ;
; CLOCK2_50                                           ; 16.000 ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; altera_reserved_tck                                 ; 49.435 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 10.800 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.987      ;
; 10.804 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.983      ;
; 10.828 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.936      ;
; 10.832 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.932      ;
; 10.853 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.911      ;
; 10.857 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.907      ;
; 10.862 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.902      ;
; 10.866 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.898      ;
; 10.866 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.898      ;
; 10.866 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.898      ;
; 10.868 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.919      ;
; 10.869 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.895      ;
; 10.870 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.894      ;
; 10.870 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.894      ;
; 10.872 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.915      ;
; 10.873 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.891      ;
; 10.875 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.889      ;
; 10.879 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.885      ;
; 10.887 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.877      ;
; 10.891 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.873      ;
; 10.896 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.868      ;
; 10.900 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.864      ;
; 10.902 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.862      ;
; 10.903 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.884      ;
; 10.906 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.858      ;
; 10.907 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.880      ;
; 10.921 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.843      ;
; 10.923 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.841      ;
; 10.925 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.839      ;
; 10.927 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.837      ;
; 10.930 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.834      ;
; 10.934 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.830      ;
; 10.934 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.830      ;
; 10.934 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.830      ;
; 10.936 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.851      ;
; 10.937 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.827      ;
; 10.938 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.826      ;
; 10.938 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.826      ;
; 10.940 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.847      ;
; 10.941 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.823      ;
; 10.943 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.821      ;
; 10.947 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.817      ;
; 10.948 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.839      ;
; 10.949 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.815      ;
; 10.952 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.835      ;
; 10.953 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.811      ;
; 10.955 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.809      ;
; 10.957 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.807      ;
; 10.959 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.805      ;
; 10.961 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.803      ;
; 10.962 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.802      ;
; 10.963 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.801      ;
; 10.964 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.800      ;
; 10.966 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.798      ;
; 10.967 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.797      ;
; 10.968 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.796      ;
; 10.970 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.794      ;
; 10.971 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.816      ;
; 10.974 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.790      ;
; 10.975 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.812      ;
; 10.989 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.224     ; 4.774      ;
; 10.989 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.775      ;
; 10.991 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.773      ;
; 10.993 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.224     ; 4.770      ;
; 10.993 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.771      ;
; 10.995 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.769      ;
; 10.998 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.766      ;
; 11.002 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.762      ;
; 11.002 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.762      ;
; 11.002 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.762      ;
; 11.004 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.783      ;
; 11.005 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.759      ;
; 11.006 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.758      ;
; 11.006 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.758      ;
; 11.008 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[28] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.779      ;
; 11.009 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.755      ;
; 11.011 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.753      ;
; 11.015 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.749      ;
; 11.016 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.771      ;
; 11.017 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.747      ;
; 11.020 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.767      ;
; 11.021 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.743      ;
; 11.023 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.741      ;
; 11.025 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.739      ;
; 11.027 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.737      ;
; 11.029 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.735      ;
; 11.030 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.734      ;
; 11.031 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.756      ;
; 11.031 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.733      ;
; 11.032 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.732      ;
; 11.034 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.730      ;
; 11.035 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.752      ;
; 11.035 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.729      ;
; 11.036 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[28] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.728      ;
; 11.038 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.726      ;
; 11.039 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.748      ;
; 11.041 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[8]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.746      ;
; 11.041 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.723      ;
; 11.042 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.223     ; 4.722      ;
; 11.043 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_fv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.200     ; 4.744      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.908 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 6.215      ;
; 13.908 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 6.215      ;
; 13.910 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 6.216      ;
; 14.091 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 6.039      ;
; 14.091 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 6.039      ;
; 14.092 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 6.032      ;
; 14.092 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 6.032      ;
; 14.093 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a79~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 6.040      ;
; 14.094 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a15~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 6.033      ;
; 14.486 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 5.641      ;
; 14.486 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 5.641      ;
; 14.488 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a47~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 5.642      ;
; 14.504 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.120      ; 5.625      ;
; 14.504 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.120      ; 5.625      ;
; 14.506 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a23~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 5.626      ;
; 14.517 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 5.614      ;
; 14.517 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 5.614      ;
; 14.519 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a100~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.125      ; 5.615      ;
; 14.531 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 5.594      ;
; 14.531 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 5.594      ;
; 14.533 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 5.595      ;
; 14.661 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 5.457      ;
; 14.661 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 5.457      ;
; 14.663 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a44~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 5.458      ;
; 14.673 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 5.452      ;
; 14.673 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 5.452      ;
; 14.675 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 5.445      ;
; 14.675 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a108~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 5.453      ;
; 14.675 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 5.445      ;
; 14.677 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a111~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 5.446      ;
; 14.699 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 5.423      ;
; 14.699 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 5.423      ;
; 14.701 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 5.424      ;
; 14.712 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 5.402      ;
; 14.712 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 5.402      ;
; 14.714 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 5.403      ;
; 14.725 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 5.391      ;
; 14.725 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 5.391      ;
; 14.727 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a75~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 5.392      ;
; 14.861 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 5.250      ;
; 14.861 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 5.250      ;
; 14.863 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 5.251      ;
; 14.865 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 5.242      ;
; 14.865 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 5.242      ;
; 14.867 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a117~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 5.243      ;
; 14.893 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a11~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 5.191      ;
; 14.925 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.093      ;
; 14.926 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 5.176      ;
; 14.926 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 5.176      ;
; 14.928 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 5.177      ;
; 14.936 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a112~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.167      ;
; 14.936 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a112~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.167      ;
; 14.937 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 5.176      ;
; 14.937 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 5.176      ;
; 14.939 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a89~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 5.177      ;
; 14.941 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 5.152      ;
; 14.941 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 5.152      ;
; 14.943 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a71~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 5.153      ;
; 14.945 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.079      ;
; 14.946 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 5.113      ;
; 14.957 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a62~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.074      ;
; 14.957 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.066      ; 5.118      ;
; 15.042 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 5.057      ;
; 15.042 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 5.057      ;
; 15.044 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 5.058      ;
; 15.048 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 5.087      ;
; 15.048 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 5.087      ;
; 15.050 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 5.088      ;
; 15.062 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 5.010      ;
; 15.101 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.077      ; 4.985      ;
; 15.101 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.077      ; 4.985      ;
; 15.103 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a36~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 4.986      ;
; 15.118 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 4.955      ;
; 15.118 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 4.955      ;
; 15.120 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.905      ;
; 15.120 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 4.956      ;
; 15.121 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a4~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 4.927      ;
; 15.122 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 4.965      ;
; 15.122 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 4.965      ;
; 15.124 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a84~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 4.966      ;
; 15.136 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a20~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 4.910      ;
; 15.194 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 4.853      ;
; 15.194 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 4.853      ;
; 15.195 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 4.867      ;
; 15.195 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 4.867      ;
; 15.196 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.041      ; 4.854      ;
; 15.197 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 4.868      ;
; 15.201 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 4.932      ;
; 15.201 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 4.932      ;
; 15.203 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a122~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 4.933      ;
; 15.214 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 4.855      ;
; 15.214 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 4.855      ;
; 15.216 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 4.910      ;
; 15.216 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a125~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.856      ;
; 15.216 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 4.910      ;
; 15.218 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a92~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.120      ; 4.911      ;
; 15.221 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 4.861      ;
; 15.221 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 4.861      ;
; 15.223 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 4.862      ;
; 15.231 ; ramwriter:rw0|r_wbit                                                         ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a61~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 4.824      ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 2.887      ;
; 47.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 2.853      ;
; 47.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.685      ;
; 47.778 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 2.504      ;
; 47.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.346      ;
; 48.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.262      ;
; 48.215 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.085      ;
; 48.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.048      ;
; 48.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.952      ;
; 48.394 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.887      ;
; 48.480 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.807      ;
; 48.605 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.695      ;
; 48.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.603      ;
; 48.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.574      ;
; 48.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.563      ;
; 48.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.473      ;
; 48.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.319      ;
; 49.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.287      ;
; 49.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 1.248      ;
; 49.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.009      ;
; 49.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 0.988      ;
; 49.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 0.623      ;
; 96.442 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.515      ;
; 96.556 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.395      ;
; 96.558 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.393      ;
; 96.603 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.354      ;
; 96.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.348      ;
; 96.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.348      ;
; 96.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.348      ;
; 96.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.348      ;
; 96.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.348      ;
; 96.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.348      ;
; 96.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.348      ;
; 96.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.348      ;
; 96.664 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.293      ;
; 96.679 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.277      ;
; 96.704 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.247      ;
; 96.707 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.250      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.257      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.257      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.257      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.257      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.257      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.257      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.257      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.257      ;
; 96.735 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.216      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.216      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.216      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.216      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.216      ;
; 96.741 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.210      ;
; 96.762 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.195      ;
; 96.793 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.157      ;
; 96.795 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.155      ;
; 96.796 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.155      ;
; 96.798 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.159      ;
; 96.802 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.149      ;
; 96.821 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.130      ;
; 96.823 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.128      ;
; 96.825 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.129      ;
; 96.825 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.129      ;
; 96.825 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.129      ;
; 96.825 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.129      ;
; 96.852 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.083      ;
; 96.852 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.083      ;
; 96.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.091      ;
; 96.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.091      ;
; 96.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.091      ;
; 96.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.091      ;
; 96.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.091      ;
; 96.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.091      ;
; 96.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.091      ;
; 96.873 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.074      ;
; 96.873 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.074      ;
; 96.873 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.061      ;
; 96.874 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.077      ;
; 96.875 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.072      ;
; 96.876 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.071      ;
; 96.876 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.071      ;
; 96.884 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.050      ;
; 96.887 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.064      ;
; 96.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.089      ;
; 96.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.089      ;
; 96.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.089      ;
; 96.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.089      ;
; 96.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.089      ;
; 96.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.089      ;
; 96.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.089      ;
; 96.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.089      ;
; 96.896 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.058      ;
; 96.898 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.059      ;
; 96.906 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.051      ;
; 96.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.010      ;
; 96.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.010      ;
; 96.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.010      ;
; 96.918 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.026      ;
; 96.925 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.032      ;
; 96.926 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.018      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.088 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.431      ;
; 0.089 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.430      ;
; 0.122 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.455      ;
; 0.131 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.467      ;
; 0.135 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.476      ;
; 0.135 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.476      ;
; 0.136 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.475      ;
; 0.136 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.477      ;
; 0.137 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.476      ;
; 0.137 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.476      ;
; 0.141 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.479      ;
; 0.141 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.479      ;
; 0.144 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.485      ;
; 0.145 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[5]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.484      ;
; 0.150 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.489      ;
; 0.181 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.243 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.376      ;
; 0.251 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.383      ;
; 0.260 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.392      ;
; 0.262 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.396      ;
; 0.262 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[6]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.394      ;
; 0.263 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.395      ;
; 0.269 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.403      ;
; 0.270 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.404      ;
; 0.271 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.405      ;
; 0.283 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.416      ;
; 0.284 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.417      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.289 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.292 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.425      ;
; 0.295 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.428      ;
; 0.296 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.297 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.298 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.327 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.663      ;
; 0.329 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.461      ;
; 0.330 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[17]                                                                                           ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.463      ;
; 0.330 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.462      ;
; 0.337 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.469      ;
; 0.339 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.473      ;
; 0.360 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.678      ;
; 0.365 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.498      ;
; 0.370 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.503      ;
; 0.389 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[13]                                                   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ftk:auto_generated|pipeline_dffe[13]                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.514      ;
; 0.428 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[2]                                                                                            ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.560      ;
; 0.433 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.566      ;
; 0.434 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.567      ;
; 0.438 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.575      ;
; 0.441 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.578      ;
; 0.442 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.575      ;
; 0.443 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[14]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[12]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.576      ;
; 0.444 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[17]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.577      ;
; 0.445 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.578      ;
; 0.445 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[18] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[19]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.578      ;
; 0.445 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[24] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[25]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.578      ;
; 0.445 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[22] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[23]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.578      ;
; 0.445 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[20] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[21]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.578      ;
; 0.445 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.578      ;
; 0.446 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[28] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[26] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[27]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[15]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[13]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.579      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; ramwriter:rw0|r_wbit                                                                                                                                    ; ramwriter:rw0|r_wbit                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ramwriter:rw0|current_state.WAIT_STATE                                                                                                                  ; ramwriter:rw0|current_state.WAIT_STATE                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                   ; ramwriter:rw0|current_state.END_WRITE                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ramwriter:rw0|r_data_word1[2]                                                                                                                           ; ramwriter:rw0|r_data_word1[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                    ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.315      ;
; 0.190 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.320      ;
; 0.192 ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.325      ;
; 0.193 ; ramwriter:rw0|r_data_word1[7]                                                                                                                           ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a87~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.189      ; 0.486      ;
; 0.200 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                   ; ramwriter:rw0|r_wbit                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.332      ;
; 0.205 ; ramwriter:rw0|current_state.START_WRITE                                                                                                                 ; ramwriter:rw0|current_state.END_WRITE                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.337      ;
; 0.258 ; ramwriter:rw0|r_address[4]                                                                                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 0.538      ;
; 0.259 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.390      ;
; 0.260 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.390      ;
; 0.281 ; ramwriter:rw0|r_address[1]                                                                                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a124~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.200      ; 0.585      ;
; 0.283 ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.416      ;
; 0.284 ; adcqreader:aqr|ctr[1]                                                                                                                                   ; adcqreader:aqr|ctr[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.416      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; ramwriter:rw0|clk_ctr[1]                                                                                                                                ; ramwriter:rw0|clk_ctr[1]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.416      ;
; 0.285 ; adcqreader:aqr|ctr[3]                                                                                                                                   ; adcqreader:aqr|ctr[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; adcqreader:aqr|ctr[5]                                                                                                                                   ; adcqreader:aqr|ctr[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.286 ; adcqreader:aqr|ctr[2]                                                                                                                                   ; adcqreader:aqr|ctr[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; adcqreader:aqr|ctr[4]                                                                                                                                   ; adcqreader:aqr|ctr[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                     ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.290 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                      ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.423      ;
; 0.294 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.424      ;
; 0.295 ; adcqreader:aqr|ctr[15]                                                                                                                                  ; adcqreader:aqr|ctr[15]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; ramwriter:rw0|clk_ctr[15]                                                                                                                               ; ramwriter:rw0|clk_ctr[15]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; ramwriter:rw0|r_address[1]                                                                                                                              ; ramwriter:rw0|r_address[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.296 ; adcqreader:aqr|ctr[31]                                                                                                                                  ; adcqreader:aqr|ctr[31]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; adcqreader:aqr|ctr[0]                                                                                                                                   ; adcqreader:aqr|ctr[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; adcqreader:aqr|ctr[7]                                                                                                                                   ; adcqreader:aqr|ctr[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; adcqreader:aqr|ctr[13]                                                                                                                                  ; adcqreader:aqr|ctr[13]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; adcqreader:aqr|ctr[17]                                                                                                                                  ; adcqreader:aqr|ctr[17]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|clk_ctr[5]                                                                                                                                ; ramwriter:rw0|clk_ctr[5]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|clk_ctr[0]                                                                                                                                ; ramwriter:rw0|clk_ctr[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|clk_ctr[3]                                                                                                                                ; ramwriter:rw0|clk_ctr[3]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|clk_ctr[7]                                                                                                                                ; ramwriter:rw0|clk_ctr[7]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|clk_ctr[13]                                                                                                                               ; ramwriter:rw0|clk_ctr[13]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|clk_ctr[17]                                                                                                                               ; ramwriter:rw0|clk_ctr[17]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|clk_ctr[31]                                                                                                                               ; ramwriter:rw0|clk_ctr[31]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|r_address[7]                                                                                                                              ; ramwriter:rw0|r_address[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; ramwriter:rw0|r_address[5]                                                                                                                              ; ramwriter:rw0|r_address[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[27]                                                                                                                                  ; adcqreader:aqr|ctr[27]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[29]                                                                                                                                  ; adcqreader:aqr|ctr[29]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[25]                                                                                                                                  ; adcqreader:aqr|ctr[25]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[6]                                                                                                                                   ; adcqreader:aqr|ctr[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[8]                                                                                                                                   ; adcqreader:aqr|ctr[8]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[9]                                                                                                                                   ; adcqreader:aqr|ctr[9]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[11]                                                                                                                                  ; adcqreader:aqr|ctr[11]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[14]                                                                                                                                  ; adcqreader:aqr|ctr[14]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[16]                                                                                                                                  ; adcqreader:aqr|ctr[16]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[19]                                                                                                                                  ; adcqreader:aqr|ctr[19]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[21]                                                                                                                                  ; adcqreader:aqr|ctr[21]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; adcqreader:aqr|ctr[23]                                                                                                                                  ; adcqreader:aqr|ctr[23]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[2]                                                                                                                                ; ramwriter:rw0|clk_ctr[2]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[6]                                                                                                                                ; ramwriter:rw0|clk_ctr[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[8]                                                                                                                                ; ramwriter:rw0|clk_ctr[8]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[21]                                                                                                                               ; ramwriter:rw0|clk_ctr[21]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[9]                                                                                                                                ; ramwriter:rw0|clk_ctr[9]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[11]                                                                                                                               ; ramwriter:rw0|clk_ctr[11]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[14]                                                                                                                               ; ramwriter:rw0|clk_ctr[14]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[16]                                                                                                                               ; ramwriter:rw0|clk_ctr[16]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[19]                                                                                                                               ; ramwriter:rw0|clk_ctr[19]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[23]                                                                                                                               ; ramwriter:rw0|clk_ctr[23]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[25]                                                                                                                               ; ramwriter:rw0|clk_ctr[25]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[27]                                                                                                                               ; ramwriter:rw0|clk_ctr[27]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|clk_ctr[29]                                                                                                                               ; ramwriter:rw0|clk_ctr[29]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|r_data_word1[15]                                                                                                                          ; ramwriter:rw0|r_data_word1[15]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|r_data_word1[14]                                                                                                                          ; ramwriter:rw0|r_data_word1[14]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|r_data_word1[8]                                                                                                                           ; ramwriter:rw0|r_data_word1[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|r_data_word1[6]                                                                                                                           ; ramwriter:rw0|r_data_word1[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|r_data_word1[4]                                                                                                                           ; ramwriter:rw0|r_data_word1[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.176 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.182 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                               ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                           ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                              ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                     ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                          ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                             ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                    ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.187 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.188 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.320      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.321      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.321      ;
; 0.192 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.323      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.321      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.322      ;
; 0.193 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.324      ;
; 0.194 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                        ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.323      ;
; 0.195 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.324      ;
; 0.195 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]                                                                                                                   ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.324      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                       ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]                                                                                                                  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.328      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.330      ;
; 0.200 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.331      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.331      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.284 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.657      ;
; 98.453 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.487      ;
; 98.453 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.487      ;
; 98.453 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.487      ;
; 98.453 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.487      ;
; 98.453 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.487      ;
; 98.453 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.487      ;
; 98.453 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.487      ;
; 98.453 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.487      ;
; 98.454 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.486      ;
; 98.454 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.486      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.388      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.388      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.388      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.388      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.388      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.388      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.388      ;
; 98.612 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.324      ;
; 98.612 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.324      ;
; 98.612 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.324      ;
; 98.612 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.324      ;
; 98.612 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.324      ;
; 98.612 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.324      ;
; 98.626 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.316      ;
; 98.626 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.316      ;
; 98.642 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.308      ;
; 98.642 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.308      ;
; 98.642 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.308      ;
; 98.642 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.308      ;
; 98.642 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.308      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.093      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.093      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.003      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.990      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.139 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.801      ;
; 99.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.697      ;
; 99.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.697      ;
; 99.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.697      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.617      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.617      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.617      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.553 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.684      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.845      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.846      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.959      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.959      ;
; 0.975 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.116      ;
; 0.975 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.116      ;
; 0.975 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.116      ;
; 0.975 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.116      ;
; 0.975 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.116      ;
; 0.989 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.122      ;
; 0.989 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.122      ;
; 1.004 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.131      ;
; 1.004 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.131      ;
; 1.004 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.131      ;
; 1.004 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.131      ;
; 1.004 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.131      ;
; 1.004 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.131      ;
; 1.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.222      ;
; 1.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.222      ;
; 1.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.222      ;
; 1.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.222      ;
; 1.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.222      ;
; 1.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.222      ;
; 1.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.222      ;
; 1.130 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.261      ;
; 1.130 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.261      ;
; 1.130 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.261      ;
; 1.130 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.261      ;
; 1.130 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.261      ;
; 1.130 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.261      ;
; 1.130 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.261      ;
; 1.130 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.261      ;
; 1.132 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.263      ;
; 1.132 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.263      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
; 1.273 ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.405      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 198.995 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 5.621  ; 0.088 ; 96.807   ; 0.487   ; 7.619               ;
;  CLOCK2_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                            ; 9.285  ; 0.175 ; N/A      ; N/A     ; 9.248               ;
;  altera_reserved_tck                                 ; 44.282 ; 0.176 ; 96.807   ; 0.487   ; 49.435              ;
;  pll_100|altpll_component|auto_generated|pll1|clk[2] ; 5.621  ; 0.088 ; N/A      ; N/A     ; 7.619               ;
; Design-wide TNS                                      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADA_SCL        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADC_CLK_A      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADC_CLK_B      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADC_OEB_A      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADC_OEB_B      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_CLK_A      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_CLK_B      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_MODE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_WRT_A      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_WRT_B      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; POWER_ON            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADA_SDA        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SMA_CLKIN           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_ADC_DA[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_OTR_A      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_OTR_B      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_OSC_SMA_ADC4   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_SMA_DAC4       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_ADA_SDA        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_ADC_DB[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADA_SCL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_OEB_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_OEB_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_MODE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_WRT_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_WRT_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; POWER_ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_ADA_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADA_SCL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_OEB_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_OEB_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_MODE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_WRT_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_WRT_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; POWER_ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_ADA_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_ADA_SCL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_ADC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_ADC_OEB_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_ADC_OEB_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_MODE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_WRT_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_WRT_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; POWER_ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_ADA_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 5851     ; 0        ; 48       ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 6471     ; 0        ; 0        ; 0        ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 37745    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 5851     ; 0        ; 48       ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 6471     ; 0        ; 0        ; 0        ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 37745    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 66       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 66       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 9     ; 9    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                        ; Clock                                                                                                                         ; Type      ; Status      ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; CLOCK2_50                                                                                                                     ; CLOCK2_50                                                                                                                     ; Base      ; Constrained ;
; CLOCK3_50                                                                                                                     ; CLOCK3_50                                                                                                                     ; Base      ; Constrained ;
; CLOCK_50                                                                                                                      ; CLOCK_50                                                                                                                      ; Base      ; Constrained ;
; altera_reserved_tck                                                                                                           ; altera_reserved_tck                                                                                                           ; Base      ; Constrained ;
; pll_100|altpll_component|auto_generated|pll1|clk[1]                                                                           ; pll_100|altpll_component|auto_generated|pll1|clk[1]                                                                           ; Generated ; Constrained ;
; pll_100|altpll_component|auto_generated|pll1|clk[2]                                                                           ; pll_100|altpll_component|auto_generated|pll1|clk[2]                                                                           ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0]  ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]  ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2]  ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout            ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout            ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout        ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout        ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout           ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout           ; Generated ; Illegal     ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; Generated ; Illegal     ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; Generated ; Illegal     ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; HSMC_ADC_DB[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCIE_PERST_N        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_CLK_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_CLK_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_CLK_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_CLK_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_WRT_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_WRT_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; HSMC_ADC_DB[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCIE_PERST_N        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_CLK_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_CLK_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_CLK_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_CLK_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_WRT_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_WRT_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Sun Mar 01 12:31:16 2020
Info: Command: quartus_sta cinnabon_fpga -c cinnabon_fpga
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 3 assignments for entity "add" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cinnabon_fpga.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0]} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2]} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {pll_100|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {pll_100|altpll_component|auto_generated|pll1|clk[1]} {pll_100|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_100|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {pll_100|altpll_component|auto_generated|pll1|clk[2]} {pll_100|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export} File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332054): Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Info (332104): Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout Reason: Clock derived from ignored clock: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk.  Clock assignment is being ignored.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.621               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.285               0.000 CLOCK_50 
    Info (332119):    44.282               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.258               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.392               0.000 CLOCK_50 
    Info (332119):     0.394               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 96.807
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.807               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.994               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.619               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.662               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.756               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 197.910 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout Reason: Clock derived from ignored clock: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk.  Clock assignment is being ignored.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332146): Worst-case setup slack is 6.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.613               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    10.100               0.000 CLOCK_50 
    Info (332119):    44.760               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.344               0.000 CLOCK_50 
    Info (332119):     0.346               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 97.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.057               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.899               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.625               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.647               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.751               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 198.110 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout Reason: Clock derived from ignored clock: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk.  Clock assignment is being ignored.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332146): Worst-case setup slack is 10.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.800               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.908               0.000 CLOCK_50 
    Info (332119):    47.399               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.088               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.175               0.000 CLOCK_50 
    Info (332119):     0.176               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 98.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.284               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.487               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.729               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.248               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.435               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 198.995 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 5068 megabytes
    Info: Processing ended: Sun Mar 01 12:31:23 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


