// Seed: 436826856
module module_0 (
    input wire id_0
);
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16,
    output uwire id_17,
    input tri id_18,
    output wand id_19,
    input supply1 id_20,
    output wand id_21 id_23
);
  id_24 :
  assert property (@(posedge 1'h0) !1)
  else;
  or (
      id_14,
      id_0,
      id_12,
      id_6,
      id_8,
      id_10,
      id_13,
      id_5,
      id_16,
      id_4,
      id_11,
      id_18,
      id_20,
      id_15,
      id_9,
      id_24
  );
  module_0(
      id_2
  );
  assign id_21 = id_15 * 1 * id_6 | 1;
endmodule
