Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 12 16:01:37 2024
| Host         : eecs-digital-28 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixels_to_send_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_100_cw_fast rise@2330.000ns - clk_pixel_cw_hdmi rise@2329.966ns)
  Data Path Delay:        4.002ns  (logic 2.578ns (64.418%)  route 1.424ns (35.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2327.875 - 2330.000 ) 
    Source Clock Delay      (SCD):    -2.485ns = ( 2327.481 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                   2329.966  2329.966 r  
    N15                                               0.000  2329.966 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  2329.966    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  2331.407 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253  2332.660    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525  2324.135 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660  2325.795    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2325.891 r  wizard_migcam/clkout1_buf/O
                         net (fo=131, estimated)      1.634  2327.525    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393  2324.132 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661  2325.792    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2325.888 r  wizard_hdmi/clkout1_buf/O
                         net (fo=495, estimated)      1.592  2327.481    cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y12         RAMB36E1                                     r  cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[1])
                                                      2.454  2329.935 f  cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[1]
                         net (fo=5, estimated)        0.874  2330.809    cdc_fifo_2_n_16
    SLICE_X9Y57          LUT3 (Prop_lut3_I1_O)        0.124  2330.933 r  pixels_to_send[0][9]_i_1/O
                         net (fo=40, estimated)       0.550  2331.483    should_pack
    SLICE_X9Y55          FDRE                                         r  pixels_to_send_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                   2330.000  2330.000 r  
    N15                                               0.000  2330.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  2330.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  2331.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190  2332.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790  2324.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577  2326.347    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2326.438 r  wizard_migcam/clkout1_buf/O
                         net (fo=131, estimated)      1.436  2327.875    clk_100_passthrough
    SLICE_X9Y55          FDRE                                         r  pixels_to_send_reg[0][0]/C
                         clock pessimism             -0.514  2327.360    
                         clock uncertainty           -0.506  2326.854    
    SLICE_X9Y55          FDRE (Setup_fdre_C_CE)      -0.205  2326.649    pixels_to_send_reg[0][0]
  -------------------------------------------------------------------
                         required time                       2326.649    
                         arrival time                       -2331.483    
  -------------------------------------------------------------------
                         slack                                 -4.834    




