RISCV SB+fence.r.rws
"Fence.r.rwdWR Fre Fence.r.rwdWR Fre"
Cycle=Fre Fence.r.rwdWR Fre Fence.r.rwdWR
Relax=Fence.r.rwdWR
Safe=Fre
Generator=diy7 (version 7.47+2)
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=Fence.r.rwdWR Fre Fence.r.rwdWR Fre
{
0:x6=x; 0:x8=y;
1:x6=y; 1:x8=x;
}
 P0          | P1          ;
 ori x5,x0,1 | ori x5,x0,1 ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence r,rw  | fence r,rw  ;
 lw x7,0(x8) | lw x7,0(x8) ;
exists
(0:x7=0 /\ 1:x7=0)
