Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 25 07:51:59 2025
| Host         : LENOVO8309 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file displayControl_timing_summary_routed.rpt -pb displayControl_timing_summary_routed.pb -rpx displayControl_timing_summary_routed.rpx -warn_on_violation
| Design       : displayControl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     35          
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: divisor/frecu_reg/L7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divisor/resetint_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.928        0.000                      0                   32        0.320        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.928        0.000                      0                   32        0.320        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 2.200ns (70.374%)  route 0.926ns (29.626%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.766    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.206 r  divisor/u1/dataout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.206    divisor/u1/dataout_reg[28]_i_1_n_6
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[29]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 2.192ns (70.298%)  route 0.926ns (29.702%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.766    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.198 r  divisor/u1/dataout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.198    divisor/u1/dataout_reg[28]_i_1_n_4
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 2.116ns (69.556%)  route 0.926ns (30.444%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.766    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.122 r  divisor/u1/dataout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.122    divisor/u1/dataout_reg[28]_i_1_n_5
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 2.096ns (69.355%)  route 0.926ns (30.645%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.766    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.102 r  divisor/u1/dataout_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.102    divisor/u1/dataout_reg[28]_i_1_n_7
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[28]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 2.083ns (69.222%)  route 0.926ns (30.778%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.766    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.089 r  divisor/u1/dataout_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.089    divisor/u1/dataout_reg[24]_i_1_n_6
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443    14.784    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[25]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.109    15.133    divisor/u1/dataout_reg[25]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 2.075ns (69.140%)  route 0.926ns (30.860%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.766    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.081 r  divisor/u1/dataout_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.081    divisor/u1/dataout_reg[24]_i_1_n_4
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443    14.784    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[27]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.109    15.133    divisor/u1/dataout_reg[27]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 1.999ns (68.339%)  route 0.926ns (31.661%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.766    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.005 r  divisor/u1/dataout_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.005    divisor/u1/dataout_reg[24]_i_1_n_5
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443    14.784    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[26]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.109    15.133    divisor/u1/dataout_reg[26]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 1.979ns (68.121%)  route 0.926ns (31.879%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.766    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.985 r  divisor/u1/dataout_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.985    divisor/u1/dataout_reg[24]_i_1_n_7
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443    14.784    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[24]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.109    15.133    divisor/u1/dataout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 1.966ns (67.977%)  route 0.926ns (32.023%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.972 r  divisor/u1/dataout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.972    divisor/u1/dataout_reg[20]_i_1_n_6
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443    14.784    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y41         FDCE (Setup_fdce_C_D)        0.109    15.133    divisor/u1/dataout_reg[21]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.958ns (67.889%)  route 0.926ns (32.111%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.559     5.080    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.926     6.524    divisor/u1/cuenta[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.181 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.298    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.964 r  divisor/u1/dataout_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.964    divisor/u1/dataout_reg[20]_i_1_n_4
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443    14.784    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[23]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y41         FDCE (Setup_fdce_C_D)        0.109    15.133    divisor/u1/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  7.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.558     1.441    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  divisor/u1/dataout_reg[0]/Q
                         net (fo=2, routed)           0.175     1.780    divisor/u1/cuenta[0]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  divisor/u1/dataout[0]_i_3/O
                         net (fo=1, routed)           0.000     1.825    divisor/u1/dataout[0]_i_3_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  divisor/u1/dataout_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    divisor/u1/dataout_reg[0]_i_1_n_7
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.826     1.953    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.134     1.575    divisor/u1/dataout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.559     1.442    divisor/u1/clock
    SLICE_X34Y37         FDCE                                         r  divisor/u1/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  divisor/u1/dataout_reg[7]/Q
                         net (fo=4, routed)           0.185     1.791    divisor/u1/cuenta[7]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.900 r  divisor/u1/dataout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    divisor/u1/dataout_reg[4]_i_1_n_4
    SLICE_X34Y37         FDCE                                         r  divisor/u1/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.827     1.954    divisor/u1/clock
    SLICE_X34Y37         FDCE                                         r  divisor/u1/dataout_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.134     1.576    divisor/u1/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.273ns (59.396%)  route 0.187ns (40.604%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  divisor/u1/dataout_reg[19]/Q
                         net (fo=4, routed)           0.187     1.795    divisor/u1/cuenta[19]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.904 r  divisor/u1/dataout_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    divisor/u1/dataout_reg[16]_i_1_n_4
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.134     1.578    divisor/u1/dataout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divisor/u1/dataout_reg[28]/Q
                         net (fo=2, routed)           0.182     1.791    divisor/u1/cuenta[28]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  divisor/u1/dataout_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    divisor/u1/dataout_reg[28]_i_1_n_7
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[28]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    divisor/u1/dataout_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.273ns (58.351%)  route 0.195ns (41.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  divisor/u1/dataout_reg[11]/Q
                         net (fo=3, routed)           0.195     1.802    divisor/u1/cuenta[11]
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.911 r  divisor/u1/dataout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    divisor/u1/dataout_reg[8]_i_1_n_4
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y38         FDCE (Hold_fdce_C_D)         0.134     1.577    divisor/u1/dataout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.279ns (58.972%)  route 0.194ns (41.028%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  divisor/u1/dataout_reg[12]/Q
                         net (fo=3, routed)           0.194     1.801    divisor/u1/cuenta[12]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  divisor/u1/dataout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    divisor/u1/dataout_reg[12]_i_1_n_7
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[12]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y39         FDCE (Hold_fdce_C_D)         0.134     1.577    divisor/u1/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.173%)  route 0.175ns (35.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.558     1.441    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  divisor/u1/dataout_reg[0]/Q
                         net (fo=2, routed)           0.175     1.780    divisor/u1/cuenta[0]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  divisor/u1/dataout[0]_i_3/O
                         net (fo=1, routed)           0.000     1.825    divisor/u1/dataout[0]_i_3_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.930 r  divisor/u1/dataout_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.930    divisor/u1/dataout_reg[0]_i_1_n_6
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.826     1.953    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.134     1.575    divisor/u1/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.314ns (63.359%)  route 0.182ns (36.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divisor/u1/dataout_reg[28]/Q
                         net (fo=2, routed)           0.182     1.791    divisor/u1/cuenta[28]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.941 r  divisor/u1/dataout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    divisor/u1/dataout_reg[28]_i_1_n_6
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[29]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    divisor/u1/dataout_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.314ns (61.799%)  route 0.194ns (38.201%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  divisor/u1/dataout_reg[12]/Q
                         net (fo=3, routed)           0.194     1.801    divisor/u1/cuenta[12]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.951 r  divisor/u1/dataout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    divisor/u1/dataout_reg[12]_i_1_n_6
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[13]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y39         FDCE (Hold_fdce_C_D)         0.134     1.577    divisor/u1/dataout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.273ns (53.190%)  route 0.240ns (46.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divisor/u1/dataout_reg[31]/Q
                         net (fo=2, routed)           0.240     1.849    divisor/u1/cuenta[31]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.958 r  divisor/u1/dataout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    divisor/u1/dataout_reg[28]_i_1_n_4
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    divisor/u1/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.379    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y36   divisor/u1/dataout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   divisor/u1/dataout_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   divisor/u1/dataout_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   divisor/u1/dataout_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   divisor/u1/dataout_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   divisor/u1/dataout_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   divisor/u1/dataout_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y40   divisor/u1/dataout_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y40   divisor/u1/dataout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   divisor/u1/dataout_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   divisor/u1/dataout_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   divisor/u1/dataout_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   divisor/u1/dataout_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   divisor/u1/dataout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   divisor/u1/dataout_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   divisor/u1/dataout_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   divisor/u1/dataout_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   divisor/u1/dataout_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   divisor/u1/dataout_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   divisor/u1/dataout_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   divisor/u1/dataout_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   divisor/u1/dataout_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   divisor/u1/dataout_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   divisor/u1/dataout_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   divisor/u1/dataout_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   divisor/u1/dataout_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   divisor/u1/dataout_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   divisor/u1/dataout_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   divisor/u1/dataout_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.062ns  (logic 5.432ns (45.034%)  route 6.630ns (54.966%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.677     5.126    bcd1_IBUF[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.250 r  sevengseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.128     6.378    transbcd[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.152     6.530 r  sevengseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826     8.356    sevengseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    12.062 r  sevengseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.062    sevengseg[5]
    V5                                                                r  sevengseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.907ns  (logic 5.229ns (43.919%)  route 6.677ns (56.081%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.677     5.126    bcd1_IBUF[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.250 r  sevengseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.130     6.380    transbcd[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.504 r  sevengseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871     8.375    sevengseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.907 r  sevengseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.907    sevengseg[6]
    U7                                                                r  sevengseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.782ns  (logic 5.463ns (46.370%)  route 6.319ns (53.630%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.677     5.126    bcd1_IBUF[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.250 r  sevengseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.978     6.228    transbcd[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152     6.380 r  sevengseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.044    sevengseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.782 r  sevengseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.782    sevengseg[3]
    V8                                                                r  sevengseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.698ns  (logic 5.218ns (44.603%)  route 6.480ns (55.397%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.677     5.126    bcd1_IBUF[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.250 r  sevengseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.128     6.378    transbcd[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.502 r  sevengseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.676     8.178    sevengseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.698 r  sevengseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.698    sevengseg[4]
    U5                                                                r  sevengseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.560ns  (logic 5.233ns (45.268%)  route 6.327ns (54.732%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.677     5.126    bcd1_IBUF[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.250 r  sevengseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.978     6.228    transbcd[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.352 r  sevengseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     8.025    sevengseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.560 r  sevengseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.560    sevengseg[2]
    U8                                                                r  sevengseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd0[1]
                            (input port)
  Destination:            sevengseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 5.450ns (47.706%)  route 5.974ns (52.294%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bcd0[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bcd0_IBUF[1]_inst/O
                         net (fo=1, routed)           3.493     4.954    bcd0_IBUF[1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.078 r  sevengseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.807     5.886    transbcd[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     6.038 r  sevengseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.711    sevengseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.424 r  sevengseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.424    sevengseg[0]
    W7                                                                r  sevengseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd0[1]
                            (input port)
  Destination:            sevengseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 5.238ns (46.759%)  route 5.965ns (53.241%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bcd0[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bcd0_IBUF[1]_inst/O
                         net (fo=1, routed)           3.493     4.954    bcd0_IBUF[1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.078 r  sevengseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.807     5.886    transbcd[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.010 r  sevengseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     7.674    sevengseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.203 r  sevengseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.203    sevengseg[1]
    W6                                                                r  sevengseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 4.320ns (62.958%)  route 2.542ns (37.042%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[0]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  que7_reg[0]/Q
                         net (fo=8, routed)           0.878     1.334    que7_reg_n_0_[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     1.486 r  control7seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.150    control7seg_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.862 r  control7seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.862    control7seg[3]
    W4                                                                r  control7seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 4.103ns (60.449%)  route 2.685ns (39.551%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[0]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  que7_reg[0]/Q
                         net (fo=8, routed)           0.878     1.334    que7_reg_n_0_[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.458 r  control7seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.265    control7seg_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.788 r  control7seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.788    control7seg[2]
    V4                                                                r  control7seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.734ns  (logic 4.311ns (64.019%)  route 2.423ns (35.981%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[0]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  que7_reg[0]/Q
                         net (fo=8, routed)           0.706     1.162    que7_reg_n_0_[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     1.312 r  control7seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.029    control7seg_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.734 r  control7seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.734    control7seg[0]
    U2                                                                r  control7seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cuenta4/dataout_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            que7_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.939%)  route 0.063ns (23.061%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  cuenta4/dataout_reg[17]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cuenta4/dataout_reg[17]/Q
                         net (fo=4, routed)           0.063     0.227    cuenta4/dataout_reg[17]
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.272 r  cuenta4/que7[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    quebcd[0]
    SLICE_X65Y25         FDCE                                         r  que7_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.887%)  route 0.204ns (59.113%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.204     0.345    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.887%)  route 0.204ns (59.113%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.204     0.345    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.887%)  route 0.204ns (59.113%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.204     0.345    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.887%)  route 0.204ns (59.113%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.204     0.345    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.253%)  route 0.218ns (60.747%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.218     0.359    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.253%)  route 0.218ns (60.747%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.218     0.359    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.253%)  route 0.218ns (60.747%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.218     0.359    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.253%)  route 0.218ns (60.747%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.218     0.359    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta4/dataout_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segundos4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  cuenta4/dataout_reg[18]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cuenta4/dataout_reg[18]/Q
                         net (fo=4, routed)           0.159     0.323    cuenta4/dataout_reg[18]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.368 r  cuenta4/segundos4_i_1/O
                         net (fo=1, routed)           0.000     0.368    cuenta4_n_2
    SLICE_X65Y25         FDCE                                         r  segundos4_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/u1/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.250ns  (logic 1.334ns (25.408%)  route 3.916ns (74.592%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.560     5.081    divisor/u1/clock
    SLICE_X34Y37         FDCE                                         r  divisor/u1/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  divisor/u1/dataout_reg[7]/Q
                         net (fo=4, routed)           0.817     6.416    divisor/u1/cuenta[7]
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.540 f  divisor/u1/frecu_reg_i_22/O
                         net (fo=1, routed)           0.937     7.478    divisor/u1/frecu_reg_i_22_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.602 r  divisor/u1/frecu_reg_i_15/O
                         net (fo=1, routed)           0.814     8.416    divisor/u1/frecu_reg_i_15_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  divisor/u1/frecu_reg_i_8/O
                         net (fo=2, routed)           0.469     9.009    divisor/u1/frecu_reg_i_8_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.118     9.127 f  divisor/u1/frecu_reg_i_2/O
                         net (fo=2, routed)           0.878    10.006    divisor/frecu_reg/CLR
    SLICE_X32Y40         LUT3 (Prop_lut3_I1_O)        0.326    10.332 r  divisor/frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000    10.332    divisor/frecu_reg/D0
    SLICE_X32Y40         LDCE                                         r  divisor/frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 1.014ns (20.239%)  route 3.996ns (79.761%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[15]/Q
                         net (fo=4, routed)           1.271     6.873    divisor/u1/cuenta[15]
    SLICE_X35Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.997 f  divisor/u1/frecu_reg_i_16/O
                         net (fo=1, routed)           0.954     7.951    divisor/u1/frecu_reg_i_16_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.075 f  divisor/u1/frecu_reg_i_10/O
                         net (fo=1, routed)           0.263     8.338    divisor/u1/frecu_reg_i_10_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.462 f  divisor/u1/frecu_reg_i_6/O
                         net (fo=1, routed)           0.809     9.271    divisor/u1/frecu_reg_i_6_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.395 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.699    10.093    divisor/eqOp
    SLICE_X33Y39         LDCE                                         r  divisor/resetint_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.763ns  (logic 1.042ns (21.878%)  route 3.721ns (78.122%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[17]/Q
                         net (fo=4, routed)           1.092     6.693    divisor/u1/cuenta[17]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  divisor/u1/frecu_reg_i_17/O
                         net (fo=1, routed)           0.667     7.484    divisor/u1/frecu_reg_i_17_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  divisor/u1/frecu_reg_i_13/O
                         net (fo=1, routed)           0.529     8.137    divisor/u1/frecu_reg_i_13_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.261 f  divisor/u1/frecu_reg_i_7/O
                         net (fo=2, routed)           0.808     9.069    divisor/u1/frecu_reg_i_7_n_0
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.221 f  divisor/u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.625     9.846    divisor/u1_n_3
    SLICE_X33Y39         LDCE                                         f  divisor/resetint_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/u1/dataout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.209ns (35.527%)  route 0.379ns (64.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  divisor/u1/dataout_reg[8]/Q
                         net (fo=4, routed)           0.118     1.726    divisor/u1/cuenta[8]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.771 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.261     2.031    divisor/eqOp
    SLICE_X33Y39         LDCE                                         r  divisor/resetint_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.254ns (37.582%)  route 0.422ns (62.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  divisor/u1/dataout_reg[8]/Q
                         net (fo=4, routed)           0.118     1.726    divisor/u1/cuenta[8]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.771 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.303     2.074    divisor/frecu_reg/D
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.045     2.119 r  divisor/frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000     2.119    divisor/frecu_reg/D0
    SLICE_X32Y40         LDCE                                         r  divisor/frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.253ns (22.544%)  route 0.869ns (77.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  divisor/u1/dataout_reg[25]/Q
                         net (fo=4, routed)           0.351     1.959    divisor/u1/cuenta[25]
    SLICE_X33Y40         LUT6 (Prop_lut6_I1_O)        0.045     2.004 f  divisor/u1/frecu_reg_i_7/O
                         net (fo=2, routed)           0.284     2.288    divisor/u1/frecu_reg_i_7_n_0
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.044     2.332 f  divisor/u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.234     2.566    divisor/u1_n_3
    SLICE_X33Y39         LDCE                                         f  divisor/resetint_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.048ns  (logic 1.565ns (25.881%)  route 4.483ns (74.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.384     6.048    divisor/u1/reset0_out
    SLICE_X34Y41         FDCE                                         f  divisor/u1/dataout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443     4.784    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.048ns  (logic 1.565ns (25.881%)  route 4.483ns (74.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.384     6.048    divisor/u1/reset0_out
    SLICE_X34Y41         FDCE                                         f  divisor/u1/dataout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443     4.784    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.048ns  (logic 1.565ns (25.881%)  route 4.483ns (74.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.384     6.048    divisor/u1/reset0_out
    SLICE_X34Y41         FDCE                                         f  divisor/u1/dataout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443     4.784    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.048ns  (logic 1.565ns (25.881%)  route 4.483ns (74.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.384     6.048    divisor/u1/reset0_out
    SLICE_X34Y41         FDCE                                         f  divisor/u1/dataout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443     4.784    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.565ns (25.915%)  route 4.475ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.376     6.040    divisor/u1/reset0_out
    SLICE_X34Y43         FDCE                                         f  divisor/u1/dataout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.565ns (25.915%)  route 4.475ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.376     6.040    divisor/u1/reset0_out
    SLICE_X34Y43         FDCE                                         f  divisor/u1/dataout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.565ns (25.915%)  route 4.475ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.376     6.040    divisor/u1/reset0_out
    SLICE_X34Y43         FDCE                                         f  divisor/u1/dataout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.565ns (25.915%)  route 4.475ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.376     6.040    divisor/u1/reset0_out
    SLICE_X34Y43         FDCE                                         f  divisor/u1/dataout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.858ns  (logic 1.565ns (26.719%)  route 4.293ns (73.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.195     5.858    divisor/u1/reset0_out
    SLICE_X34Y37         FDCE                                         f  divisor/u1/dataout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440     4.781    divisor/u1/clock
    SLICE_X34Y37         FDCE                                         r  divisor/u1/dataout_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.858ns  (logic 1.565ns (26.719%)  route 4.293ns (73.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.098     4.540    divisor/u1/AR[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.664 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.195     5.858    divisor/u1/reset0_out
    SLICE_X34Y37         FDCE                                         f  divisor/u1/dataout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440     4.781    divisor/u1/clock
    SLICE_X34Y37         FDCE                                         r  divisor/u1/dataout_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.203ns (35.796%)  route 0.364ns (64.204%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.196     0.567    divisor/u1/reset0_out
    SLICE_X34Y38         FDCE                                         f  divisor/u1/dataout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[10]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.203ns (35.796%)  route 0.364ns (64.204%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.196     0.567    divisor/u1/reset0_out
    SLICE_X34Y38         FDCE                                         f  divisor/u1/dataout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[11]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.203ns (35.796%)  route 0.364ns (64.204%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.196     0.567    divisor/u1/reset0_out
    SLICE_X34Y38         FDCE                                         f  divisor/u1/dataout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[8]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.203ns (35.796%)  route 0.364ns (64.204%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.196     0.567    divisor/u1/reset0_out
    SLICE_X34Y38         FDCE                                         f  divisor/u1/dataout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y38         FDCE                                         r  divisor/u1/dataout_reg[9]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.203ns (32.200%)  route 0.427ns (67.800%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.259     0.630    divisor/u1/reset0_out
    SLICE_X34Y39         FDCE                                         f  divisor/u1/dataout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[12]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.203ns (32.200%)  route 0.427ns (67.800%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.259     0.630    divisor/u1/reset0_out
    SLICE_X34Y39         FDCE                                         f  divisor/u1/dataout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[13]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.203ns (32.200%)  route 0.427ns (67.800%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.259     0.630    divisor/u1/reset0_out
    SLICE_X34Y39         FDCE                                         f  divisor/u1/dataout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[14]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.203ns (32.200%)  route 0.427ns (67.800%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.259     0.630    divisor/u1/reset0_out
    SLICE_X34Y39         FDCE                                         f  divisor/u1/dataout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X34Y39         FDCE                                         r  divisor/u1/dataout_reg[15]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.203ns (30.081%)  route 0.472ns (69.919%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.304     0.675    divisor/u1/reset0_out
    SLICE_X34Y36         FDCE                                         f  divisor/u1/dataout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.826     1.953    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[0]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.203ns (30.081%)  route 0.472ns (69.919%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X33Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.168     0.326    divisor/u1/resetint
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.304     0.675    divisor/u1/reset0_out
    SLICE_X34Y36         FDCE                                         f  divisor/u1/dataout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.826     1.953    divisor/u1/clock
    SLICE_X34Y36         FDCE                                         r  divisor/u1/dataout_reg[1]/C





