{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591883770419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591883770424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 16:56:10 2020 " "Processing started: Thu Jun 11 16:56:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591883770424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883770424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883770424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591883770951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591883770951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdata.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMdata " "Found entity 1: RAMdata" {  } { { "RAMdata.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/RAMdata.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstructions.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMinstructions " "Found entity 1: ROMinstructions" {  } { { "ROMinstructions.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/ROMinstructions.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nxt.v 1 1 " "Found 1 design units, including 1 entities, in source file nxt.v" { { "Info" "ISGN_ENTITY_NAME" "1 nxt " "Found entity 1: nxt" {  } { { "nxt.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/nxt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out.v 1 1 " "Found 1 design units, including 1 entities, in source file out.v" { { "Info" "ISGN_ENTITY_NAME" "1 out " "Found entity 1: out" {  } { { "out.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/StateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4input_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file 4input_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourinputbusmux " "Found entity 1: fourinputbusmux" {  } { { "4input_bus_mux.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/4input_bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4input_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file 4input_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourinputmux " "Found entity 1: fourinputmux" {  } { { "4input_mux.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/4input_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeenabledecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file writeenabledecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeenabledecoder " "Found entity 1: writeenabledecoder" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/WriteEnableDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twlv2sxtn.v 1 1 " "Found 1 design units, including 1 entities, in source file twlv2sxtn.v" { { "Info" "ISGN_ENTITY_NAME" "1 twlv2sxtn " "Found entity 1: twlv2sxtn" {  } { { "twlv2sxtn.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/twlv2sxtn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxtn2lvn.v 1 1 " "Found 1 design units, including 1 entities, in source file sxtn2lvn.v" { { "Info" "ISGN_ENTITY_NAME" "1 sxtn2lvn " "Found entity 1: sxtn2lvn" {  } { { "sxtn2lvn.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/sxtn2lvn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvn2sxtn.v 1 1 " "Found 1 design units, including 1 entities, in source file lvn2sxtn.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvn2sxtn " "Found entity 1: lvn2sxtn" {  } { { "lvn2sxtn.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/lvn2sxtn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.v 1 1 " "Found 1 design units, including 1 entities, in source file equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plsone.v 1 1 " "Found 1 design units, including 1 entities, in source file plsone.v" { { "Info" "ISGN_ENTITY_NAME" "1 plsone " "Found entity 1: plsone" {  } { { "plsone.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/plsone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminstr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMinstr " "Found entity 1: RAMinstr" {  } { { "RAMinstr.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/RAMinstr.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Found entity 1: DataRAM" {  } { { "DataRAM.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/DataRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pplsplus.v 1 1 " "Found 1 design units, including 1 entities, in source file pplsplus.v" { { "Info" "ISGN_ENTITY_NAME" "1 pplplus " "Found entity 1: pplplus" {  } { { "pplsplus.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/pplsplus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883778750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883778750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591883779765 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883779791 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1591883779791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst12 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 336 120 240 464 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883779846 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst4 " "Block or symbol \"VCC\" of instance \"inst4\" overlaps another block or symbol" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/StateMachine.bdf" { { 240 568 584 272 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1591883779871 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "nxt inst1 " "Block or symbol \"nxt\" of instance \"inst1\" overlaps another block or symbol" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/StateMachine.bdf" { { 192 352 512 304 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1591883779871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out StateMachine:inst12\|out:inst3 " "Elaborating entity \"out\" for hierarchy \"StateMachine:inst12\|out:inst3\"" {  } { { "StateMachine.bdf" "inst3" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/StateMachine.bdf" { { 192 768 928 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883779873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dff3.bdf 1 1 " "Using design file dff3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFF3 " "Found entity 1: DFF3" {  } { { "dff3.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/dff3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883779918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591883779918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF3 StateMachine:inst12\|DFF3:inst " "Elaborating entity \"DFF3\" for hierarchy \"StateMachine:inst12\|DFF3:inst\"" {  } { { "StateMachine.bdf" "inst" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/StateMachine.bdf" { { 192 584 720 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883779918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nxt StateMachine:inst12\|nxt:inst1 " "Elaborating entity \"nxt\" for hierarchy \"StateMachine:inst12\|nxt:inst1\"" {  } { { "StateMachine.bdf" "inst1" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/StateMachine.bdf" { { 192 352 512 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883779933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 184 352 568 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883779948 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "empty decoder.v(14) " "Output port \"empty\" at decoder.v(14) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/decoder.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591883779983 "|CPU|decoder:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal equal:inst18 " "Elaborating entity \"equal\" for hierarchy \"equal:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 768 1032 1176 848 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883779983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:inst10 " "Elaborating entity \"top\" for hierarchy \"top:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 160 1080 1280 320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883779991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF top:inst10\|LPM_DFF:CARRY " "Elaborating entity \"LPM_DFF\" for hierarchy \"top:inst10\|LPM_DFF:CARRY\"" {  } { { "top.bdf" "CARRY" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 240 1584 1760 416 "CARRY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|LPM_DFF:CARRY " "Elaborated megafunction instantiation \"top:inst10\|LPM_DFF:CARRY\"" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 240 1584 1760 416 "CARRY" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|LPM_DFF:CARRY " "Instantiated megafunction \"top:inst10\|LPM_DFF:CARRY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883780040 ""}  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 240 1584 1760 416 "CARRY" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883780040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:inst10\|alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"top:inst10\|alu:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 168 1096 1320 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(46) " "Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.v(71) " "Verilog HDL assignment warning at alu.v(71): truncated value with size 32 to match size of target (17)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.v(72) " "Verilog HDL assignment warning at alu.v(72): truncated value with size 32 to match size of target (17)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(67) " "Verilog HDL Case Statement warning at alu.v(67): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusum alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"alusum\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul0 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul0\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul1 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul1\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul2 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul2\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul3 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul3\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul4 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul4\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul5 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul5\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul6 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul6\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul7 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul7\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul8 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul8\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul9 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul9\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul10 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul10\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul11 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul11\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul12 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul12\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul13 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul13\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul14 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul14\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780049 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul15 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul15\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[0\] alu.v(67) " "Inferred latch for \"alusum\[0\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[1\] alu.v(67) " "Inferred latch for \"alusum\[1\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[2\] alu.v(67) " "Inferred latch for \"alusum\[2\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[3\] alu.v(67) " "Inferred latch for \"alusum\[3\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[4\] alu.v(67) " "Inferred latch for \"alusum\[4\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[5\] alu.v(67) " "Inferred latch for \"alusum\[5\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[6\] alu.v(67) " "Inferred latch for \"alusum\[6\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[7\] alu.v(67) " "Inferred latch for \"alusum\[7\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[8\] alu.v(67) " "Inferred latch for \"alusum\[8\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[9\] alu.v(67) " "Inferred latch for \"alusum\[9\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[10\] alu.v(67) " "Inferred latch for \"alusum\[10\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[11\] alu.v(67) " "Inferred latch for \"alusum\[11\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780050 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[12\] alu.v(67) " "Inferred latch for \"alusum\[12\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780051 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[13\] alu.v(67) " "Inferred latch for \"alusum\[13\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780051 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[14\] alu.v(67) " "Inferred latch for \"alusum\[14\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780051 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[15\] alu.v(67) " "Inferred latch for \"alusum\[15\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780051 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[16\] alu.v(67) " "Inferred latch for \"alusum\[16\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780051 "|CPU|top:inst10|alu:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers top:inst10\|Registers:inst " "Elaborating entity \"Registers\" for hierarchy \"top:inst10\|Registers:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 224 432 632 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourinputbusmux top:inst10\|Registers:inst\|fourinputbusmux:inst " "Elaborating entity \"fourinputbusmux\" for hierarchy \"top:inst10\|Registers:inst\|fourinputbusmux:inst\"" {  } { { "Registers.bdf" "inst" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/Registers.bdf" { { 440 1376 1544 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF top:inst10\|Registers:inst\|LPM_FF:inst4 " "Elaborating entity \"LPM_FF\" for hierarchy \"top:inst10\|Registers:inst\|LPM_FF:inst4\"" {  } { { "Registers.bdf" "inst4" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/Registers.bdf" { { 184 752 928 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|Registers:inst\|LPM_FF:inst4 " "Elaborated megafunction instantiation \"top:inst10\|Registers:inst\|LPM_FF:inst4\"" {  } { { "Registers.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/Registers.bdf" { { 184 752 928 328 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|Registers:inst\|LPM_FF:inst4 " "Instantiated megafunction \"top:inst10\|Registers:inst\|LPM_FF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883780121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883780121 ""}  } { { "Registers.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/Registers.bdf" { { 184 752 928 328 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883780121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeenabledecoder top:inst10\|Registers:inst\|writeenabledecoder:inst1 " "Elaborating entity \"writeenabledecoder\" for hierarchy \"top:inst10\|Registers:inst\|writeenabledecoder:inst1\"" {  } { { "Registers.bdf" "inst1" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/Registers.bdf" { { 616 328 464 728 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WriteEnableDecoder.v(12) " "Verilog HDL assignment warning at WriteEnableDecoder.v(12): truncated value with size 32 to match size of target (1)" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/WriteEnableDecoder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883780144 "|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WriteEnableDecoder.v(13) " "Verilog HDL assignment warning at WriteEnableDecoder.v(13): truncated value with size 32 to match size of target (1)" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/WriteEnableDecoder.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883780144 "|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WriteEnableDecoder.v(14) " "Verilog HDL assignment warning at WriteEnableDecoder.v(14): truncated value with size 32 to match size of target (1)" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/WriteEnableDecoder.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883780144 "|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WriteEnableDecoder.v(15) " "Verilog HDL assignment warning at WriteEnableDecoder.v(15): truncated value with size 32 to match size of target (1)" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/WriteEnableDecoder.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883780145 "|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX top:inst10\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"top:inst10\|BUSMUX:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 160 240 352 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"top:inst10\|BUSMUX:inst3\"" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 160 240 352 248 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|BUSMUX:inst3 " "Instantiated megafunction \"top:inst10\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883780201 ""}  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 160 240 352 248 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883780201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000 top:inst10\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"top:inst10\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 160 240 352 248 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883780394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX top:inst10\|BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"top:inst10\|BUSMUX:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 368 96 208 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"top:inst10\|BUSMUX:inst4\"" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 368 96 208 456 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|BUSMUX:inst4 " "Instantiated megafunction \"top:inst10\|BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883780472 ""}  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 368 96 208 456 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883780472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780475 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000 top:inst10\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"top:inst10\|BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { 368 96 208 456 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8rc " "Found entity 1: mux_8rc" {  } { { "db/mux_8rc.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/mux_8rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883780712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883780712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8rc top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_8rc:auto_generated " "Elaborating entity \"mux_8rc\" for hierarchy \"top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_8rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF top:inst10\|LPM_DFF:OUTPUT " "Elaborating entity \"LPM_DFF\" for hierarchy \"top:inst10\|LPM_DFF:OUTPUT\"" {  } { { "top.bdf" "OUTPUT" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { -168 856 1032 8 "OUTPUT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|LPM_DFF:OUTPUT " "Elaborated megafunction instantiation \"top:inst10\|LPM_DFF:OUTPUT\"" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { -168 856 1032 8 "OUTPUT" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|LPM_DFF:OUTPUT " "Instantiated megafunction \"top:inst10\|LPM_DFF:OUTPUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883780842 ""}  } { { "top.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/top.bdf" { { -168 856 1032 8 "OUTPUT" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:inst " "Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 200 1672 1888 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883780890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataRAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "altsyncram_component" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/DataRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/DataRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataRAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781157 ""}  } { { "DataRAM.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/DataRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883781157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h9g1 " "Found entity 1: altsyncram_h9g1" {  } { { "db/altsyncram_h9g1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_h9g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883781249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883781249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h9g1 DataRAM:inst\|altsyncram:altsyncram_component\|altsyncram_h9g1:auto_generated " "Elaborating entity \"altsyncram_h9g1\" for hierarchy \"DataRAM:inst\|altsyncram:altsyncram_component\|altsyncram_h9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 48 1400 1512 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst6 " "Elaborated megafunction instantiation \"BUSMUX:inst6\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 48 1400 1512 136 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst6 " "Instantiated megafunction \"BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781288 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 48 1400 1512 136 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883781288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst6\|lpm_mux:\$00000 BUSMUX:inst6 " "Elaborated megafunction instantiation \"BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 48 1400 1512 136 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_osc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_osc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_osc " "Found entity 1: mux_osc" {  } { { "db/mux_osc.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/mux_osc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883781374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883781374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_osc BUSMUX:inst6\|lpm_mux:\$00000\|mux_osc:auto_generated " "Elaborating entity \"mux_osc\" for hierarchy \"BUSMUX:inst6\|lpm_mux:\$00000\|mux_osc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMinstr RAMinstr:inst2 " "Elaborating entity \"RAMinstr\" for hierarchy \"RAMinstr:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 184 24 240 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMinstr:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMinstr:inst2\|altsyncram:altsyncram_component\"" {  } { { "RAMinstr.v" "altsyncram_component" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/RAMinstr.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMinstr:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMinstr:inst2\|altsyncram:altsyncram_component\"" {  } { { "RAMinstr.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/RAMinstr.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMinstr:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMinstr:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fibonacci.mif " "Parameter \"init_file\" = \"fibonacci.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781543 ""}  } { { "RAMinstr.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/RAMinstr.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883781543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dki1 " "Found entity 1: altsyncram_dki1" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883781634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883781634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dki1 RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated " "Elaborating entity \"altsyncram_dki1\" for hierarchy \"RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pplplus pplplus:inst1 " "Elaborating entity \"pplplus\" for hierarchy \"pplplus:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 184 -320 -152 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pplsplus.v(9) " "Verilog HDL assignment warning at pplsplus.v(9): truncated value with size 32 to match size of target (11)" {  } { { "pplsplus.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/pplsplus.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883781665 "|CPU|pplplus:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:PC\"" {  } { { "CPU.bdf" "PC" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:PC " "Elaborated megafunction instantiation \"LPM_COUNTER:PC\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:PC " "Instantiated megafunction \"LPM_COUNTER:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883781858 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883781858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sej " "Found entity 1: cntr_sej" {  } { { "db/cntr_sej.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/cntr_sej.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883781962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883781962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sej LPM_COUNTER:PC\|cntr_sej:auto_generated " "Elaborating entity \"cntr_sej\" for hierarchy \"LPM_COUNTER:PC\|cntr_sej:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxtn2lvn sxtn2lvn:inst8 " "Elaborating entity \"sxtn2lvn\" for hierarchy \"sxtn2lvn:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 96 1712 1880 176 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883781983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plsone plsone:inst19 " "Elaborating entity \"plsone\" for hierarchy \"plsone:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { -40 1728 1896 40 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883782038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 plsone.v(7) " "Verilog HDL assignment warning at plsone.v(7): truncated value with size 32 to match size of target (16)" {  } { { "plsone.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/plsone.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591883782040 "|CPU|plsone:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvn2sxtn lvn2sxtn:inst17 " "Elaborating entity \"lvn2sxtn\" for hierarchy \"lvn2sxtn:inst17\"" {  } { { "CPU.bdf" "inst17" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 664 1024 1192 744 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883782041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:inst9 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 376 1312 1472 544 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883782108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:inst9 " "Elaborated megafunction instantiation \"LPM_ADD_SUB:inst9\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 376 1312 1472 544 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883782123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:inst9 " "Instantiated megafunction \"LPM_ADD_SUB:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883782123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591883782123 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 376 1312 1472 544 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591883782123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1bc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1bc " "Found entity 1: add_sub_1bc" {  } { { "db/add_sub_1bc.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/add_sub_1bc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591883782239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883782239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1bc LPM_ADD_SUB:inst9\|add_sub_1bc:auto_generated " "Elaborating entity \"add_sub_1bc\" for hierarchy \"LPM_ADD_SUB:inst9\|add_sub_1bc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883782239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[16\] " "Latch top:inst10\|alu:inst6\|alusum\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783911 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[15\] " "Latch top:inst10\|alu:inst6\|alusum\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783911 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[14\] " "Latch top:inst10\|alu:inst6\|alusum\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783911 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[13\] " "Latch top:inst10\|alu:inst6\|alusum\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783911 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[12\] " "Latch top:inst10\|alu:inst6\|alusum\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783911 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[11\] " "Latch top:inst10\|alu:inst6\|alusum\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783912 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[10\] " "Latch top:inst10\|alu:inst6\|alusum\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783912 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[9\] " "Latch top:inst10\|alu:inst6\|alusum\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783912 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[8\] " "Latch top:inst10\|alu:inst6\|alusum\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783912 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[7\] " "Latch top:inst10\|alu:inst6\|alusum\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783912 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[6\] " "Latch top:inst10\|alu:inst6\|alusum\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783912 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[5\] " "Latch top:inst10\|alu:inst6\|alusum\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783912 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[4\] " "Latch top:inst10\|alu:inst6\|alusum\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783913 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[3\] " "Latch top:inst10\|alu:inst6\|alusum\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783913 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[2\] " "Latch top:inst10\|alu:inst6\|alusum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783913 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[1\] " "Latch top:inst10\|alu:inst6\|alusum\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783913 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[0\] " "Latch top:inst10\|alu:inst6\|alusum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591883783913 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591883783913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591883784204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591883785856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591883785856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1047 " "Implemented 1047 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591883786325 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591883786325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "870 " "Implemented 870 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591883786325 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591883786325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591883786325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591883786411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 16:56:26 2020 " "Processing ended: Thu Jun 11 16:56:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591883786411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591883786411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591883786411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591883786411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1591883788613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591883788619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 16:56:27 2020 " "Processing started: Thu Jun 11 16:56:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591883788619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591883788619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591883788619 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591883791292 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1591883791293 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1591883791293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1591883791437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1591883791437 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design CPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1591883791609 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1591883791609 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1591883791669 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1591883791669 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a15 " "Atom \"RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1591883791756 "|CPU|RAMinstr:inst2|altsyncram:altsyncram_component|altsyncram_dki1:auto_generated|ram_block1a15"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1591883791756 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591883792083 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591883792129 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591883792608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591883792608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591883792608 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591883792608 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 2257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591883792628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 2259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591883792628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 2261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591883792628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 2263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591883792628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 2265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591883792628 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591883792628 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591883792633 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591883792645 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "145 145 " "No exact pin location assignment(s) for 145 pins of 145 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1591883792943 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1591883793519 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591883793521 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a10~porta_address_reg0 " "Node: RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a10~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:inst10\|alu:inst6\|alusum\[4\] RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a10~porta_address_reg0 " "Latch top:inst10\|alu:inst6\|alusum\[4\] is being clocked by RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a10~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591883793540 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591883793540 "|CPU|RAMinstr:inst2|altsyncram:altsyncram_component|altsyncram_dki1:auto_generated|ram_block1a10~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1591883793552 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1591883793552 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1591883793552 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591883793552 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591883793552 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.000          CLK " "  11.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591883793552 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1591883793552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591883793630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a9 " "Destination node RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 253 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591883793630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a10 " "Destination node RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 277 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591883793630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a11 " "Destination node RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 301 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591883793630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12 " "Destination node RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 325 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591883793630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a13 " "Destination node RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 349 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591883793630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a14 " "Destination node RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 373 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591883793630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a15 " "Destination node RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_dki1.tdf" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/db/altsyncram_dki1.tdf" 397 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591883793630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591883793630 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/CPU.bdf" { { 240 -1136 -968 256 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 2236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591883793630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:inst10\|alu:inst6\|WideOr0~3  " "Automatically promoted node top:inst10\|alu:inst6\|WideOr0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591883793631 ""}  } { { "alu.v" "" { Text "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/alu.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591883793631 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591883794020 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591883794022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591883794022 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591883794025 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591883794026 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591883794026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591883794026 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591883794032 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591883794082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1591883794082 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591883794082 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "144 unused 2.5V 16 128 0 " "Number of I/O pins in group: 144 (unused VREF, 2.5V VCCIO, 16 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1591883794097 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1591883794097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1591883794097 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591883794098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591883794098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591883794098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591883794098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591883794098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591883794098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591883794098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591883794098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1591883794098 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1591883794098 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591883794202 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1591883794222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591883794936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591883795106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591883795151 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591883805093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591883805093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591883805463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1591883806084 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591883806084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1591883806948 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1591883806948 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591883806948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591883806957 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1591883807150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591883807176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591883807504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591883807504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591883807661 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591883808078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/apant/Desktop/DECA FILES/Project Pipeline Try 1/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591883808525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5522 " "Peak virtual memory: 5522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591883809558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 16:56:49 2020 " "Processing ended: Thu Jun 11 16:56:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591883809558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591883809558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591883809558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591883809558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591883810951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591883810956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 16:56:50 2020 " "Processing started: Thu Jun 11 16:56:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591883810956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591883810956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591883810956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1591883811307 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1591883811757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591883811785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591883812365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 16:56:52 2020 " "Processing ended: Thu Jun 11 16:56:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591883812365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591883812365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591883812365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591883812365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591883813152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591883814098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591883814104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 16:56:53 2020 " "Processing started: Thu Jun 11 16:56:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591883814104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1591883814104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1591883814104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1591883814292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1591883814502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1591883814502 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1591883814547 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1591883814547 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1591883814667 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591883814766 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 " "Node: RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:inst10\|alu:inst6\|alusum\[0\] RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 " "Latch top:inst10\|alu:inst6\|alusum\[0\] is being clocked by RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591883814786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591883814786 "|CPU|RAMinstr:inst2|altsyncram:altsyncram_component|altsyncram_dki1:auto_generated|ram_block1a12~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1591883814791 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1591883814791 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1591883814792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1591883814823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591883814889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591883814889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.193 " "Worst-case setup slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.210 CLK  " "   -0.193              -0.210 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883814900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 CLK  " "    0.359               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883814919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591883814940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591883814958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.993 " "Worst-case minimum pulse width slack is 4.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.993               0.000 CLK  " "    4.993               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883814975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883814975 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591883815109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1591883815142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1591883815534 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 " "Node: RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:inst10\|alu:inst6\|alusum\[0\] RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 " "Latch top:inst10\|alu:inst6\|alusum\[0\] is being clocked by RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591883815611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591883815611 "|CPU|RAMinstr:inst2|altsyncram:altsyncram_component|altsyncram_dki1:auto_generated|ram_block1a12~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1591883815611 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1591883815611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.903 " "Worst-case setup slack is 0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 CLK  " "    0.903               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883815636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.318 " "Worst-case hold slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 CLK  " "    0.318               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883815653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591883815663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591883815673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.009 " "Worst-case minimum pulse width slack is 5.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.009               0.000 CLK  " "    5.009               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883815682 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591883815786 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 " "Node: RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:inst10\|alu:inst6\|alusum\[0\] RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0 " "Latch top:inst10\|alu:inst6\|alusum\[0\] is being clocked by RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_dki1:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591883815860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591883815860 "|CPU|RAMinstr:inst2|altsyncram:altsyncram_component|altsyncram_dki1:auto_generated|ram_block1a12~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1591883815861 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1591883815861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.757 " "Worst-case setup slack is 4.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.757               0.000 CLK  " "    4.757               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883815907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 CLK  " "    0.193               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883815929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591883815950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591883815975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.872 " "Worst-case minimum pulse width slack is 4.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.872               0.000 CLK  " "    4.872               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591883815992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591883815992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591883816701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591883816711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591883817031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 16:56:57 2020 " "Processing ended: Thu Jun 11 16:56:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591883817031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591883817031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591883817031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591883817031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591883817829 ""}
