// Seed: 2798509911
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout uwire id_1;
  wire id_3;
  logic [(  -1  ) : (  (  1  )  ==  1 'b0 )] id_4;
  assign id_1 = -1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wand id_0,
    input supply1 id_1
);
  assign id_0 = 1'b0;
  assign id_0 = 1;
  assign id_0 = id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
