GowinSynthesis start
Running parser ...
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\src\ControlSevenSegmentLed.vhd'
Analyzing entity 'led_decoder'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\src\ControlSevenSegmentLed.vhd":5)
Analyzing architecture 'led_decoder_arch'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\src\ControlSevenSegmentLed.vhd":13)
Analyzing entity 'controlsevensegmentled'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\src\ControlSevenSegmentLed.vhd":47)
Analyzing architecture 'rtl'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\src\ControlSevenSegmentLed.vhd":69)
Processing 'ControlSevenSegmentLed(rtl)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\src\ControlSevenSegmentLed.vhd":47)
Processing 'led_decoder(led_decoder_arch)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\src\ControlSevenSegmentLed.vhd":5)
NOTE  (EX0101) : Current top module is "ControlSevenSegmentLed"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\impl\gwsynthesis\ControlSevenSegmentLED.vg" completed
[100%] Generate report file "Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ControlSevenSegmentLED\impl\gwsynthesis\ControlSevenSegmentLED_syn.rpt.html" completed
GowinSynthesis finish
