// Seed: 3338867504
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5;
  assign id_3 = id_4;
  wire id_6;
  wire id_7;
  wire id_8;
  assign module_2.type_0 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input wand id_0,
    output tri0 id_1,
    input supply0 id_2,
    output logic id_3,
    id_8,
    input logic id_4,
    output logic id_5,
    id_9,
    input logic id_6
);
  always begin : LABEL_0
    #1 id_3 <= -1 - 1;
    {id_6, id_4} <= id_8;
    id_5 <= -1'b0;
    {id_4} <= 1;
  end
  logic [7:0][1] id_10 = -1;
  wire id_11, id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  wire id_14;
  id_15(
      -1
  );
  assign id_9 = id_9;
endmodule
