// Seed: 145664506
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = 1;
  uwire id_4 = -1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 #(
    parameter id_1 = 32'd38,
    parameter id_3 = 32'd0
) (
    _id_1,
    id_2,
    _id_3,
    id_4[-1 : id_1&&id_3],
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  module_0 modCall_1 (id_5);
  input wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_2 = id_2;
endmodule
