   ./sim_define.v
-i ../../bench/verilog
   ../../bench/verilog/top.v
