** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=50e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=4e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=27e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=27e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=3e-6 W=7e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=4e-6 W=94e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=133e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=4e-6 W=41e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=133e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=10e-6 W=72e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=600e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=4e-6 W=60e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=126e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=126e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=3e-6 W=9e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=33e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=33e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 52 dB
** Power consumption: 1.55801 mW
** Area: 10522 (mu_m)^2
** Transit frequency: 14.2831 MHz
** Transit frequency with error factor: 14.2833 MHz
** Slew rate: 14.9058 V/mu_s
** Phase margin: 72.7657Â°
** CMRR: 100 dB
** negPSRR: 96 dB
** posPSRR: 52 dB
** VoutMax: 4.65001 V
** VoutMin: 0.460001 V
** VcmMax: 4.49001 V
** VcmMin: 1.43001 V


** Expected Currents: 
** NormalTransistorNmos: 14.1271 muA
** NormalTransistorPmos: -18.0149 muA
** DiodeTransistorPmos: -60.0489 muA
** DiodeTransistorPmos: -60.0489 muA
** NormalTransistorNmos: 120.096 muA
** NormalTransistorNmos: 120.095 muA
** NormalTransistorNmos: 60.0481 muA
** NormalTransistorNmos: 60.0481 muA
** NormalTransistorNmos: 74.6451 muA
** NormalTransistorNmos: 74.6441 muA
** NormalTransistorPmos: -74.6459 muA
** NormalTransistorNmos: 74.6451 muA
** NormalTransistorNmos: 74.6441 muA
** NormalTransistorPmos: -74.6459 muA
** DiodeTransistorNmos: 18.0141 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -14.1279 muA


** Expected Voltages: 
** ibias: 0.558001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.864001  V
** inSourceStageBiasComplementarySecondStage: 0.572001  V
** inTransconductanceComplementarySecondStage: 4.08201  V
** out: 2.5  V
** outFirstStage: 4.08201  V
** outVoltageBiasXXpXX0: 3.85401  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.153001  V
** sourceTransconductance: 1.93101  V
** innerStageBias: 0.167001  V
** inner: 0.265001  V


.END