Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 14 12:05:36 2023
| Host         : LAPTOP-8KCDPL3U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_test_timing_summary_routed.rpt -pb top_level_test_timing_summary_routed.pb -rpx top_level_test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.172        0.000                      0                 3398        0.079        0.000                      0                 3398        8.750        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.172        0.000                      0                 3398        0.079        0.000                      0                 3398        8.750        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[0]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.399ns  (logic 5.755ns (37.373%)  route 9.644ns (62.627%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.651    20.650    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y91          FDSE                                         r  w_r_mem/o_data_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.604    25.027    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  w_r_mem/o_data_reg[0]_lopt_replica/C
                         clock pessimism              0.259    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X0Y91          FDSE (Setup_fdse_C_S)       -0.429    24.821    w_r_mem/o_data_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.821    
                         arrival time                         -20.650    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[2]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.399ns  (logic 5.755ns (37.373%)  route 9.644ns (62.627%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.651    20.650    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y91          FDSE                                         r  w_r_mem/o_data_reg[2]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.604    25.027    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  w_r_mem/o_data_reg[2]_lopt_replica/C
                         clock pessimism              0.259    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X0Y91          FDSE (Setup_fdse_C_S)       -0.429    24.821    w_r_mem/o_data_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.821    
                         arrival time                         -20.650    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.320ns  (logic 5.755ns (37.565%)  route 9.565ns (62.435%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.572    20.571    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  w_r_mem/o_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.603    25.026    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  w_r_mem/o_data_reg[1]/C
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y89          FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.320ns  (logic 5.755ns (37.565%)  route 9.565ns (62.435%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.572    20.571    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  w_r_mem/o_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.603    25.026    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  w_r_mem/o_data_reg[2]/C
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y89          FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.320ns  (logic 5.755ns (37.565%)  route 9.565ns (62.435%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.572    20.571    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  w_r_mem/o_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.603    25.026    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  w_r_mem/o_data_reg[3]/C
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y89          FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[4]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.320ns  (logic 5.755ns (37.565%)  route 9.565ns (62.435%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.572    20.571    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  w_r_mem/o_data_reg[4]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.603    25.026    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  w_r_mem/o_data_reg[4]_lopt_replica/C
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y89          FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.316ns  (logic 5.755ns (37.576%)  route 9.561ns (62.424%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.568    20.566    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X1Y89          FDSE                                         r  w_r_mem/o_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.603    25.026    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X1Y89          FDSE                                         r  w_r_mem/o_data_reg[0]/C
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X1Y89          FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.566    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[5]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.316ns  (logic 5.755ns (37.576%)  route 9.561ns (62.424%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.568    20.566    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X1Y89          FDSE                                         r  w_r_mem/o_data_reg[5]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.603    25.026    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X1Y89          FDSE                                         r  w_r_mem/o_data_reg[5]_lopt_replica/C
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X1Y89          FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.566    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.257ns  (logic 5.755ns (37.720%)  route 9.502ns (62.280%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.509    20.508    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y90          FDSE                                         r  w_r_mem/o_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.603    25.026    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y90          FDSE                                         r  w_r_mem/o_data_reg[4]/C
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y90          FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.508    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.257ns  (logic 5.755ns (37.720%)  route 9.502ns (62.280%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.648     5.251    i_clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.521     7.191    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X12Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.490 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.656     8.146    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.003     9.273    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.154     9.427 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.690    10.116    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.327    10.443 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.443    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.691 r  w_r_mem/o_data_reg[7]_i_122/O[3]
                         net (fo=2, routed)           0.965    11.656    w_r_mem/o_data_reg[7]_i_122_n_4
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.331    11.987 r  w_r_mem/o_data[7]_i_69/O
                         net (fo=2, routed)           0.594    12.581    w_r_mem/o_data[7]_i_69_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.332    12.913 r  w_r_mem/o_data[7]_i_73/O
                         net (fo=1, routed)           0.000    12.913    w_r_mem/o_data[7]_i_73_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.445 r  w_r_mem/o_data_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.445    w_r_mem/o_data_reg[7]_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  w_r_mem/o_data_reg[7]_i_29/O[1]
                         net (fo=1, routed)           0.486    14.265    w_r_mem/o_data_reg[7]_i_29_n_6
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303    14.568 r  w_r_mem/o_data[7]_i_31/O
                         net (fo=1, routed)           0.000    14.568    w_r_mem/o_data[7]_i_31_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.148 r  w_r_mem/o_data_reg[7]_i_12/O[2]
                         net (fo=30, routed)          0.920    16.068    w_r_mem/o_data_reg[7]_i_12_n_5
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.302    16.370 r  w_r_mem/i__carry_i_9/O
                         net (fo=1, routed)           0.718    17.089    w_r_mem/i__carry_i_9_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.615 f  w_r_mem/i__carry_i_5/CO[3]
                         net (fo=2, routed)           0.888    18.502    w_r_mem/i__carry_i_5_n_0
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.124    18.626 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.626    w_r_mem/i__carry_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.117 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.552    19.670    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.329    19.999 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.509    20.508    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y90          FDSE                                         r  w_r_mem/o_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.603    25.026    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y90          FDSE                                         r  w_r_mem/o_data_reg[5]/C
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y90          FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.508    
  -------------------------------------------------------------------
                         slack                                  4.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_0_63_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.813%)  route 0.148ns (51.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.148     1.805    w_r_mem/r_mem_reg_r8_0_63_3_5/ADDRD5
    SLICE_X2Y106         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_0_63_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.871     2.036    w_r_mem/r_mem_reg_r8_0_63_3_5/WCLK
    SLICE_X2Y106         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.726    w_r_mem/r_mem_reg_r8_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_0_63_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.813%)  route 0.148ns (51.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.148     1.805    w_r_mem/r_mem_reg_r8_0_63_3_5/ADDRD5
    SLICE_X2Y106         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_0_63_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.871     2.036    w_r_mem/r_mem_reg_r8_0_63_3_5/WCLK
    SLICE_X2Y106         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.726    w_r_mem/r_mem_reg_r8_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_0_63_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.813%)  route 0.148ns (51.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.148     1.805    w_r_mem/r_mem_reg_r8_0_63_3_5/ADDRD5
    SLICE_X2Y106         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_0_63_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.871     2.036    w_r_mem/r_mem_reg_r8_0_63_3_5/WCLK
    SLICE_X2Y106         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.726    w_r_mem/r_mem_reg_r8_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_0_63_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.813%)  route 0.148ns (51.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.148     1.805    w_r_mem/r_mem_reg_r8_0_63_3_5/ADDRD5
    SLICE_X2Y106         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_0_63_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.871     2.036    w_r_mem/r_mem_reg_r8_0_63_3_5/WCLK
    SLICE_X2Y106         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.726    w_r_mem/r_mem_reg_r8_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.270%)  route 0.270ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  w_r_mem/r_w_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[1]/Q
                         net (fo=514, routed)         0.270     1.928    w_r_mem/r_mem_reg_r8_128_191_0_2/ADDRD1
    SLICE_X6Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.867     2.033    w_r_mem/r_mem_reg_r8_128_191_0_2/WCLK
    SLICE_X6Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y105         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.841    w_r_mem/r_mem_reg_r8_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_128_191_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.270%)  route 0.270ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  w_r_mem/r_w_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[1]/Q
                         net (fo=514, routed)         0.270     1.928    w_r_mem/r_mem_reg_r8_128_191_0_2/ADDRD1
    SLICE_X6Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_128_191_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.867     2.033    w_r_mem/r_mem_reg_r8_128_191_0_2/WCLK
    SLICE_X6Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y105         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.841    w_r_mem/r_mem_reg_r8_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_128_191_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.270%)  route 0.270ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  w_r_mem/r_w_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[1]/Q
                         net (fo=514, routed)         0.270     1.928    w_r_mem/r_mem_reg_r8_128_191_0_2/ADDRD1
    SLICE_X6Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_128_191_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.867     2.033    w_r_mem/r_mem_reg_r8_128_191_0_2/WCLK
    SLICE_X6Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y105         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.841    w_r_mem/r_mem_reg_r8_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_128_191_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.270%)  route 0.270ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  w_r_mem/r_w_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[1]/Q
                         net (fo=514, routed)         0.270     1.928    w_r_mem/r_mem_reg_r8_128_191_0_2/ADDRD1
    SLICE_X6Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_128_191_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.867     2.033    w_r_mem/r_mem_reg_r8_128_191_0_2/WCLK
    SLICE_X6Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y105         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.841    w_r_mem/r_mem_reg_r8_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_64_127_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.155%)  route 0.229ns (61.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  w_r_mem/r_w_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[3]/Q
                         net (fo=514, routed)         0.229     1.886    w_r_mem/r_mem_reg_r8_64_127_0_2/ADDRD3
    SLICE_X2Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_64_127_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.871     2.036    w_r_mem/r_mem_reg_r8_64_127_0_2/WCLK
    SLICE_X2Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y105         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.796    w_r_mem/r_mem_reg_r8_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r8_64_127_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.155%)  route 0.229ns (61.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.597     1.516    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  w_r_mem/r_w_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  w_r_mem/r_w_adr_reg[3]/Q
                         net (fo=514, routed)         0.229     1.886    w_r_mem/r_mem_reg_r8_64_127_0_2/ADDRD3
    SLICE_X2Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_64_127_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.871     2.036    w_r_mem/r_mem_reg_r8_64_127_0_2/WCLK
    SLICE_X2Y105         RAMD64E                                      r  w_r_mem/r_mem_reg_r8_64_127_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y105         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.796    w_r_mem/r_mem_reg_r8_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y110   UART_READ/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y110   UART_READ/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y110   UART_READ/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y87     data_count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y87     data_count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y87     data_count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y88     data_count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y88     data_count_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y88     data_count_reg[18]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y98     w_r_mem/r_mem_reg_r1_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y98     w_r_mem/r_mem_reg_r1_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y98     w_r_mem/r_mem_reg_r1_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y91    w_r_mem/r_mem_reg_r1_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y91    w_r_mem/r_mem_reg_r1_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y99     w_r_mem/r_mem_reg_r2_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y99     w_r_mem/r_mem_reg_r2_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y99     w_r_mem/r_mem_reg_r2_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y99     w_r_mem/r_mem_reg_r2_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y99     w_r_mem/r_mem_reg_r2_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y102    w_r_mem/r_mem_reg_r2_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y102    w_r_mem/r_mem_reg_r2_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y103   w_r_mem/r_mem_reg_r2_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y103   w_r_mem/r_mem_reg_r2_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y103   w_r_mem/r_mem_reg_r2_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y102    w_r_mem/r_mem_reg_r2_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y102    w_r_mem/r_mem_reg_r2_64_127_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y104   w_r_mem/r_mem_reg_r5_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y104   w_r_mem/r_mem_reg_r5_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y102    w_r_mem/r_mem_reg_r2_0_63_3_5/RAMC/CLK



