vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_band_0/sim/design_1_axi_gpio_band_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_band_1/sim/design_1_axi_gpio_band_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_start_delay_0/sim/design_1_axi_gpio_start_delay_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_1_0/sim/design_1_proc_sys_reset_1_0.vhd" \
"../../../bd/design_1/ip/design_1_Pwm_0_2/sim/design_1_Pwm_0_2.vhd" \
"../../../bd/design_1/ip/design_1_signal_controller_0_0/sim/design_1_signal_controller_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_start_delay_1/sim/design_1_axi_gpio_start_delay_1.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
