{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678162794595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678162794596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 23:19:54 2023 " "Processing started: Mon Mar 06 23:19:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678162794596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678162794596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678162794596 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678162795152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-behaviour " "Found design unit 1: reg32-behaviour" {  } { { "reg32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/reg32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795884 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behaviour " "Found design unit 1: encoder32to5-behaviour" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/encoder32to5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795888 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/encoder32to5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus32to1-behaviour " "Found design unit 1: bus32to1-behaviour" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/bus32to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795891 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus32to1 " "Found entity 1: bus32to1" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/bus32to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behaviour " "Found design unit 1: MDR-behaviour" {  } { { "MDR.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MDR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795894 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MDR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795898 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND32-behaviour " "Found design unit 1: AND32-behaviour" {  } { { "AND32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/AND32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795902 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND32 " "Found entity 1: AND32" {  } { { "AND32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/AND32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR32-behaviour " "Found design unit 1: OR32-behaviour" {  } { { "OR32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/OR32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795905 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR32 " "Found entity 1: OR32" {  } { { "OR32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/OR32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NEG32-behaviour " "Found design unit 1: NEG32-behaviour" {  } { { "NEG32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/NEG32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795908 ""} { "Info" "ISGN_ENTITY_NAME" "1 NEG32 " "Found entity 1: NEG32" {  } { { "NEG32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/NEG32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT32-behaviour " "Found design unit 1: NOT32-behaviour" {  } { { "NOT32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/NOT32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795913 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT32 " "Found entity 1: NOT32" {  } { { "NOT32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/NOT32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHL32-behavioural " "Found design unit 1: SHL32-behavioural" {  } { { "SHL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/SHL32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795921 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHL32 " "Found entity 1: SHL32" {  } { { "SHL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/SHL32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shr32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHR32-behavioural " "Found design unit 1: SHR32-behavioural" {  } { { "SHR32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/SHR32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795927 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHR32 " "Found entity 1: SHR32" {  } { { "SHR32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/SHR32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shra32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHRA32-behaviour " "Found design unit 1: SHRA32-behaviour" {  } { { "SHRA32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/SHRA32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795933 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHRA32 " "Found entity 1: SHRA32" {  } { { "SHRA32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/SHRA32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rol32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROL32-behavioural " "Found design unit 1: ROL32-behavioural" {  } { { "ROL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/ROL32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795942 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROL32 " "Found entity 1: ROL32" {  } { { "ROL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/ROL32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ror32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROR32-behavioural " "Found design unit 1: ROR32-behavioural" {  } { { "ROR32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/ROR32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROR32 " "Found entity 1: ROR32" {  } { { "ROR32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/ROR32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD32-behaviour " "Found design unit 1: ADD32-behaviour" {  } { { "ADD32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/ADD32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795950 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD32 " "Found entity 1: ADD32" {  } { { "ADD32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/ADD32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB32-behaviour " "Found design unit 1: SUB32-behaviour" {  } { { "SUB32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/SUB32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795953 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB32 " "Found entity 1: SUB32" {  } { { "SUB32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/SUB32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV32-behavioural " "Found design unit 1: DIV32-behavioural" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/DIV32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795957 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV32 " "Found entity 1: DIV32" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/DIV32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL32-behavioral " "Found design unit 1: MUL32-behavioral" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795961 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL32 " "Found entity 1: MUL32" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795965 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_1-behaviour " "Found design unit 1: tb3_1-behaviour" {  } { { "tb3_1.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795969 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_1 " "Found entity 1: tb3_1" {  } { { "tb3_1.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_2-behaviour " "Found design unit 1: tb3_2-behaviour" {  } { { "tb3_2.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795973 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_2 " "Found entity 1: tb3_2" {  } { { "tb3_2.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_7-behaviour " "Found design unit 1: tb3_7-behaviour" {  } { { "tb3_7.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795977 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_7 " "Found entity 1: tb3_7" {  } { { "tb3_7.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_8-behaviour " "Found design unit 1: tb3_8-behaviour" {  } { { "tb3_8.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795981 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_8 " "Found entity 1: tb3_8" {  } { { "tb3_8.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_9-behaviour " "Found design unit 1: tb3_9-behaviour" {  } { { "tb3_9.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795985 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_9 " "Found entity 1: tb3_9" {  } { { "tb3_9.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_13-behaviour " "Found design unit 1: tb3_13-behaviour" {  } { { "tb3_13.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_13.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795989 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_13 " "Found entity 1: tb3_13" {  } { { "tb3_13.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_13.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_10-behaviour " "Found design unit 1: tb3_10-behaviour" {  } { { "tb3_10.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795994 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_10 " "Found entity 1: tb3_10" {  } { { "tb3_10.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_11-behaviour " "Found design unit 1: tb3_11-behaviour" {  } { { "tb3_11.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_11.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795998 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_11 " "Found entity 1: tb3_11" {  } { { "tb3_11.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_11.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162795998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162795998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_12-behaviour " "Found design unit 1: tb3_12-behaviour" {  } { { "tb3_12.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_12.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796002 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_12 " "Found entity 1: tb3_12" {  } { { "tb3_12.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_12.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162796002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_3-behaviour " "Found design unit 1: tb3_3-behaviour" {  } { { "tb3_3.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796006 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_3 " "Found entity 1: tb3_3" {  } { { "tb3_3.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162796006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_4-behaviour " "Found design unit 1: tb3_4-behaviour" {  } { { "tb3_4.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796010 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_4 " "Found entity 1: tb3_4" {  } { { "tb3_4.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162796010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_6-behaviour " "Found design unit 1: tb3_6-behaviour" {  } { { "tb3_6.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796014 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_6 " "Found entity 1: tb3_6" {  } { { "tb3_6.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162796014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb3_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb3_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb3_5-behaviour " "Found design unit 1: tb3_5-behaviour" {  } { { "tb3_5.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796018 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb3_5 " "Found entity 1: tb3_5" {  } { { "tb3_5.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/tb3_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678162796018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678162796018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678162796081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRwire datapath.vhd(86) " "Verilog HDL or VHDL warning at datapath.vhd(86): object \"IRwire\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1678162796089 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "busMuxCin datapath.vhd(92) " "VHDL Signal Declaration warning at datapath.vhd(92): used implicit default value for signal \"busMuxCin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1678162796089 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "busMuxINPORTin datapath.vhd(92) " "VHDL Signal Declaration warning at datapath.vhd(92): used implicit default value for signal \"busMuxINPORTin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1678162796089 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR0in datapath.vhd(225) " "VHDL Process Statement warning at datapath.vhd(225): signal \"busMuxR0in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796089 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR1in datapath.vhd(226) " "VHDL Process Statement warning at datapath.vhd(226): signal \"busMuxR1in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796089 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR2in datapath.vhd(227) " "VHDL Process Statement warning at datapath.vhd(227): signal \"busMuxR2in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796089 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR3in datapath.vhd(228) " "VHDL Process Statement warning at datapath.vhd(228): signal \"busMuxR3in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796089 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR4in datapath.vhd(229) " "VHDL Process Statement warning at datapath.vhd(229): signal \"busMuxR4in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR5in datapath.vhd(230) " "VHDL Process Statement warning at datapath.vhd(230): signal \"busMuxR5in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR6in datapath.vhd(231) " "VHDL Process Statement warning at datapath.vhd(231): signal \"busMuxR6in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR7in datapath.vhd(232) " "VHDL Process Statement warning at datapath.vhd(232): signal \"busMuxR7in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR8in datapath.vhd(233) " "VHDL Process Statement warning at datapath.vhd(233): signal \"busMuxR8in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR9in datapath.vhd(234) " "VHDL Process Statement warning at datapath.vhd(234): signal \"busMuxR9in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR10in datapath.vhd(235) " "VHDL Process Statement warning at datapath.vhd(235): signal \"busMuxR10in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR11in datapath.vhd(236) " "VHDL Process Statement warning at datapath.vhd(236): signal \"busMuxR11in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR12in datapath.vhd(237) " "VHDL Process Statement warning at datapath.vhd(237): signal \"busMuxR12in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR13in datapath.vhd(238) " "VHDL Process Statement warning at datapath.vhd(238): signal \"busMuxR13in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR14in datapath.vhd(239) " "VHDL Process Statement warning at datapath.vhd(239): signal \"busMuxR14in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR15in datapath.vhd(240) " "VHDL Process Statement warning at datapath.vhd(240): signal \"busMuxR15in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YdataOut datapath.vhd(241) " "VHDL Process Statement warning at datapath.vhd(241): signal \"YdataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxZlowin datapath.vhd(242) " "VHDL Process Statement warning at datapath.vhd(242): signal \"busMuxZlowin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxZhighin datapath.vhd(243) " "VHDL Process Statement warning at datapath.vhd(243): signal \"busMuxZhighin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796090 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxMDRin datapath.vhd(244) " "VHDL Process Statement warning at datapath.vhd(244): signal \"busMuxMDRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796091 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxHIin datapath.vhd(245) " "VHDL Process Statement warning at datapath.vhd(245): signal \"busMuxHIin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796091 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxLOin datapath.vhd(246) " "VHDL Process Statement warning at datapath.vhd(246): signal \"busMuxLOin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796091 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUunit\"" {  } { { "datapath.vhd" "ALUunit" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32 ALU:ALUunit\|AND32:andoperation " "Elaborating entity \"AND32\" for hierarchy \"ALU:ALUunit\|AND32:andoperation\"" {  } { { "ALU.vhd" "andoperation" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32 ALU:ALUunit\|OR32:oroperation " "Elaborating entity \"OR32\" for hierarchy \"ALU:ALUunit\|OR32:oroperation\"" {  } { { "ALU.vhd" "oroperation" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT32 ALU:ALUunit\|NOT32:notoperation " "Elaborating entity \"NOT32\" for hierarchy \"ALU:ALUunit\|NOT32:notoperation\"" {  } { { "ALU.vhd" "notoperation" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD32 ALU:ALUunit\|ADD32:addition " "Elaborating entity \"ADD32\" for hierarchy \"ALU:ALUunit\|ADD32:addition\"" {  } { { "ALU.vhd" "addition" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEG32 ALU:ALUunit\|NEG32:negation " "Elaborating entity \"NEG32\" for hierarchy \"ALU:ALUunit\|NEG32:negation\"" {  } { { "ALU.vhd" "negation" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32 ALU:ALUunit\|SUB32:substraction " "Elaborating entity \"SUB32\" for hierarchy \"ALU:ALUunit\|SUB32:substraction\"" {  } { { "ALU.vhd" "substraction" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHRA32 ALU:ALUunit\|SHRA32:shiftA " "Elaborating entity \"SHRA32\" for hierarchy \"ALU:ALUunit\|SHRA32:shiftA\"" {  } { { "ALU.vhd" "shiftA" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR32 ALU:ALUunit\|SHR32:shifttoright " "Elaborating entity \"SHR32\" for hierarchy \"ALU:ALUunit\|SHR32:shifttoright\"" {  } { { "ALU.vhd" "shifttoright" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL32 ALU:ALUunit\|SHL32:shiftoleft " "Elaborating entity \"SHL32\" for hierarchy \"ALU:ALUunit\|SHL32:shiftoleft\"" {  } { { "ALU.vhd" "shiftoleft" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROR32 ALU:ALUunit\|ROR32:rotateright " "Elaborating entity \"ROR32\" for hierarchy \"ALU:ALUunit\|ROR32:rotateright\"" {  } { { "ALU.vhd" "rotateright" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROL32 ALU:ALUunit\|ROL32:rotateleft " "Elaborating entity \"ROL32\" for hierarchy \"ALU:ALUunit\|ROL32:rotateleft\"" {  } { { "ALU.vhd" "rotateleft" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL32 ALU:ALUunit\|MUL32:multiplication " "Elaborating entity \"MUL32\" for hierarchy \"ALU:ALUunit\|MUL32:multiplication\"" {  } { { "ALU.vhd" "multiplication" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796153 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number MUL32.vhd(15) " "VHDL Process Statement warning at MUL32.vhd(15): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\] MUL32.vhd(49) " "Inferred latch for \"number\[0\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\] MUL32.vhd(49) " "Inferred latch for \"number\[1\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\] MUL32.vhd(49) " "Inferred latch for \"number\[2\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[0\] MUL32.vhd(67) " "Inferred latch for \"one\[0\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[1\] MUL32.vhd(67) " "Inferred latch for \"one\[1\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[2\] MUL32.vhd(67) " "Inferred latch for \"one\[2\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[3\] MUL32.vhd(67) " "Inferred latch for \"one\[3\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[4\] MUL32.vhd(67) " "Inferred latch for \"one\[4\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[5\] MUL32.vhd(67) " "Inferred latch for \"one\[5\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796169 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[6\] MUL32.vhd(67) " "Inferred latch for \"one\[6\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[7\] MUL32.vhd(67) " "Inferred latch for \"one\[7\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[8\] MUL32.vhd(67) " "Inferred latch for \"one\[8\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[9\] MUL32.vhd(67) " "Inferred latch for \"one\[9\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[10\] MUL32.vhd(67) " "Inferred latch for \"one\[10\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[11\] MUL32.vhd(67) " "Inferred latch for \"one\[11\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[12\] MUL32.vhd(67) " "Inferred latch for \"one\[12\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[13\] MUL32.vhd(67) " "Inferred latch for \"one\[13\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[14\] MUL32.vhd(67) " "Inferred latch for \"one\[14\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[15\] MUL32.vhd(67) " "Inferred latch for \"one\[15\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[16\] MUL32.vhd(67) " "Inferred latch for \"one\[16\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[17\] MUL32.vhd(67) " "Inferred latch for \"one\[17\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[18\] MUL32.vhd(67) " "Inferred latch for \"one\[18\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[19\] MUL32.vhd(67) " "Inferred latch for \"one\[19\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[20\] MUL32.vhd(67) " "Inferred latch for \"one\[20\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[21\] MUL32.vhd(67) " "Inferred latch for \"one\[21\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796170 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[22\] MUL32.vhd(67) " "Inferred latch for \"one\[22\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[23\] MUL32.vhd(67) " "Inferred latch for \"one\[23\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[24\] MUL32.vhd(67) " "Inferred latch for \"one\[24\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[25\] MUL32.vhd(67) " "Inferred latch for \"one\[25\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[26\] MUL32.vhd(67) " "Inferred latch for \"one\[26\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[27\] MUL32.vhd(67) " "Inferred latch for \"one\[27\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[28\] MUL32.vhd(67) " "Inferred latch for \"one\[28\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[29\] MUL32.vhd(67) " "Inferred latch for \"one\[29\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[30\] MUL32.vhd(67) " "Inferred latch for \"one\[30\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[31\] MUL32.vhd(67) " "Inferred latch for \"one\[31\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[32\] MUL32.vhd(67) " "Inferred latch for \"one\[32\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[33\] MUL32.vhd(67) " "Inferred latch for \"one\[33\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[34\] MUL32.vhd(67) " "Inferred latch for \"one\[34\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[35\] MUL32.vhd(67) " "Inferred latch for \"one\[35\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[36\] MUL32.vhd(67) " "Inferred latch for \"one\[36\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[37\] MUL32.vhd(67) " "Inferred latch for \"one\[37\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796171 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[38\] MUL32.vhd(67) " "Inferred latch for \"one\[38\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[39\] MUL32.vhd(67) " "Inferred latch for \"one\[39\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[40\] MUL32.vhd(67) " "Inferred latch for \"one\[40\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[41\] MUL32.vhd(67) " "Inferred latch for \"one\[41\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[42\] MUL32.vhd(67) " "Inferred latch for \"one\[42\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[43\] MUL32.vhd(67) " "Inferred latch for \"one\[43\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[44\] MUL32.vhd(67) " "Inferred latch for \"one\[44\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[45\] MUL32.vhd(67) " "Inferred latch for \"one\[45\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[46\] MUL32.vhd(67) " "Inferred latch for \"one\[46\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[47\] MUL32.vhd(67) " "Inferred latch for \"one\[47\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[48\] MUL32.vhd(67) " "Inferred latch for \"one\[48\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[49\] MUL32.vhd(67) " "Inferred latch for \"one\[49\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[50\] MUL32.vhd(67) " "Inferred latch for \"one\[50\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[51\] MUL32.vhd(67) " "Inferred latch for \"one\[51\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[52\] MUL32.vhd(67) " "Inferred latch for \"one\[52\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[53\] MUL32.vhd(67) " "Inferred latch for \"one\[53\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[54\] MUL32.vhd(67) " "Inferred latch for \"one\[54\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796172 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[55\] MUL32.vhd(67) " "Inferred latch for \"one\[55\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[56\] MUL32.vhd(67) " "Inferred latch for \"one\[56\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[57\] MUL32.vhd(67) " "Inferred latch for \"one\[57\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[58\] MUL32.vhd(67) " "Inferred latch for \"one\[58\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[59\] MUL32.vhd(67) " "Inferred latch for \"one\[59\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[60\] MUL32.vhd(67) " "Inferred latch for \"one\[60\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[61\] MUL32.vhd(67) " "Inferred latch for \"one\[61\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[62\] MUL32.vhd(67) " "Inferred latch for \"one\[62\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[63\] MUL32.vhd(67) " "Inferred latch for \"one\[63\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796173 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV32 ALU:ALUunit\|DIV32:division " "Elaborating entity \"DIV32\" for hierarchy \"ALU:ALUunit\|DIV32:division\"" {  } { { "ALU.vhd" "division" { Text "C:/altera/13.0sp1/elec374/ALU/ALU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796176 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dividendflag DIV32.vhd(15) " "VHDL Process Statement warning at DIV32.vhd(15): inferring latch(es) for signal or variable \"dividendflag\", which holds its previous value in one or more paths through the process" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/DIV32.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678162796181 "|datapath|ALU:ALUunit|DIV32:division"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "divisorflag DIV32.vhd(15) " "VHDL Process Statement warning at DIV32.vhd(15): inferring latch(es) for signal or variable \"divisorflag\", which holds its previous value in one or more paths through the process" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/DIV32.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678162796181 "|datapath|ALU:ALUunit|DIV32:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisorflag DIV32.vhd(32) " "Inferred latch for \"divisorflag\" at DIV32.vhd(32)" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/DIV32.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796181 "|datapath|ALU:ALUunit|DIV32:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dividendflag DIV32.vhd(28) " "Inferred latch for \"dividendflag\" at DIV32.vhd(28)" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/DIV32.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678162796181 "|datapath|ALU:ALUunit|DIV32:division"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 encoder32to5:encoder " "Elaborating entity \"encoder32to5\" for hierarchy \"encoder32to5:encoder\"" {  } { { "datapath.vhd" "encoder" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus32to1 bus32to1:busUnit " "Elaborating entity \"bus32to1\" for hierarchy \"bus32to1:busUnit\"" {  } { { "datapath.vhd" "busUnit" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDRunit " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDRunit\"" {  } { { "datapath.vhd" "MDRunit" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796196 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_data_in MDR.vhd(41) " "VHDL Process Statement warning at MDR.vhd(41): signal \"memory_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDR.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/MDR.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678162796197 "|datapath|MDR:MDRunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 MDR:MDRunit\|reg32:MDRregister " "Elaborating entity \"reg32\" for hierarchy \"MDR:MDRunit\|reg32:MDRregister\"" {  } { { "MDR.vhd" "MDRregister" { Text "C:/altera/13.0sp1/elec374/ALU/MDR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678162796199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678162850427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678162856616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678162856616 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678162857145 "|datapath|Cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTin " "No output dependent on input pin \"INPORTin\"" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678162857145 "|datapath|INPORTin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678162857145 "|datapath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/elec374/ALU/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678162857145 "|datapath|MARin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678162857145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8459 " "Implemented 8459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678162857145 ""} { "Info" "ICUT_CUT_TM_OPINS" "736 " "Implemented 736 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678162857145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7624 " "Implemented 7624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678162857145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678162857145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678162857198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 23:20:57 2023 " "Processing ended: Mon Mar 06 23:20:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678162857198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678162857198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678162857198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678162857198 ""}
