library ieee;
use ieee.std_logic_1164.all;

	entity uygulama4 is
	port(
	rst	: in	std_logic;
	clk     : in	std_logic;
	LEDR : out std_logic_vector(0 to 7));
	
	end uygulama4;
	
	architecture behavior of uygulama4 is
	begin
	
		process(rst,clk)
			variable	counter:integer;
			variable	counter2:integer;
		begin 
	
		if (rst='0') then
			LEDR<=x"0000";
			counter:=0;
			counter2:=0;
		end if;
	
		if falling_edge(clk) then 
			counter:= counter+1;
		end if;	
	
		if (counter>=7000000) then
			counter2:= counter2+1;
			counter:=0;
		end if;
	
	
	
	end behavior;