/*
 * arch/arm/mach-tz2000/include/mach/regs/mbox_offs_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef MBOX_OFFS_DEF_H
#define MBOX_OFFS_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

#define MBOX_INT_REG000_SET_OFFS       0x00000000
#define MBOX_INT_REG001_SET_OFFS       0x00000004
#define MBOX_INT_REG002_SET_OFFS       0x00000008
#define MBOX_INT_REG003_SET_OFFS       0x0000000C
#define MBOX_INT_REG004_SET_OFFS       0x00000010
#define MBOX_INT_REG005_SET_OFFS       0x00000014
#define MBOX_INT_REG006_SET_OFFS       0x00000018
#define MBOX_INT_REG007_SET_OFFS       0x0000001C
#define MBOX_INT_REG008_SET_OFFS       0x00000020
#define MBOX_INT_REG009_SET_OFFS       0x00000024
#define MBOX_INT_REG010_SET_OFFS       0x00000028
#define MBOX_INT_REG011_SET_OFFS       0x0000002C
#define MBOX_INT_REG012_SET_OFFS       0x00000030
#define MBOX_INT_REG013_SET_OFFS       0x00000034
#define MBOX_INT_REG014_SET_OFFS       0x00000038
#define MBOX_INT_REG015_SET_OFFS       0x0000003C
#define MBOX_INT_REG000_CLEAR_OFFS     0x00000400
#define MBOX_INT_REG001_CLEAR_OFFS     0x00000404
#define MBOX_INT_REG002_CLEAR_OFFS     0x00000408
#define MBOX_INT_REG003_CLEAR_OFFS     0x0000040C
#define MBOX_INT_REG004_CLEAR_OFFS     0x00000410
#define MBOX_INT_REG005_CLEAR_OFFS     0x00000414
#define MBOX_INT_REG006_CLEAR_OFFS     0x00000418
#define MBOX_INT_REG007_CLEAR_OFFS     0x0000041C
#define MBOX_INT_REG008_CLEAR_OFFS     0x00000420
#define MBOX_INT_REG009_CLEAR_OFFS     0x00000424
#define MBOX_INT_REG010_CLEAR_OFFS     0x00000428
#define MBOX_INT_REG011_CLEAR_OFFS     0x0000042C
#define MBOX_INT_REG012_CLEAR_OFFS     0x00000430
#define MBOX_INT_REG013_CLEAR_OFFS     0x00000434
#define MBOX_INT_REG014_CLEAR_OFFS     0x00000438
#define MBOX_INT_REG015_CLEAR_OFFS     0x0000043C
#define MBOX_INT_REG000_MASK_OFFS      0x00000800
#define MBOX_INT_REG001_MASK_OFFS      0x00000804
#define MBOX_INT_REG002_MASK_OFFS      0x00000808
#define MBOX_INT_REG003_MASK_OFFS      0x0000080C
#define MBOX_INT_REG004_MASK_OFFS      0x00000810
#define MBOX_INT_REG005_MASK_OFFS      0x00000814
#define MBOX_INT_REG006_MASK_OFFS      0x00000818
#define MBOX_INT_REG007_MASK_OFFS      0x0000081C
#define MBOX_INT_REG008_MASK_OFFS      0x00000820
#define MBOX_INT_REG009_MASK_OFFS      0x00000824
#define MBOX_INT_REG010_MASK_OFFS      0x00000828
#define MBOX_INT_REG011_MASK_OFFS      0x0000082C
#define MBOX_INT_REG012_MASK_OFFS      0x00000830
#define MBOX_INT_REG013_MASK_OFFS      0x00000834
#define MBOX_INT_REG014_MASK_OFFS      0x00000838
#define MBOX_INT_REG015_MASK_OFFS      0x0000083C
#define MBOX_INT_SIG00_SEL_OFFS        0x00000C00
#define MBOX_INT_SIG00_STAT_OFFS       0x00000C04
#define MBOX_INT_SIG01_SEL_OFFS        0x00000C08
#define MBOX_INT_SIG01_STAT_OFFS       0x00000C0C
#define MBOX_INT_SIG02_SEL_OFFS        0x00000C10
#define MBOX_INT_SIG02_STAT_OFFS       0x00000C14
#define MBOX_INT_SIG03_SEL_OFFS        0x00000C18
#define MBOX_INT_SIG03_STAT_OFFS       0x00000C1C
#define MBOX_INT_REG100_SET_OFFS       0x00001000
#define MBOX_INT_REG101_SET_OFFS       0x00001004
#define MBOX_INT_REG102_SET_OFFS       0x00001008
#define MBOX_INT_REG103_SET_OFFS       0x0000100C
#define MBOX_INT_REG104_SET_OFFS       0x00001010
#define MBOX_INT_REG105_SET_OFFS       0x00001014
#define MBOX_INT_REG106_SET_OFFS       0x00001018
#define MBOX_INT_REG107_SET_OFFS       0x0000101C
#define MBOX_INT_REG108_SET_OFFS       0x00001020
#define MBOX_INT_REG109_SET_OFFS       0x00001024
#define MBOX_INT_REG110_SET_OFFS       0x00001028
#define MBOX_INT_REG111_SET_OFFS       0x0000102C
#define MBOX_INT_REG112_SET_OFFS       0x00001030
#define MBOX_INT_REG113_SET_OFFS       0x00001034
#define MBOX_INT_REG114_SET_OFFS       0x00001038
#define MBOX_INT_REG115_SET_OFFS       0x0000103C
#define MBOX_INT_REG100_CLEAR_OFFS     0x00001400
#define MBOX_INT_REG101_CLEAR_OFFS     0x00001404
#define MBOX_INT_REG102_CLEAR_OFFS     0x00001408
#define MBOX_INT_REG103_CLEAR_OFFS     0x0000140C
#define MBOX_INT_REG104_CLEAR_OFFS     0x00001410
#define MBOX_INT_REG105_CLEAR_OFFS     0x00001414
#define MBOX_INT_REG106_CLEAR_OFFS     0x00001418
#define MBOX_INT_REG107_CLEAR_OFFS     0x0000141C
#define MBOX_INT_REG108_CLEAR_OFFS     0x00001420
#define MBOX_INT_REG109_CLEAR_OFFS     0x00001424
#define MBOX_INT_REG110_CLEAR_OFFS     0x00001428
#define MBOX_INT_REG111_CLEAR_OFFS     0x0000142C
#define MBOX_INT_REG112_CLEAR_OFFS     0x00001430
#define MBOX_INT_REG113_CLEAR_OFFS     0x00001434
#define MBOX_INT_REG114_CLEAR_OFFS     0x00001438
#define MBOX_INT_REG115_CLEAR_OFFS     0x0000143C
#define MBOX_INT_REG100_MASK_OFFS      0x00001800
#define MBOX_INT_REG101_MASK_OFFS      0x00001804
#define MBOX_INT_REG102_MASK_OFFS      0x00001808
#define MBOX_INT_REG103_MASK_OFFS      0x0000180C
#define MBOX_INT_REG104_MASK_OFFS      0x00001810
#define MBOX_INT_REG105_MASK_OFFS      0x00001814
#define MBOX_INT_REG106_MASK_OFFS      0x00001818
#define MBOX_INT_REG107_MASK_OFFS      0x0000181C
#define MBOX_INT_REG108_MASK_OFFS      0x00001820
#define MBOX_INT_REG109_MASK_OFFS      0x00001824
#define MBOX_INT_REG110_MASK_OFFS      0x00001828
#define MBOX_INT_REG111_MASK_OFFS      0x0000182C
#define MBOX_INT_REG112_MASK_OFFS      0x00001830
#define MBOX_INT_REG113_MASK_OFFS      0x00001834
#define MBOX_INT_REG114_MASK_OFFS      0x00001838
#define MBOX_INT_REG115_MASK_OFFS      0x0000183C
#define MBOX_INT_SIG10_SEL_OFFS        0x00001C00
#define MBOX_INT_SIG10_STAT_OFFS       0x00001C04
#define MBOX_INT_SIG11_SEL_OFFS        0x00001C08
#define MBOX_INT_SIG11_STAT_OFFS       0x00001C0C
#define MBOX_INT_SIG12_SEL_OFFS        0x00001C10
#define MBOX_INT_SIG12_STAT_OFFS       0x00001C14
#define MBOX_INT_SIG13_SEL_OFFS        0x00001C18
#define MBOX_INT_SIG13_STAT_OFFS       0x00001C1C
#define MBOX_MBOX_TAS00_OFFS           0x00008000
#define MBOX_MBOX_TAS01_OFFS           0x00008004
#define MBOX_MBOX_TAS02_OFFS           0x00008008
#define MBOX_MBOX_TAS03_OFFS           0x0000800C
#define MBOX_MBOX_TAS04_OFFS           0x00008010
#define MBOX_MBOX_TAS05_OFFS           0x00008014
#define MBOX_MBOX_TAS06_OFFS           0x00008018
#define MBOX_MBOX_TAS07_OFFS           0x0000801C
#define MBOX_MBOX_TAS08_OFFS           0x00008020
#define MBOX_MBOX_TAS09_OFFS           0x00008024
#define MBOX_MBOX_TAS10_OFFS           0x00008028
#define MBOX_MBOX_TAS11_OFFS           0x0000802C
#define MBOX_MBOX_TAS12_OFFS           0x00008030
#define MBOX_MBOX_TAS13_OFFS           0x00008034
#define MBOX_MBOX_TAS14_OFFS           0x00008038
#define MBOX_MBOX_TAS15_OFFS           0x0000803C
#define MBOX_MBOX_TAS16_OFFS           0x00008040
#define MBOX_MBOX_TAS17_OFFS           0x00008044
#define MBOX_MBOX_TAS18_OFFS           0x00008048
#define MBOX_MBOX_TAS19_OFFS           0x0000804C
#define MBOX_MBOX_TAS20_OFFS           0x00008050
#define MBOX_MBOX_TAS21_OFFS           0x00008054
#define MBOX_MBOX_TAS22_OFFS           0x00008058
#define MBOX_MBOX_TAS23_OFFS           0x0000805C
#define MBOX_MBOX_TAS24_OFFS           0x00008060
#define MBOX_MBOX_TAS25_OFFS           0x00008064
#define MBOX_MBOX_TAS26_OFFS           0x00008068
#define MBOX_MBOX_TAS27_OFFS           0x0000806C
#define MBOX_MBOX_TAS28_OFFS           0x00008070
#define MBOX_MBOX_TAS29_OFFS           0x00008074
#define MBOX_MBOX_TAS30_OFFS           0x00008078
#define MBOX_MBOX_TAS31_OFFS           0x0000807C
#define MBOX_INT_DEG_MASK00_OFFS       0x00010000
#define MBOX_INT_DEG_STAT00_OFFS       0x00010004
#define MBOX_INT_DEG_MASK01_OFFS       0x00010008
#define MBOX_INT_DEG_STAT01_OFFS       0x0001000C
#define MBOX_INT_DEG_MASK02_OFFS       0x00010010
#define MBOX_INT_DEG_STAT02_OFFS       0x00010014
#define MBOX_INT_DEG_MASK03_OFFS       0x00010018
#define MBOX_INT_DEG_STAT03_OFFS       0x0001001C
#define MBOX_INT_DEG_MASK04_OFFS       0x00010020
#define MBOX_INT_DEG_STAT04_OFFS       0x00010024
#define MBOX_INT_DEG_MASK05_OFFS       0x00010028
#define MBOX_INT_DEG_STAT05_OFFS       0x0001002C
#define MBOX_INT_DEG_MASK06_OFFS       0x00010030
#define MBOX_INT_DEG_STAT06_OFFS       0x00010034
#define MBOX_INT_MASTER_MASK0_OFFS     0x00012000
#define MBOX_INT_MASTER_MASK1_OFFS     0x00012004
#define MBOX_INT_MASTER_MASK2_OFFS     0x00012008
#define MBOX_INT_MASTER_MASK3_OFFS     0x0001200C
#define MBOX_INT_MASTER_MASK4_OFFS     0x00012010
#define MBOX_INT_MASTER_MASK5_OFFS     0x00012014
#define MBOX_INT_MASTER_MASK6_OFFS     0x00012018
#define MBOX_INT_SEL0_OFFS             0x00013000
#define MBOX_INT_SEL1_OFFS             0x00013004
#define MBOX_INT_SEL2_OFFS             0x00013008
#define MBOX_INT_SEL3_OFFS             0x0001300C

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* MBOX_OFFS_DEF_H */
