# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/imports/lab3_template_v2/multiplier.vhd" \
"../../../../Lab3.srcs/sim_1/imports/lab3_template_v2/tb_multiplier.vhd" \

# Do not sort compile order
nosort
