
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.068656                       # Number of seconds simulated
sim_ticks                                 68655504000                       # Number of ticks simulated
final_tick                                68655504000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163375                       # Simulator instruction rate (inst/s)
host_op_rate                                   168812                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37870077                       # Simulator tick rate (ticks/s)
host_mem_usage                                 702208                       # Number of bytes of host memory used
host_seconds                                  1812.92                       # Real time elapsed on the host
sim_insts                                   296186801                       # Number of instructions simulated
sim_ops                                     306042276                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             5184                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          3762816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             3200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          3748416                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             7872                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          4060992                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             5376                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          3830400                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15464256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         5184                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         7872                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           43776                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       176704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            176704                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               346                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               279                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                81                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             58794                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                50                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             58569                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst               123                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             63453                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                84                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             59850                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                241629                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2761                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2761                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              322538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              260081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               75507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            54807201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               46610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            54597458                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              114659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            59150276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst               78304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            55791594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               225244228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         322538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          75507                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          46610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         114659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst          78304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             637618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2573778                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2573778                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2573778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             322538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             260081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              75507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           54807201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              46610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           54597458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             114659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           59150276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst              78304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           55791594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              227818006                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               34316629                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         34315721                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              586                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            34315000                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               34314605                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998849                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    287                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               81577                       # Number of system calls
system.cpu0.numCycles                        68655505                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     171583993                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   34316629                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          34314892                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     68638213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1501                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          149                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2003                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  248                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          68647385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499562                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501128                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12707      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     656      0.00%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                34314360     49.99%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                34319662     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            68647385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499838                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.499202                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7961                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5476                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 68632541                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  852                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   555                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 375                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  202                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             171585612                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  480                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   555                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8649                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    680                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2067                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 68632595                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2839                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             171584586                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    17                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2671                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          171586179                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            789293574                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       171589756                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            171578379                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7800                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1225                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            68628939                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           34317013                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         34312831                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        34312803                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 171582675                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                171580346                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              467                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           5364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        13835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     68647385                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499445                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706675                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              13710      0.02%      0.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            8518854     12.41%     12.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17282971     25.18%     37.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42831850     62.39%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       68647385                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             68635186     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            68628438     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           34316713     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             171580346                       # Type of FU issued
system.cpu0.iq.rate                          2.499149                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         411808512                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        171588244                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    171579499                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             171580330                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        34313095                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1567                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          588                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   555                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    542                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  137                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          171582768                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              270                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             68628939                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            34317013                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                48                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           147                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           115                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          303                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 418                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            171579818                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             68628323                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              528                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                   102944859                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                34315009                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             830                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       34313863                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          314                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          516                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     34313628                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          235                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  34316536                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.499141                       # Inst execution rate
system.cpu0.iew.wb_sent                     171579595                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    171579515                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                102945503                       # num instructions producing a value
system.cpu0.iew.wb_consumers                102955387                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.499137                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999904                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           5382                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              391                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     68646433                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499436                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580809                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        14675      0.02%      0.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     34315408     49.99%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1278      0.00%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8517586     12.41%     62.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17281413     25.17%     87.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8515750     12.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           78      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          167      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           78      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68646433                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           171573994                       # Number of instructions committed
system.cpu0.commit.committedOps             171577385                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     102943797                       # Number of memory references committed
system.cpu0.commit.loads                     68627372                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                  34314605                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                137263176                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 156                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68633579     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       68627372     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      34316425     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        171577385                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   78                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   240228913                       # The number of ROB reads
system.cpu0.rob.rob_writes                  343166491                       # The number of ROB writes
system.cpu0.timesIdled                            249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  171573994                       # Number of Instructions Simulated
system.cpu0.committedOps                    171577385                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400151                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400151                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.499057                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.499057                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               171582339                       # number of integer regfile reads
system.cpu0.int_regfile_writes               68634268                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                720623493                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               102946389                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              105071226                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               34                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          125.173973                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68628681                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              179                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         383400.452514                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   125.173973                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.244480                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.244480                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        137263267                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       137263267                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     34314854                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34314854                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     34313965                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      34313965                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     68628819                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        68628819                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     68628819                       # number of overall hits
system.cpu0.dcache.overall_hits::total       68628819                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          215                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2388                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2388                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2603                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2603                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2603                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2603                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9774490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9774490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    119958000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    119958000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    129732490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    129732490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    129732490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    129732490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     34315069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34315069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     34316353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     34316353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     68631422                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     68631422                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     68631422                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68631422                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000006                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000070                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000070                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000038                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000038                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45462.744186                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45462.744186                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50233.668342                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50233.668342                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49839.604303                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49839.604303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49839.604303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49839.604303                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu0.dcache.writebacks::total               14                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           76                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2200                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2200                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2276                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2276                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          327                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6142506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6142506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10300000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10300000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16442506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16442506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16442506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16442506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 44190.690647                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44190.690647                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54787.234043                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54787.234043                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50282.892966                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50282.892966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50282.892966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50282.892966                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               62                       # number of replacements
system.cpu0.icache.tags.tagsinuse          288.952753                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1562                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              382                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.089005                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   288.952753                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.564361                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.564361                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4388                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4388                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1562                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1562                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1562                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1562                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1562                       # number of overall hits
system.cpu0.icache.overall_hits::total           1562                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          441                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          441                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           441                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          441                       # number of overall misses
system.cpu0.icache.overall_misses::total          441                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     22872498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     22872498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     22872498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     22872498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     22872498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     22872498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2003                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2003                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2003                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2003                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2003                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2003                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.220170                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.220170                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.220170                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.220170                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.220170                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.220170                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51865.074830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51865.074830                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51865.074830                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51865.074830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51865.074830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51865.074830                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           59                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           59                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           59                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          382                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          382                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          382                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19726502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19726502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19726502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19726502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19726502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19726502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.190714                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.190714                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.190714                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.190714                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.190714                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.190714                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51640.057592                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51640.057592                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51640.057592                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51640.057592                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51640.057592                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51640.057592                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               10186612                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          7468414                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           676847                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             6426040                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                5963396                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.800481                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1074263                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            272302                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        68630064                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          10741668                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      49272723                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   10186612                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           7037659                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     57185111                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1394085                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2189                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          858                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 10303796                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               163152                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          68626869                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.784553                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.210870                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45802727     66.74%     66.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 5300225      7.72%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4030583      5.87%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13493334     19.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68626869                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.148428                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.717947                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 6385718                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             45918597                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 11749151                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              3876405                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                694809                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              931197                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2257                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              43222971                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3555                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                694809                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 7842908                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2801717                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      40788686                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 14128577                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2367983                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              41313521                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    8                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                203556                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   214                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           54189457                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            193240860                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        45252612                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             40652807                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13536650                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           2215529                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts       2225710                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  5433325                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             7171719                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4422525                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           435247                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          216249                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  36580853                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            2446158                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 34645312                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           180164                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        8374151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     23600269                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        117594                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     68626869                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.504836                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.890731                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           48005962     69.95%     69.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           11218897     16.35%     86.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4779615      6.96%     93.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4622395      6.74%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68626869                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             23727714     68.49%     68.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               32950      0.10%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6701455     19.34%     87.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4183193     12.07%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              34645312                       # Type of FU issued
system.cpu1.iq.rate                          0.504812                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         138097657                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         47401818                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     33664970                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              34645312                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          143026                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1538917                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       527297                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       121874                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                694809                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                2414807                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               909211                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           39027040                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           274713                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              7171719                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4422525                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           2203752                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 76136                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           656                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        511147                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       204541                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              715688                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             34185213                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              6562496                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           460099                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           29                       # number of nop insts executed
system.cpu1.iew.exec_refs                    10666844                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 6672499                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         2185665                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        3424497                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       941288                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      1244377                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      2721739                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       702758                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   4104348                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.498108                       # Inst execution rate
system.cpu1.iew.wb_sent                      33872179                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     33664970                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 16927893                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 27663168                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.490528                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.611929                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        8375748                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        2328564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           674614                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     67174961                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.456314                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.085193                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     48588753     72.33%     72.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14138411     21.05%     93.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1845480      2.75%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       822310      1.22%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       528385      0.79%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       225171      0.34%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       407370      0.61%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       279704      0.42%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       339377      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     67174961                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            28204949                       # Number of instructions committed
system.cpu1.commit.committedOps              30652860                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       9528030                       # Number of memory references committed
system.cpu1.commit.loads                      5632802                       # Number of loads committed
system.cpu1.commit.membars                     218481                       # Number of memory barriers committed
system.cpu1.commit.branches                   6167483                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 25623213                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              490843                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        21091884     68.81%     68.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          32946      0.11%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5632802     18.38%     87.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3895228     12.71%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         30652860                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               339377                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   105609613                       # The number of ROB reads
system.cpu1.rob.rob_writes                   79514299                       # The number of ROB writes
system.cpu1.timesIdled                            307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   28204949                       # Number of Instructions Simulated
system.cpu1.committedOps                     30652860                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.433263                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.433263                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.410971                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.410971                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                35845995                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18532563                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                127376763                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                25374440                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               14159539                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4627952                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           106856                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.808305                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7230101                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           107364                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            67.341949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2521693502                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   506.808305                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.989860                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989860                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16847960                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16847960                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3571011                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3571011                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1582495                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1582495                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1978242                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1978242                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        63211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63211                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5153506                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5153506                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5153506                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5153506                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       430543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       430543                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       219581                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       219581                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       190136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       190136                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       136944                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       136944                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       650124                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        650124                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       650124                       # number of overall misses
system.cpu1.dcache.overall_misses::total       650124                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  11892892001                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11892892001                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6434347520                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6434347520                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   4327767019                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4327767019                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1984009629                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1984009629                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    309418551                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    309418551                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  18327239521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18327239521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  18327239521                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18327239521                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4001554                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4001554                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1802076                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1802076                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      2168378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2168378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       200155                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       200155                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5803630                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5803630                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5803630                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5803630                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.107594                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.107594                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.121849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.121849                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.087686                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.087686                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.684190                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.684190                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.112020                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.112020                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.112020                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.112020                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 27623.006299                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27623.006299                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 29302.842778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29302.842778                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 22761.428762                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22761.428762                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14487.744107                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14487.744107                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 28190.375253                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28190.375253                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 28190.375253                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28190.375253                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2318                       # number of writebacks
system.cpu1.dcache.writebacks::total             2318                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       124729                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124729                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        93296                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        93296                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        21368                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        21368                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       218025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       218025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       218025                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       218025                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       305814                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305814                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       126285                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       126285                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       168768                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       168768                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       136944                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       136944                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       432099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       432099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       432099                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       432099                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6152739647                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6152739647                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3566133548                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3566133548                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   2837178097                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2837178097                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   1668531871                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1668531871                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    225296949                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    225296949                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   9718873195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9718873195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   9718873195                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9718873195                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.076424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.076424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.070078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.077831                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.077831                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.684190                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.684190                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.074453                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.074453                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.074453                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.074453                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20119.221641                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20119.221641                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28238.773789                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28238.773789                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16811.114056                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16811.114056                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 12184.045091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12184.045091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22492.237184                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22492.237184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22492.237184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22492.237184                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1361                       # number of replacements
system.cpu1.icache.tags.tagsinuse          369.531868                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10301889                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1734                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5941.112457                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   369.531868                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.721742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.721742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20609326                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20609326                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     10301889                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10301889                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     10301889                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10301889                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     10301889                       # number of overall hits
system.cpu1.icache.overall_hits::total       10301889                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1907                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1907                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1907                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1907                       # number of overall misses
system.cpu1.icache.overall_misses::total         1907                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     35052894                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35052894                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     35052894                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35052894                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     35052894                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35052894                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     10303796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10303796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     10303796                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10303796                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     10303796                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10303796                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000185                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000185                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 18381.171474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18381.171474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 18381.171474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18381.171474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 18381.171474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18381.171474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          173                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          173                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          173                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          173                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          173                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1734                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1734                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1734                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1734                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1734                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1734                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     27752592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     27752592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     27752592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     27752592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     27752592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     27752592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000168                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000168                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000168                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000168                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 16004.955017                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16004.955017                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 16004.955017                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16004.955017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 16004.955017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16004.955017                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               10263878                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          7597039                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           673994                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             6640448                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6114539                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.080218                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1049907                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            268299                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        68629880                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          11059716                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      49657619                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   10263878                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           7164446                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     56870127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1389283                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2192                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          833                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 10620815                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               161629                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          68627510                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.788545                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.211831                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                45698050     66.59%     66.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 5226085      7.62%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 4220359      6.15%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                13483016     19.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68627510                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.149554                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.723557                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 6756245                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             45361700                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 12008153                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              3806849                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                692371                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              912897                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 2297                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              43614742                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 3608                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                692371                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 8198542                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2776760                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      40281804                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 14330166                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              2345675                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              41715031                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   24                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                214465                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   214                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           54470764                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            195245579                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        45781191                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             41170641                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                13300123                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts           2180144                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts       2190094                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  5381123                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             7518870                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4534451                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           640691                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          244943                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  37050665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            2409024                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 35042502                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           182160                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        8154461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     23815308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        120659                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     68627510                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.510619                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.891319                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47741655     69.57%     69.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           11258535     16.41%     85.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5097993      7.43%     93.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            4529327      6.60%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68627510                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             23692137     67.61%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               32172      0.09%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             7026021     20.05%     87.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4292172     12.25%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              35042502                       # Type of FU issued
system.cpu2.iq.rate                          0.510601                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         138894674                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         47614472                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     34058973                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              35042502                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          358218                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1529908                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       487606                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       116835                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                692371                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2396914                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               895516                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           39459715                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           286014                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              7518870                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             4534451                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts           2169473                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 77999                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           326                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        503453                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       206101                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              709554                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             34576626                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6882063                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           465876                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           26                       # number of nop insts executed
system.cpu2.iew.exec_refs                    11094161                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 6779840                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         2148316                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        3595293                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       924125                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      1224191                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      2910298                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       684995                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   4212098                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.503813                       # Inst execution rate
system.cpu2.iew.wb_sent                      34266579                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     34058973                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 17307864                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 27775919                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.496270                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.623125                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        8156363                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls        2288365                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           671724                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     67202907                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.465831                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.091454                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     48271517     71.83%     71.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14327215     21.32%     93.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1821806      2.71%     95.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1021141      1.52%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       521209      0.78%     98.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       226767      0.34%     98.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       392054      0.58%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       269601      0.40%     99.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       351597      0.52%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     67202907                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            28889787                       # Number of instructions committed
system.cpu2.commit.committedOps              31305228                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      10035807                       # Number of memory references committed
system.cpu2.commit.loads                      5988962                       # Number of loads committed
system.cpu2.commit.membars                     214565                       # Number of memory barriers committed
system.cpu2.commit.branches                   6292458                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 26127358                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              480377                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        21237252     67.84%     67.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          32169      0.10%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.94% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5988962     19.13%     87.07% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4046845     12.93%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         31305228                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               351597                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   106047805                       # The number of ROB reads
system.cpu2.rob.rob_writes                   80352483                       # The number of ROB writes
system.cpu2.timesIdled                            295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   28889787                       # Number of Instructions Simulated
system.cpu2.committedOps                     31305228                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.375576                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.375576                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.420951                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.420951                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                36359785                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18579755                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                129396206                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                25583846                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               14546163                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4552426                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           103953                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.112777                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7884913                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           104459                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            75.483328                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2335609500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   506.112777                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.988502                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988502                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17446518                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17446518                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3754637                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3754637                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1770861                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1770861                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data      1942708                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1942708                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        59368                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        59368                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5525498                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5525498                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5525498                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5525498                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       398566                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       398566                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       219924                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       219924                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       190186                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       190186                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       136541                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       136541                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       618490                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        618490                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       618490                       # number of overall misses
system.cpu2.dcache.overall_misses::total       618490                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  10740616677                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10740616677                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   6461624462                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6461624462                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   4352433911                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   4352433911                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1989027613                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1989027613                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    303770048                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    303770048                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  17202241139                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17202241139                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  17202241139                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17202241139                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4153203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4153203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1990785                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1990785                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data      2132894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      2132894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       195909                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       195909                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6143988                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6143988                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6143988                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6143988                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.095966                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.095966                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.110471                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.110471                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.089168                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.089168                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.696961                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.696961                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.100666                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.100666                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.100666                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.100666                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 26948.150813                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26948.150813                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 29381.170141                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29381.170141                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 22885.143549                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22885.143549                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 14567.255352                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 14567.255352                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27813.289041                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27813.289041                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27813.289041                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27813.289041                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2302                       # number of writebacks
system.cpu2.dcache.writebacks::total             2302                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        94376                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        94376                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        93399                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        93399                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        22066                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        22066                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       187775                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       187775                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       187775                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       187775                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       304190                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       304190                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       126525                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       126525                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       168120                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       168120                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       136541                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       136541                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       430715                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       430715                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       430715                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       430715                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6163383212                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6163383212                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   3581517588                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3581517588                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   2831293197                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2831293197                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   1673402887                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1673402887                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    221029952                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    221029952                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   9744900800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9744900800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   9744900800                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9744900800                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.073242                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073242                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.063555                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063555                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.078822                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.078822                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.696961                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.696961                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.070103                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.070103                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.070103                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.070103                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 20261.623367                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20261.623367                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 28306.797771                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28306.797771                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 16840.906478                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16840.906478                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 12255.680616                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12255.680616                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22624.939461                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22624.939461                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22624.939461                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22624.939461                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1398                       # number of replacements
system.cpu2.icache.tags.tagsinuse          371.572081                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10618876                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1774                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5985.837655                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   371.572081                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.725727                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.725727                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21243404                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21243404                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     10618876                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10618876                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     10618876                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10618876                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     10618876                       # number of overall hits
system.cpu2.icache.overall_hits::total       10618876                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1939                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1939                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1939                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1939                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1939                       # number of overall misses
system.cpu2.icache.overall_misses::total         1939                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     34095864                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     34095864                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     34095864                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     34095864                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     34095864                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     34095864                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     10620815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10620815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     10620815                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10620815                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     10620815                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10620815                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000183                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000183                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 17584.251676                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17584.251676                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 17584.251676                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17584.251676                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 17584.251676                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17584.251676                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          165                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          165                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          165                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1774                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1774                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1774                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1774                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1774                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1774                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     26895620                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     26895620                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     26895620                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     26895620                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     26895620                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     26895620                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000167                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000167                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000167                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000167                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 15161.003382                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15161.003382                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 15161.003382                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15161.003382                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 15161.003382                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15161.003382                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups               11495678                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8621997                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           725046                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7556282                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                7067094                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.526075                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1136880                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            285422                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        68629692                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          12909656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      55557296                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   11495678                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           8203974                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     54966709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1493095                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2209                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          436                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 12439207                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               173898                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          68625558                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.879579                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.254119                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                43541306     63.45%     63.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 4862763      7.09%     70.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5165606      7.53%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                15055883     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            68625558                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.167503                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.809523                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 8937213                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             40844823                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 14800562                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              3296466                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                744285                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              988206                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 2283                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              49153864                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 3591                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                744285                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                10324566                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                3030020                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      35824544                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 16668024                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              2031910                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              47116876                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                219994                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                   202                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           59176102                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            219981149                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        51994893                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             45048246                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                14127856                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts           1868624                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts       1879843                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  4804176                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             9534332                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5408505                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          1680821                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          194678                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  42580355                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            2111527                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 40097732                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           183569                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        8742868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     24941063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        128056                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     68625558                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.584297                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.934139                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45325653     66.05%     66.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           11311727     16.48%     82.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7178529     10.46%     92.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4809649      7.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       68625558                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             25888813     64.56%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               34414      0.09%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9031675     22.52%     87.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            5142830     12.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              40097732                       # Type of FU issued
system.cpu3.iq.rate                          0.584262                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         149004591                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         53435107                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     39024888                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              40097732                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1378933                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1636344                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       558124                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       129563                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                744285                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                2621962                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               802351                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           44691907                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           317414                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              9534332                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             5408505                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts           1857459                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 82248                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           357                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        547288                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       218391                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              765679                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             39589479                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              8880647                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           508253                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           25                       # number of nop insts executed
system.cpu3.iew.exec_refs                    13929829                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 7772380                       # Number of branches executed
system.cpu3.iew.exec_forward_branches         2291917                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches        4360204                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches       990213                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches      1301704                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches      3625087                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       735117                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                   5049182                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.576856                       # Inst execution rate
system.cpu3.iew.wb_sent                      39244799                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     39024888                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 20455660                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 31583689                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.568630                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.647665                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        8744540                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls        1983471                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           722784                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     67102336                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.535734                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.152530                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     46217559     68.88%     68.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14978227     22.32%     91.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1972344      2.94%     94.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2076815      3.09%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       554003      0.83%     98.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       236476      0.35%     98.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       423024      0.63%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       291986      0.44%     99.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       351902      0.52%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     67102336                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            33387875                       # Number of instructions committed
system.cpu3.commit.committedOps              35949014                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      12748369                       # Number of memory references committed
system.cpu3.commit.loads                      7897988                       # Number of loads committed
system.cpu3.commit.membars                     228519                       # Number of memory barriers committed
system.cpu3.commit.branches                   7233064                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 29907256                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              513999                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        23166238     64.44%     64.44% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          34407      0.10%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7897988     21.97%     86.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4850381     13.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         35949014                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               351902                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   111167985                       # The number of ROB reads
system.cpu3.rob.rob_writes                   90915474                       # The number of ROB writes
system.cpu3.timesIdled                            328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       25812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   33387875                       # Number of Instructions Simulated
system.cpu3.committedOps                     35949014                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.055527                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.055527                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.486493                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.486493                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                42082389                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20904405                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                149376311                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                27485666                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17397532                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               3871661                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           113027                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          506.659781                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9881523                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           113533                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            87.036571                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle       2184261500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   506.659781                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.989570                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989570                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21612165                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21612165                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      4980002                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4980002                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2878071                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2878071                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data      1651115                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1651115                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        61648                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        61648                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      7858073                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7858073                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      7858073                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7858073                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       444591                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       444591                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       235937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       235937                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       168884                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       168884                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data       137158                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       137158                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       680528                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        680528                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       680528                       # number of overall misses
system.cpu3.dcache.overall_misses::total       680528                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  12034485037                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12034485037                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   6664422898                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6664422898                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   4073066753                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4073066753                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   2130401168                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   2130401168                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    235454058                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    235454058                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  18698907935                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18698907935                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  18698907935                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18698907935                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5424593                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5424593                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      3114008                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3114008                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data      1819999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1819999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       198806                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       198806                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      8538601                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8538601                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      8538601                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8538601                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.081958                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.081958                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.075766                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075766                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.092793                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.092793                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.689909                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.689909                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.079700                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.079700                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.079700                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.079700                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 27068.665441                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27068.665441                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 28246.620488                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28246.620488                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 24117.540756                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24117.540756                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 15532.460141                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15532.460141                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 27477.058894                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27477.058894                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 27477.058894                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27477.058894                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.900000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2455                       # number of writebacks
system.cpu3.dcache.writebacks::total             2455                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       113586                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       113586                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       100002                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       100002                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        22793                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        22793                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       213588                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       213588                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       213588                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       213588                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       331005                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       331005                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       135935                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       135935                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       146091                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       146091                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data       137158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       137158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       466940                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       466940                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       466940                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       466940                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   6660637320                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6660637320                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3618796657                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3618796657                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   2576105336                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2576105336                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   1788647332                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1788647332                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    177753942                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    177753942                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  10279433977                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10279433977                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  10279433977                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10279433977                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.061019                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.061019                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.043653                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.043653                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.080270                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.080270                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.689909                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.689909                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.054686                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054686                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.054686                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054686                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 20122.467395                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20122.467395                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 26621.522470                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26621.522470                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 17633.566311                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17633.566311                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 13040.780210                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13040.780210                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22014.464336                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22014.464336                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 22014.464336                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22014.464336                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1339                       # number of replacements
system.cpu3.icache.tags.tagsinuse          361.527263                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12437327                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1703                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7303.186729                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   361.527263                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.706108                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.706108                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24880117                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24880117                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     12437327                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12437327                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     12437327                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12437327                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     12437327                       # number of overall hits
system.cpu3.icache.overall_hits::total       12437327                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1880                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1880                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1880                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1880                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1880                       # number of overall misses
system.cpu3.icache.overall_misses::total         1880                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     36587877                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     36587877                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     36587877                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     36587877                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     36587877                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     36587877                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     12439207                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12439207                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     12439207                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12439207                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     12439207                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12439207                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000151                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000151                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 19461.636702                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19461.636702                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 19461.636702                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19461.636702                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 19461.636702                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19461.636702                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          177                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          177                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          177                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1703                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1703                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1703                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1703                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1703                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1703                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     29086604                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     29086604                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     29086604                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     29086604                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     29086604                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     29086604                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 17079.626541                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17079.626541                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 17079.626541                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17079.626541                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 17079.626541                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17079.626541                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups               11616600                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          8861523                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           684904                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             7827288                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                7360392                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            94.035022                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                1092634                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            269876                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        68627297                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          13323376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      56649251                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   11616600                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           8453026                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     54595135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                1410951                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          616                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 12880005                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               164120                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          68624613                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.895114                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.259824                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                43190831     62.94%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 4685225      6.83%     69.77% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 5504051      8.02%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                15244506     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            68624613                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.169271                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.825462                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 9386201                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             39945838                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 15366238                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              3223130                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                703196                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              945639                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 2301                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              50498119                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 3610                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                703196                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                10739604                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                2885570                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      35110251                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 17178594                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2007388                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              48481667                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                   12                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                223921                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                   246                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           60526223                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            226545641                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        53923047                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             45331649                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                15194574                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts           1827335                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts       1838463                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4744774                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            10166617                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            5659972                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          2065324                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1297576                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  44210000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded            2050598                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 40404690                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           496506                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        9702809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     29549441                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        129732                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     68624613                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.588778                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.839547                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           41669090     60.72%     60.72% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           15934228     23.22%     83.94% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            8593423     12.52%     96.46% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            2427872      3.54%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       68624613                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                2686787     35.43%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     35.43% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               3783860     49.89%     85.32% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              1113001     14.68%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             25546462     63.23%     63.23% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               32381      0.08%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.31% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             9516099     23.55%     86.86% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            5309748     13.14%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              40404690                       # Type of FU issued
system.cpu4.iq.rate                          0.588755                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                    7583649                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.187692                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         157514148                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         55963631                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     39577556                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              47988339                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1760568                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1729164                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       571913                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        69164                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                703196                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                2489243                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               766814                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           46260620                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           236973                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             10166617                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             5659972                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts           1810584                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 63730                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           225                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        521363                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       205719                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              727082                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             40019326                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              9372802                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           385364                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           22                       # number of nop insts executed
system.cpu4.iew.exec_refs                    14646765                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 7844453                       # Number of branches executed
system.cpu4.iew.exec_forward_branches         2166190                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        4627494                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches       943840                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches      1222350                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      3934461                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       693033                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   5273963                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.583140                       # Inst execution rate
system.cpu4.iew.wb_sent                      39746897                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     39577556                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 21184190                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 32570321                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.576703                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.650414                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        9703964                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls        1920866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           682625                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     67042911                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.545289                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.052824                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     44121101     65.81%     65.81% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     16655976     24.84%     90.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      3044835      4.54%     95.20% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      1102078      1.64%     96.84% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      1126073      1.68%     98.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       420982      0.63%     99.15% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       262818      0.39%     99.54% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7       152585      0.23%     99.77% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       156463      0.23%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     67042911                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            34130196                       # Number of instructions committed
system.cpu4.commit.committedOps              36557789                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      13525512                       # Number of memory references committed
system.cpu4.commit.loads                      8437453                       # Number of loads committed
system.cpu4.commit.membars                     215892                       # Number of memory barriers committed
system.cpu4.commit.branches                   7343453                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 30334873                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              482920                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        22999901     62.91%     62.91% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          32376      0.09%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.00% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        8437453     23.08%     86.08% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       5088059     13.92%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         36557789                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               156463                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   112883651                       # The number of ROB reads
system.cpu4.rob.rob_writes                   94108874                       # The number of ROB writes
system.cpu4.timesIdled                            286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           2684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       25986                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   34130196                       # Number of Instructions Simulated
system.cpu4.committedOps                     36557789                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.010750                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.010750                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.497327                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.497327                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                42897360                       # number of integer regfile reads
system.cpu4.int_regfile_writes               20900621                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                152224236                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                27581488                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               18084087                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               3754526                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements           107608                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          506.061930                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           10004798                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           108114                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            92.539338                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       2161560500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   506.061930                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.988402                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.988402                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          483                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         22491810                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        22491810                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      5179210                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        5179210                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      3179935                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3179935                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data      1600622                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      1600622                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        58794                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        58794                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      8359145                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         8359145                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      8359145                       # number of overall hits
system.cpu4.dcache.overall_hits::total        8359145                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       476746                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       476746                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       220879                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       220879                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       163509                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       163509                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data       129335                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       129335                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       697625                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        697625                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       697625                       # number of overall misses
system.cpu4.dcache.overall_misses::total       697625                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  13050916093                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  13050916093                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   6163417096                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   6163417096                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   3896709660                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   3896709660                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   1963873221                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1963873221                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    231210055                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    231210055                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  19214333189                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19214333189                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  19214333189                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19214333189                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      5655956                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      5655956                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      3400814                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3400814                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data      1764131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      1764131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       188129                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       188129                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      9056770                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      9056770                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      9056770                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      9056770                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.084291                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084291                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.064949                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.064949                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.092685                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.092685                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.687480                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.687480                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.077028                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.077028                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.077028                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.077028                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 27374.988134                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 27374.988134                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 27904.042919                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 27904.042919                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 23831.774765                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 23831.774765                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 15184.391085                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 15184.391085                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27542.495164                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27542.495164                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27542.495164                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27542.495164                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2629                       # number of writebacks
system.cpu4.dcache.writebacks::total             2629                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       165102                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       165102                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        93287                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        93287                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        21105                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        21105                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       258389                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       258389                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       258389                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       258389                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       311644                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       311644                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data       127592                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       127592                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       142404                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       142404                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data       129335                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       129335                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       439236                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       439236                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       439236                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       439236                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   6242918787                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6242918787                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   3394030521                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   3394030521                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   2506705100                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   2506705100                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   1642967779                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1642967779                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    175077445                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    175077445                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   9636949308                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9636949308                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   9636949308                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9636949308                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.055100                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.055100                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.037518                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.037518                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.080722                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.080722                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.687480                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.687480                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.048498                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.048498                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.048498                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.048498                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 20032.212354                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 20032.212354                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 26600.653027                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 26600.653027                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 17602.771692                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17602.771692                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 12703.195415                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 12703.195415                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 21940.253777                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 21940.253777                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 21940.253777                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 21940.253777                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1274                       # number of replacements
system.cpu4.icache.tags.tagsinuse          372.258101                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12878186                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1650                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          7804.961212                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   372.258101                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.727067                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.727067                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         25761660                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        25761660                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     12878186                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12878186                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12878186                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12878186                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12878186                       # number of overall hits
system.cpu4.icache.overall_hits::total       12878186                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         1819                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1819                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         1819                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1819                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         1819                       # number of overall misses
system.cpu4.icache.overall_misses::total         1819                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     33761363                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33761363                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     33761363                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33761363                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     33761363                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33761363                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12880005                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12880005                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12880005                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12880005                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12880005                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12880005                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000141                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000141                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 18560.397471                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18560.397471                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 18560.397471                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18560.397471                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 18560.397471                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18560.397471                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          169                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          169                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          169                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         1650                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1650                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         1650                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1650                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         1650                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1650                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     26401612                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     26401612                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     26401612                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     26401612                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     26401612                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     26401612                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000128                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000128                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000128                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000128                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 16000.976970                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 16000.976970                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 16000.976970                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 16000.976970                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 16000.976970                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 16000.976970                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    239796                       # number of replacements
system.l2.tags.tagsinuse                  2867.142217                       # Cycle average of tags in use
system.l2.tags.total_refs                      191892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242744                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.790512                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      260.267268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       316.944380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        79.019584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        80.532452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       463.007180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        49.215955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       456.914604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       122.038608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       463.144229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        82.722478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       493.335480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.007065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.006972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.007067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.007528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.043749                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1540                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.044983                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1005228                       # Number of tag accesses
system.l2.tags.data_accesses                  1005228                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                1583                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               45342                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                1656                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               42777                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                1514                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               46783                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                1505                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               45415                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  186641                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9718                       # number of Writeback hits
system.l2.Writeback_hits::total                  9718                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 1583                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                45345                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 1656                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                42783                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 1514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                46801                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 1505                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                45420                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186673                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu0.data                  32                       # number of overall hits
system.l2.overall_hits::cpu1.inst                1583                       # number of overall hits
system.l2.overall_hits::cpu1.data               45345                       # number of overall hits
system.l2.overall_hits::cpu2.inst                1656                       # number of overall hits
system.l2.overall_hits::cpu2.data               42783                       # number of overall hits
system.l2.overall_hits::cpu3.inst                1514                       # number of overall hits
system.l2.overall_hits::cpu3.data               46801                       # number of overall hits
system.l2.overall_hits::cpu4.inst                1505                       # number of overall hits
system.l2.overall_hits::cpu4.data               45420                       # number of overall hits
system.l2.overall_hits::total                  186673                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               348                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               151                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             58091                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               118                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             57852                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               189                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             62740                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               145                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             59138                       # number of ReadReq misses
system.l2.ReadReq_misses::total                238873                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          57655                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          57869                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          57709                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          53510                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             226745                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        23306                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        23396                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        24881                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        22650                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            94233                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3063                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                285                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                151                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              58802                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              58576                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                189                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              63462                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                145                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              59860                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241936                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               348                       # number of overall misses
system.l2.overall_misses::cpu0.data               285                       # number of overall misses
system.l2.overall_misses::cpu1.inst               151                       # number of overall misses
system.l2.overall_misses::cpu1.data             58802                       # number of overall misses
system.l2.overall_misses::cpu2.inst               118                       # number of overall misses
system.l2.overall_misses::cpu2.data             58576                       # number of overall misses
system.l2.overall_misses::cpu3.inst               189                       # number of overall misses
system.l2.overall_misses::cpu3.data             63462                       # number of overall misses
system.l2.overall_misses::cpu4.inst               145                       # number of overall misses
system.l2.overall_misses::cpu4.data             59860                       # number of overall misses
system.l2.overall_misses::total                241936                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18598500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5460500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      7622000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   3079442500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      5907000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   3066845500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      9742000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   3325997500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7256000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   3134900500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     12661772000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data      1696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data      1696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3445000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9801500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     37737500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     38449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     38336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     38334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     162658500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18598500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      7622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   3117180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      5907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   3105294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      9742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   3364334000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7256000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   3173234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12824430500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18598500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15262000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      7622000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   3117180000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      5907000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   3105294500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      9742000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   3364334000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7256000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   3173234500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12824430500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          103433                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1774                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          100629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1703                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          109523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            1650                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          104553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              425514                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9718                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9718                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        57656                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        57869                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        57711                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        53512                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           226751                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        23307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        23397                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        24882                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        22650                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          94236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3095                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              382                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              317                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1734                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           104147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1774                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           101359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1703                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           110263                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             1650                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           105280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               428609                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             382                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             317                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1734                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          104147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1774                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          101359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1703                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          110263                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            1650                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          105280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              428609                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.910995                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.759398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.087082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.561629                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.066516                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.574904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.110981                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.572848                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.087879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.565627                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.561375                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999965                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999974                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999957                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999957                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.999960                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999968                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.995798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.991781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.975676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.993122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989661                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.910995                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.899054                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.087082                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.564606                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.066516                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.577906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.110981                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.575551                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.087879                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.568579                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564468                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.910995                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.899054                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.087082                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.564606                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.066516                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.577906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.110981                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.575551                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.087879                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.568579                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564468                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53443.965517                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54064.356436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50476.821192                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53010.664303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 50059.322034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53011.918343                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 51544.973545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 53012.392413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 50041.379310                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 53009.917481                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53006.292046                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        26500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data    29.388830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data    31.695010                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    15.193279                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     2.274093                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     0.562436                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53269.021739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53076.652602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53106.353591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53097.645429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53094.182825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53104.309500                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53443.965517                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53550.877193                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50476.821192                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53011.462195                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 50059.322034                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53013.085564                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 51544.973545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53013.362327                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 50041.379310                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53010.933846                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53007.532984                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53443.965517                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53550.877193                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50476.821192                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53011.462195                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 50059.322034                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53013.085564                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 51544.973545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53013.362327                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 50041.379310                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53010.933846                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53007.532984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2761                       # number of writebacks
system.l2.writebacks::total                      2761                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             70                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             68                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                304                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 304                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                304                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           81                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        58084                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           50                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        57846                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst          123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        62732                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        59128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           238569                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        57655                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        57869                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        57709                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        53510                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        226745                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        23306                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        23396                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        24881                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        22650                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        94233                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3063                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         58795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         58570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         63454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         59850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241632                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        58795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        58570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        63454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        59850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241632                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14200500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4013000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      3294500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data   2353904000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      2029000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data   2344327500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      5033500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data   2542557000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3416000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data   2396523000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9669298000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        84500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   2337072092                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   2345895436                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   2339385841                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   2169512679                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   9191950548                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    944244978                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    947940456                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data   1008108430                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    917701005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   3817994869                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7509500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     28868500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     29417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     29329000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     29330500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124454500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14200500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11522500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      3294500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   2382772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      2029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data   2373744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      5033500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data   2571886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data   2425853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9793752500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14200500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11522500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      3294500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   2382772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      2029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data   2373744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      5033500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data   2571886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data   2425853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9793752500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.905759                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.714286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.046713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.561562                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.028185                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.574844                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.072225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.572775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.050909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.565531                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.560661                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999965                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999974                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.999960                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.995798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.991781                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.975676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.993122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989661                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.905759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.880126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.046713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.564539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.028185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.577847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.072225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.575479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.050909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.568484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.563759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.905759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.880126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.046713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.564539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.028185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.577847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.072225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.575479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.050909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.568484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.563759                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41041.907514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42242.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40672.839506                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40525.859101                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        40580                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40527.045950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40922.764228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40530.462922                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40531.102016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40530.404202                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        42250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40535.462527                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40538.033075                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40537.625691                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40544.060531                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40538.713303                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40515.102463                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40517.201915                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40517.199068                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40516.600662                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40516.537402                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40602.672293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40631.215470                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40621.883657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40623.961219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40631.570356                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41041.907514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41299.283154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40672.839506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40526.787992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        40580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40528.333618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40922.764228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40531.503136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40532.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40531.686614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41041.907514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41299.283154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40672.839506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40526.787992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        40580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40528.333618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40922.764228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40531.503136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40532.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40531.686614                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              238569                       # Transaction distribution
system.membus.trans_dist::ReadResp             238569                       # Transaction distribution
system.membus.trans_dist::Writeback              2761                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           519083                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         446376                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          320981                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3066                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1772465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1772465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port     15640960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15640960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           644484                       # Total snoops (count)
system.membus.snoop_fanout::samples           1212462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1212462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1212462                       # Request fanout histogram
system.membus.reqLayer0.occupancy           855635711                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1801727531                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1885420                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1885253                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          167                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             9718                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          519086                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        446379                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         965465                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        93600                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        93600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4219                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       926748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       921866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       947145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         3300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       897111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3708018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        21184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       110976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      6813760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       113536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      6634304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       108992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      7213952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       105600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      6906176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28052928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2199108                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2958422                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                2958422    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2958422                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1495936948                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            573998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            489994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2635908                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885475388                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2694380                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         881743664                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2587396                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        884410413                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2506388                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        841375368                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
