{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730666275411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730666275413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 15:37:55 2024 " "Processing started: Sun Nov  3 15:37:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730666275413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730666275413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730666275413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730666275694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/ASU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730666276288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730666276288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730666276288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730666276307 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730666276307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730666276307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU1 " "Found entity 1: CombinedASU1" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/CombinedASU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730666276322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730666276322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C-Behavior " "Found design unit 1: C-Behavior" {  } { { "C.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/C.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730666276339 ""} { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730666276339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730666276339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU2 " "Found entity 1: CombinedASU2" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/CombinedASU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730666276355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730666276355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sseg " "Elaborating entity \"sseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730666276497 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "leds_sign\[7\] sseg.vhd(15) " "Can't infer register for \"leds_sign\[7\]\" at sseg.vhd(15) because it does not hold its value outside the clock edge" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 15 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1730666276500 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_sign\[7\] sseg.vhd(13) " "Inferred latch for \"leds_sign\[7\]\" at sseg.vhd(13)" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730666276500 "|sseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "leds_sign\[6\] sseg.vhd(15) " "Can't infer register for \"leds_sign\[6\]\" at sseg.vhd(15) because it does not hold its value outside the clock edge" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 15 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1730666276500 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_sign\[6\] sseg.vhd(13) " "Inferred latch for \"leds_sign\[6\]\" at sseg.vhd(13)" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730666276500 "|sseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "leds_sign\[5\] sseg.vhd(15) " "Can't infer register for \"leds_sign\[5\]\" at sseg.vhd(15) because it does not hold its value outside the clock edge" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 15 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1730666276500 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_sign\[5\] sseg.vhd(13) " "Inferred latch for \"leds_sign\[5\]\" at sseg.vhd(13)" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730666276500 "|sseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "leds_sign\[4\] sseg.vhd(15) " "Can't infer register for \"leds_sign\[4\]\" at sseg.vhd(15) because it does not hold its value outside the clock edge" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 15 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1730666276500 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_sign\[4\] sseg.vhd(13) " "Inferred latch for \"leds_sign\[4\]\" at sseg.vhd(13)" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730666276500 "|sseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "leds_sign\[3\] sseg.vhd(15) " "Can't infer register for \"leds_sign\[3\]\" at sseg.vhd(15) because it does not hold its value outside the clock edge" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 15 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1730666276500 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_sign\[3\] sseg.vhd(13) " "Inferred latch for \"leds_sign\[3\]\" at sseg.vhd(13)" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730666276500 "|sseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "leds_sign\[2\] sseg.vhd(15) " "Can't infer register for \"leds_sign\[2\]\" at sseg.vhd(15) because it does not hold its value outside the clock edge" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 15 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1730666276501 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_sign\[2\] sseg.vhd(13) " "Inferred latch for \"leds_sign\[2\]\" at sseg.vhd(13)" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730666276501 "|sseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "leds_sign\[1\] sseg.vhd(15) " "Can't infer register for \"leds_sign\[1\]\" at sseg.vhd(15) because it does not hold its value outside the clock edge" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 15 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1730666276501 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_sign\[1\] sseg.vhd(13) " "Inferred latch for \"leds_sign\[1\]\" at sseg.vhd(13)" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730666276501 "|sseg"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sseg.vhd(15) " "HDL error at sseg.vhd(15): couldn't implement registers for assignments on this clock edge" {  } { { "sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/sseg.vhd" 15 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1730666276501 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1730666276501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730666276818 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  3 15:37:56 2024 " "Processing ended: Sun Nov  3 15:37:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730666276818 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730666276818 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730666276818 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730666276818 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 0 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730666277466 ""}
