<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/MC/MCRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_741b3efb3a0fb2aad3417ac1ac9df3e5.html">MC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MCRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- MC/MCRegisterInfo.cpp - Target Register Description ----------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements MCRegisterInfo functions.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">   24</a></span>&#160;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">MCRegisterInfo::getMatchingSuperReg</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> Supers(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>); Supers.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Supers)</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(*Supers) &amp;&amp; <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> == <a class="code" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a>(*Supers, SubIdx))</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;      <span class="keywordflow">return</span> *Supers;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;}</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">   32</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">MCRegisterInfo::getSubReg</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="comment">// Get a pointer to the corresponding SubRegIndices list. This list has the</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="comment">// name of each sub-register in the same order as MCSubRegIterator.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *SRI = SubRegIndices + <a class="code" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).<a class="code" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">SubRegIndices</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> Subs(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>); Subs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Subs, ++SRI)</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keywordflow">if</span> (*SRI == Idx)</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;      <span class="keywordflow">return</span> *Subs;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;}</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">   44</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">MCRegisterInfo::getSubRegIndex</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                        <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> &amp;&amp; <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>() &amp;&amp; <span class="stringliteral">&quot;This is not a register&quot;</span>);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// Get a pointer to the corresponding SubRegIndices list. This list has the</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="comment">// name of each sub-register in the same order as MCSubRegIterator.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *SRI = SubRegIndices + <a class="code" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).<a class="code" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">SubRegIndices</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> Subs(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>); Subs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Subs, ++SRI)</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">if</span> (*Subs == <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      <span class="keywordflow">return</span> *SRI;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">   56</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">MCRegisterInfo::getSubRegIdxSize</a>(<span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordflow">return</span> SubRegIdxRanges[Idx].<a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">Size</a>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">   62</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">MCRegisterInfo::getSubRegIdxOffset</a>(<span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">return</span> SubRegIdxRanges[Idx].<a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">Offset</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">   68</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">MCRegisterInfo::getDwarfRegNum</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum, <span class="keywordtype">bool</span> isEH)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> = isEH ? EHL2DwarfRegs : L2DwarfRegs;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">unsigned</span> Size = isEH ? EHL2DwarfRegsSize : L2DwarfRegsSize;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>)</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> = { RegNum, 0 };</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#aa81eb67f09ee4944eaeeddbc54c0c0de">std::lower_bound</a>(<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>+Size, <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>+Size || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;FromReg != RegNum)</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;ToReg;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">   81</a></span>&#160;std::optional&lt;unsigned&gt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">MCRegisterInfo::getLLVMRegNum</a>(<span class="keywordtype">unsigned</span> RegNum,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                                      <span class="keywordtype">bool</span> isEH)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> = isEH ? EHDwarf2LRegs : Dwarf2LRegs;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">unsigned</span> Size = isEH ? EHDwarf2LRegsSize : Dwarf2LRegsSize;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>)</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> = { RegNum, 0 };</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#aa81eb67f09ee4944eaeeddbc54c0c0de">std::lower_bound</a>(<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>+Size, <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> + Size &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;FromReg == RegNum)</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;ToReg;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;}</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">   95</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">MCRegisterInfo::getDwarfRegNumFromDwarfEHRegNum</a>(<span class="keywordtype">unsigned</span> RegNum)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// On ELF platforms, DWARF EH register numbers are the same as DWARF</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// other register numbers.  On Darwin x86, they differ and so need to be</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// mapped.  The .cfi_* directives accept integer literals as well as</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// register names and should generate exactly what the assembly code</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// asked for, so there might be DWARF/EH register numbers that don&#39;t have</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// a corresponding LLVM register number at all.  So if we can&#39;t map the</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// EH register number to an LLVM register number, assume it&#39;s just a</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// valid DWARF register number as is.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">if</span> (std::optional&lt;unsigned&gt; LRegNum = <a class="code" href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">getLLVMRegNum</a>(RegNum, <span class="keyword">true</span>))</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a>(*LRegNum, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">return</span> RegNum;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a5a4f0d89d23611afff28a9b3a347cbfa">  109</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a5a4f0d89d23611afff28a9b3a347cbfa">MCRegisterInfo::getSEHRegNum</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMapIterator.html">DenseMap&lt;MCRegister, int&gt;::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = L2SEHRegs.find(RegNum);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == L2SEHRegs.end()) <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)RegNum;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a31c99afffac12a059636852d1d05f8e8">  115</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a31c99afffac12a059636852d1d05f8e8">MCRegisterInfo::getCodeViewRegNum</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">if</span> (L2CVRegs.empty())</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;target does not implement codeview register mapping&quot;</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMapIterator.html">DenseMap&lt;MCRegister, int&gt;::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = L2CVRegs.find(RegNum);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == L2CVRegs.end())</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;unknown codeview register &quot;</span> + (RegNum &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>()</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                                           ? <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(RegNum)</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                                           : <a class="code" href="classllvm_1_1Twine.html">Twine</a>(RegNum)));</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a0bd1b194b601377bdb0f3a4a6e1f7e0d">  126</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a0bd1b194b601377bdb0f3a4a6e1f7e0d">MCRegisterInfo::regsOverlap</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// Regunits are numerically ordered. Find a common unit.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUA(RegA, <span class="keyword">this</span>);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUB(RegB, <span class="keyword">this</span>);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">if</span> (*RUA == *RUB)</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  } <span class="keywordflow">while</span> (*RUA &lt; *RUB ? (++RUA).<a class="code" href="RustDemangle_8cpp.html#a103d8cfe62c1651cd70e181746f8a840">isValid</a>() : (++RUB).<a class="code" href="RustDemangle_8cpp.html#a103d8cfe62c1651cd70e181746f8a840">isValid</a>());</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a82c6dc3f465720612c785613e7a03a87"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">llvm::MCRegisterInfo::getDwarfRegNumFromDwarfEHRegNum</a></div><div class="ttdeci">int getDwarfRegNumFromDwarfEHRegNum(unsigned RegNum) const</div><div class="ttdoc">Map a target EH register number to an equivalent DWARF register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00095">MCRegisterInfo.cpp:95</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab688846a396474c571ab9a78af119e80"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(MCRegister RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00485">MCRegisterInfo.h:485</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00252">README.txt:252</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa81eb67f09ee4944eaeeddbc54c0c0de"><div class="ttname"><a href="namespacellvm.html#aa81eb67f09ee4944eaeeddbc54c0c0de">llvm::lower_bound</a></div><div class="ttdeci">auto lower_bound(R &amp;&amp;Range, T &amp;&amp;Value)</div><div class="ttdoc">Provide wrappers to std::lower_bound which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01923">STLExtras.h:1923</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a2168c5f22e98b5c471060a3dfc1ec0db"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">MCRegister getMatchingSuperReg(MCRegister Reg, unsigned SubIdx, const MCRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00024">MCRegisterInfo.cpp:24</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a0a20b56d95a9020588d573b6f7340cd5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">llvm::MCRegisterInfo::getDwarfRegNum</a></div><div class="ttdeci">int getDwarfRegNum(MCRegister RegNum, bool isEH) const</div><div class="ttdoc">Map a target register to an equivalent dwarf register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00068">MCRegisterInfo.cpp:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00491">MCRegisterInfo.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapIterator_html"><div class="ttname"><a href="classllvm_1_1DenseMapIterator.html">llvm::DenseMapIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00057">DenseMap.h:57</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_ad183dc79953e350b769b1dcfda4f0f1c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(MCRegister Reg) const</div><div class="ttdoc">contains - Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00068">MCRegisterInfo.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae3ba9f77f723402ff1e1f6d8ac0e3b36"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">MCRegister getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00032">MCRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a04922e6bf2f754ccfad845d7a0ec00a0"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const</div><div class="ttdoc">Return the number of sub-register indices understood by the target.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00498">MCRegisterInfo.h:498</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a0bd1b194b601377bdb0f3a4a6e1f7e0d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0bd1b194b601377bdb0f3a4a6e1f7e0d">llvm::MCRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if the two registers are equal or alias each other.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00126">MCRegisterInfo.cpp:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a5a4f0d89d23611afff28a9b3a347cbfa"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5a4f0d89d23611afff28a9b3a347cbfa">llvm::MCRegisterInfo::getSEHRegNum</a></div><div class="ttdeci">int getSEHRegNum(MCRegister RegNum) const</div><div class="ttdoc">Map a target register to an equivalent SEH register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00109">MCRegisterInfo.cpp:109</a></div></div>
<div class="ttc" id="aTwine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1PALMD_html_af892c75285b0f64d58ca76cb73059adf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">llvm::AMDGPU::PALMD::Key</a></div><div class="ttdeci">Key</div><div class="ttdoc">PAL metadata keys.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00486">AMDGPUMetadata.h:486</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab2c943894d8d91dead449b33a77981c5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">llvm::MCRegisterInfo::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex(MCRegister RegNo, MCRegister SubRegNo) const</div><div class="ttdoc">For a given register pair, return the sub-register index if the second register is a sub-register of ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00044">MCRegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_af467713f396035d661eef448a8afd2aa"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a></div><div class="ttdeci">uint16_t Size</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00152">MCRegisterInfo.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a></div><div class="ttdoc">DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary se...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00141">MCRegisterInfo.h:141</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a37d5eb950bf1c0e365574f2f1c9a5d1f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">llvm::MCRegisterInfo::getLLVMRegNum</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getLLVMRegNum(unsigned RegNum, bool isEH) const</div><div class="ttdoc">Map a dwarf register back to a target register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00081">MCRegisterInfo.cpp:81</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00644">MCRegisterInfo.h:644</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ad8a4bc938e710c17a4e7f9a3496c3ff5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">llvm::MCRegisterInfo::get</a></div><div class="ttdeci">const MCRegisterDesc &amp; get(MCRegister RegNo) const</div><div class="ttdoc">Provide a get method, equivalent to [], but more useful with a pointer to this object.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00454">MCRegisterInfo.h:454</a></div></div>
<div class="ttc" id="aclassllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00081">Twine.h:81</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00597">MCRegisterInfo.h:597</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00680">MCRegisterInfo.h:680</a></div></div>
<div class="ttc" id="aRustDemangle_8cpp_html_a103d8cfe62c1651cd70e181746f8a840"><div class="ttname"><a href="RustDemangle_8cpp.html#a103d8cfe62c1651cd70e181746f8a840">isValid</a></div><div class="ttdeci">static bool isValid(const char C)</div><div class="ttdoc">Returns true if C is a valid mangled character: &lt;0-9a-zA-Z_&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="RustDemangle_8cpp_source.html#l00184">RustDemangle.cpp:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00224">MCRegisterInfo.h:224</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterDesc_html_ad61c747e243c73c0e6b6a0cfcc4a45ad"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">llvm::MCRegisterDesc::SubRegIndices</a></div><div class="ttdeci">uint32_t SubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00112">MCRegisterInfo.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab5f8fcf4162523b2f9ff357da46b4555"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">llvm::MCRegisterInfo::getSubRegIdxOffset</a></div><div class="ttdeci">unsigned getSubRegIdxOffset(unsigned Idx) const</div><div class="ttdoc">Get the offset of the bit range covered by a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00062">MCRegisterInfo.cpp:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a31c99afffac12a059636852d1d05f8e8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a31c99afffac12a059636852d1d05f8e8">llvm::MCRegisterInfo::getCodeViewRegNum</a></div><div class="ttdeci">int getCodeViewRegNum(MCRegister RegNum) const</div><div class="ttdoc">Map a target register to an equivalent CodeView register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00115">MCRegisterInfo.cpp:115</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_a920aa6c311c3f95e1fd888b49bf99a5f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a></div><div class="ttdeci">uint16_t Offset</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00151">MCRegisterInfo.h:151</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a0a07fa5d83bbdde00209bd67ca61999d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">llvm::MCRegisterInfo::getSubRegIdxSize</a></div><div class="ttdeci">unsigned getSubRegIdxSize(unsigned Idx) const</div><div class="ttdoc">Get the size of the bit range covered by a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00056">MCRegisterInfo.cpp:56</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:06:39 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
