Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  6 18:22:14 2020
| Host         : DESKTOP-8C2EFT2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_control_sets_placed.rpt
| Design       : mips
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    99 |
| Unused register locations in slices containing registers |   470 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           65 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|    16+ |           31 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |              32 |           32 |
| No           | Yes                   | No                     |              32 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          401 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |        Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+
|  control/reset                      |                            | control/reset_0                    |                1 |              1 |
|  control/reset_1                    |                            | control/reset_2                    |                1 |              1 |
|  control/reset_3                    |                            | control/reset_4                    |                1 |              1 |
|  control/reset_5                    |                            | control/reset_6                    |                1 |              1 |
|  control/reset_7                    |                            | control/reset_8                    |                1 |              1 |
|  pcounter/cur_pc_reg[0]_LDC_i_1_n_0 |                            | pcounter/cur_pc_reg[0]_LDC_i_2_n_0 |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_33             |                1 |              1 |
|  control/Out_reg[0]_i_2_n_0         |                            |                                    |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_45             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_5              |                1 |              1 |
|  adder_pcplus4/reset_47             |                            | adder_pcplus4/reset_48             |                1 |              1 |
|  adder_pcplus4/reset_9              |                            | adder_pcplus4/reset_10             |                1 |              1 |
|  adder_pcplus4/reset_1              |                            | adder_pcplus4/reset_2              |                1 |              1 |
|  adder_pcplus4/reset_19             |                            | adder_pcplus4/reset_20             |                1 |              1 |
|  adder_pcplus4/reset_27             |                            | adder_pcplus4/reset_28             |                1 |              1 |
|  adder_pcplus4/reset_11             |                            | adder_pcplus4/reset_12             |                1 |              1 |
|  adder_pcplus4/reset_39             |                            | adder_pcplus4/reset_40             |                1 |              1 |
|  adder_pcplus4/reset_49             |                            | adder_pcplus4/reset_50             |                1 |              1 |
|  adder_pcplus4/reset                |                            | adder_pcplus4/reset_0              |                1 |              1 |
|  adder_pcplus4/reset_33             |                            | adder_pcplus4/reset_34             |                1 |              1 |
|  adder_pcplus4/reset_45             |                            | adder_pcplus4/reset_46             |                1 |              1 |
|  adder_pcplus4/reset_5              |                            | adder_pcplus4/reset_6              |                1 |              1 |
|  adder_pcplus4/reset_29             |                            | adder_pcplus4/reset_30             |                1 |              1 |
|  adder_pcplus4/reset_7              |                            | adder_pcplus4/reset_8              |                1 |              1 |
|  adder_pcplus4/reset_13             |                            | adder_pcplus4/reset_14             |                1 |              1 |
|  adder_pcplus4/reset_21             |                            | adder_pcplus4/reset_22             |                1 |              1 |
|  adder_pcplus4/reset_17             |                            | adder_pcplus4/reset_18             |                1 |              1 |
|  adder_pcplus4/reset_23             |                            | adder_pcplus4/reset_24             |                1 |              1 |
|  adder_pcplus4/reset_41             |                            | adder_pcplus4/reset_42             |                1 |              1 |
|  adder_pcplus4/reset_3              |                            | adder_pcplus4/reset_4              |                1 |              1 |
|  adder_pcplus4/reset_25             |                            | adder_pcplus4/reset_26             |                1 |              1 |
|  adder_pcplus4/reset_35             |                            | adder_pcplus4/reset_36             |                1 |              1 |
|  adder_pcplus4/reset_15             |                            | adder_pcplus4/reset_16             |                1 |              1 |
|  adder_pcplus4/reset_31             |                            | adder_pcplus4/reset_32             |                1 |              1 |
|  adder_pcplus4/reset_37             |                            | adder_pcplus4/reset_38             |                1 |              1 |
|  adder_pcplus4/reset_43             |                            | adder_pcplus4/reset_44             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_29             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_13             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_21             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_17             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_23             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_41             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_3              |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_25             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_35             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_15             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_31             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_37             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_43             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_7              |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | control/reset                      |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | control/reset_1                    |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | control/reset_3                    |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | control/reset_5                    |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | control/reset_7                    |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | pcounter/cur_pc_reg[0]_LDC_i_1_n_0 |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_47             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_9              |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_1              |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_19             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_27             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_11             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_39             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset_49             |                1 |              1 |
| ~clk_IBUF_BUFG                      |                            | adder_pcplus4/reset                |                1 |              1 |
|  control/Out_reg[6]_i_2_n_0         |                            |                                    |                2 |              2 |
|  control/Out_reg[5]_i_2_n_0         |                            |                                    |                1 |              3 |
|  control/Out_reg[3]_i_2_n_0         |                            |                                    |                1 |              4 |
|  clk_IBUF_BUFG                      | control/E[0]               | reset_IBUF                         |               13 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_7_2[0] | reset_IBUF                         |                9 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_3_4[0] | reset_IBUF                         |               16 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_7_1[0] | reset_IBUF                         |               11 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_7_5[0] | reset_IBUF                         |               13 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_7_3[0] | reset_IBUF                         |               21 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_4_3[0] | reset_IBUF                         |               12 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_3_1[0] | reset_IBUF                         |               17 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_7_4[0] | reset_IBUF                         |               12 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_4_1[0] | reset_IBUF                         |               15 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_4_2[0] | reset_IBUF                         |               10 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_5_2[0] | reset_IBUF                         |               11 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_5_0[0] | reset_IBUF                         |               11 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_6_3[0] | reset_IBUF                         |               16 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_3_6[0] | reset_IBUF                         |               14 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_6_4[0] | reset_IBUF                         |               13 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_4_4[0] | reset_IBUF                         |               19 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_5_1[0] | reset_IBUF                         |               11 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_6_1[0] | reset_IBUF                         |               12 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_6_6[0] | reset_IBUF                         |               17 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_3_3[0] | reset_IBUF                         |               10 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_6_2[0] | reset_IBUF                         |                9 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_4_0[0] | reset_IBUF                         |                9 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_3_0[0] | reset_IBUF                         |               10 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_7_6[0] | reset_IBUF                         |               13 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_6_5[0] | reset_IBUF                         |               16 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_4_5[0] | reset_IBUF                         |               13 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_6_0[0] | reset_IBUF                         |                8 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_3_5[0] | reset_IBUF                         |               15 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_7_0[0] | reset_IBUF                         |               12 |             32 |
|  clk_IBUF_BUFG                      | control/R[30][31]_i_3_2[0] | reset_IBUF                         |               13 |             32 |
+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+


