// Seed: 1416289964
module module_0 ();
  reg id_1 = id_1;
  always begin : LABEL_0
    if (id_1)
      if (id_1)
        fork
          id_1 <= id_1;
          begin : LABEL_0
            id_1 <= 1'd0;
          end
        join : SymbolIdentifier
  end
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    input uwire id_6,
    output tri1 id_7,
    output wor id_8,
    input tri0 id_9,
    output wand id_10,
    output supply0 id_11,
    output wor id_12,
    output tri1 id_13,
    input uwire id_14,
    input wor id_15,
    input tri0 id_16,
    output wor id_17,
    output tri id_18,
    output supply0 id_19,
    output wire id_20
);
  always if (1) id_18 = ~id_2;
  tri0 id_22 = id_14, id_23 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
