# ARM-Verilog-
 RISC-V 5-Stage Pipelined - Implemented in Verilog, Vivado, RISC-V Toolchain.
