|==============================================================================|
|=========                       OpenRAM v1.1.6                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========           Temp dir: /tmp/openram_vlsi_2001_temp/           =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 08/21/2020 11:33:07
Technology: scn4m_subm
Total size: 32768 bits
WARNING: file globals.py: line 558: Requesting such a large memory size (32768) will have a large run-time. Consider using multiple smaller banks.

Word size: 32
Words: 1024
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 8
Output files are: 
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.lvs
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.sp
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.v
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.lib
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.py
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.html
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.log
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.lef
/home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.gds
** Submodules: 94.9 seconds
** Placement: 0.0 seconds
** Routing: 1.8 seconds
WARNING: file none.py: line 23: DRC unable to run.

WARNING: file none.py: line 32: LVS unable to run.

** Verification: 67.0 seconds
** SRAM creation: 164.1 seconds
LEF: Writing to /home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.lef
** LEF: 511.0 seconds
GDS: Writing to /home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.gds
** GDS: 14.6 seconds
SP: Writing to /home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.sp
** Spice writing: 0.4 seconds
LVS: Writing to /home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.lvs
** LVS writing: 0.5 seconds
LIB: Characterizing... 
** Characterization: 34.0 seconds
Config: Writing to /home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.py
** Config: 0.0 seconds
Datasheet: Writing to /home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.html
** Datasheet: 0.2 seconds
Verilog: Writing to /home/vlsi/Documents/temp/sram_32_1024_scn4m_subm.v
** Verilog: 0.0 seconds
** End: 724.9 seconds
