14:19:47 INFO  : Registering command handlers for SDK TCF services
14:19:48 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\temp_xsdb_launch_script.tcl
14:19:55 INFO  : XSCT server has started successfully.
14:19:55 INFO  : Successfully done setting XSCT server connection channel  
14:19:55 INFO  : Successfully done setting SDK workspace  
14:19:55 INFO  : Processing command line option -hwspec K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf.
14:25:30 INFO  : Example project gpio_int_test_bsp_xgpio_example_1 has been created successfully.
14:25:30 INFO  : Example project gpio_int_test_bsp_xgpio_intr_tapp_example_1 has been created successfully.
14:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:17 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
14:33:17 INFO  : 'jtag frequency' command is executed.
14:33:17 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:17 INFO  : Context for 'APU' is selected.
14:33:17 INFO  : System reset is completed.
14:33:20 INFO  : 'after 3000' command is executed.
14:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
14:33:23 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:23 INFO  : Context for 'APU' is selected.
14:33:23 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:23 INFO  : Context for 'APU' is selected.
14:33:23 INFO  : 'ps7_init' command is executed.
14:33:23 INFO  : 'ps7_post_config' command is executed.
14:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:23 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test/Debug/gpio_int_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test/Debug/gpio_int_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:24 INFO  : Memory regions updated for context APU
14:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:24 INFO  : 'con' command is executed.
14:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

14:33:24 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_int_test.elf_on_local.tcl'
14:34:05 INFO  : Disconnected from the channel tcfchan#1.
14:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:06 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
14:34:06 INFO  : 'jtag frequency' command is executed.
14:34:06 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:06 INFO  : Context for 'APU' is selected.
14:34:06 INFO  : System reset is completed.
14:34:09 INFO  : 'after 3000' command is executed.
14:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
14:34:12 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:12 INFO  : Context for 'APU' is selected.
14:34:13 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:14 INFO  : Context for 'APU' is selected.
14:34:14 INFO  : 'ps7_init' command is executed.
14:34:14 INFO  : 'ps7_post_config' command is executed.
14:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:14 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test/Debug/gpio_int_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test/Debug/gpio_int_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:14 INFO  : Memory regions updated for context APU
14:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:14 INFO  : 'con' command is executed.
14:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

14:34:14 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_int_test.elf_on_local.tcl'
14:36:27 INFO  : Disconnected from the channel tcfchan#2.
14:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:29 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
14:36:29 INFO  : 'jtag frequency' command is executed.
14:36:29 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:29 INFO  : Context for 'APU' is selected.
14:36:29 INFO  : System reset is completed.
14:36:32 INFO  : 'after 3000' command is executed.
14:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
14:36:34 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:34 INFO  : Context for 'APU' is selected.
14:36:36 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:36 INFO  : Context for 'APU' is selected.
14:36:37 INFO  : 'ps7_init' command is executed.
14:36:37 INFO  : 'ps7_post_config' command is executed.
14:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:37 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test/Debug/gpio_int_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test/Debug/gpio_int_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:37 INFO  : Memory regions updated for context APU
14:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:37 INFO  : 'con' command is executed.
14:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

14:36:37 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_int_test.elf_on_local.tcl'
14:37:10 INFO  : Disconnected from the channel tcfchan#3.
14:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:12 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
14:37:12 INFO  : 'jtag frequency' command is executed.
14:37:12 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:12 INFO  : Context for 'APU' is selected.
14:37:12 INFO  : System reset is completed.
14:37:15 INFO  : 'after 3000' command is executed.
14:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
14:37:17 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:17 INFO  : Context for 'APU' is selected.
14:37:19 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:37:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:19 INFO  : Context for 'APU' is selected.
14:37:20 INFO  : 'ps7_init' command is executed.
14:37:20 INFO  : 'ps7_post_config' command is executed.
14:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:20 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_example_1/Debug/gpio_int_test_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_example_1/Debug/gpio_int_test_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:20 INFO  : Memory regions updated for context APU
14:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:20 INFO  : 'con' command is executed.
14:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

14:37:20 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_int_test_bsp_xgpio_example_1.elf_on_local.tcl'
14:52:57 INFO  : Disconnected from the channel tcfchan#4.
14:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:58 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
14:52:58 INFO  : 'jtag frequency' command is executed.
14:52:58 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:58 INFO  : Context for 'APU' is selected.
14:52:58 INFO  : System reset is completed.
14:53:01 INFO  : 'after 3000' command is executed.
14:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
14:53:04 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:04 INFO  : Context for 'APU' is selected.
14:53:05 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:05 INFO  : Context for 'APU' is selected.
14:53:06 INFO  : 'ps7_init' command is executed.
14:53:06 INFO  : 'ps7_post_config' command is executed.
14:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:06 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_example_1/Debug/gpio_int_test_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_example_1/Debug/gpio_int_test_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:06 INFO  : Memory regions updated for context APU
14:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:06 INFO  : 'con' command is executed.
14:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

14:53:06 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_int_test_bsp_xgpio_example_1.elf_on_local.tcl'
14:55:58 INFO  : Disconnected from the channel tcfchan#5.
14:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:59 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
14:55:59 INFO  : 'jtag frequency' command is executed.
14:55:59 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:59 INFO  : Context for 'APU' is selected.
14:55:59 INFO  : System reset is completed.
14:56:02 INFO  : 'after 3000' command is executed.
14:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
14:56:04 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:05 INFO  : Context for 'APU' is selected.
14:56:06 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:06 INFO  : Context for 'APU' is selected.
14:56:07 INFO  : 'ps7_init' command is executed.
14:56:07 INFO  : 'ps7_post_config' command is executed.
14:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:07 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_example_1/Debug/gpio_int_test_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_example_1/Debug/gpio_int_test_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:07 INFO  : Memory regions updated for context APU
14:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:07 INFO  : 'con' command is executed.
14:56:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

14:56:07 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_int_test_bsp_xgpio_example_1.elf_on_local.tcl'
14:56:22 INFO  : Disconnected from the channel tcfchan#6.
14:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:00 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
14:57:00 INFO  : 'jtag frequency' command is executed.
14:57:00 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:00 INFO  : Context for 'APU' is selected.
14:57:00 INFO  : System reset is completed.
14:57:03 INFO  : 'after 3000' command is executed.
14:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
14:57:06 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:06 INFO  : Context for 'APU' is selected.
14:57:06 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:06 INFO  : Context for 'APU' is selected.
14:57:06 INFO  : 'ps7_init' command is executed.
14:57:06 INFO  : 'ps7_post_config' command is executed.
14:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:07 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_intr_tapp_example_1/Debug/gpio_int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_intr_tapp_example_1/Debug/gpio_int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:07 INFO  : Memory regions updated for context APU
14:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:07 INFO  : 'con' command is executed.
14:57:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

14:57:07 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
15:18:57 INFO  : Disconnected from the channel tcfchan#7.
15:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
15:18:58 INFO  : 'fpga -state' command is executed.
15:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:59 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
15:18:59 INFO  : 'jtag frequency' command is executed.
15:18:59 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:59 INFO  : Context for 'APU' is selected.
15:18:59 INFO  : System reset is completed.
15:19:02 INFO  : 'after 3000' command is executed.
15:19:02 INFO  : Context for 'APU' is selected.
15:19:06 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:06 INFO  : Context for 'APU' is selected.
15:19:06 INFO  : 'ps7_init' command is executed.
15:19:06 INFO  : 'ps7_post_config' command is executed.
15:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:06 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_intr_tapp_example_1/Debug/gpio_int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/gpio_int_test_bsp_xgpio_intr_tapp_example_1/Debug/gpio_int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:07 INFO  : Memory regions updated for context APU
15:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:07 INFO  : 'con' command is executed.
15:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

15:19:07 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
15:20:32 INFO  : Disconnected from the channel tcfchan#8.
16:52:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1565772735409,  Project:1565763512897
16:52:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:52:43 INFO  : Copied contents of K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:52:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:52:54 INFO  : 
16:52:55 INFO  : Updating hardware inferred compiler options for gpio_int_test_bsp_xgpio_intr_tapp_example_1.
16:52:55 INFO  : Clearing existing target manager status.
16:52:55 INFO  : Closing and re-opening the MSS file of ther project gpio_int_test_bsp
16:52:55 INFO  : Closing and re-opening the MSS file of ther project gpio_int_test_bsp
16:52:56 INFO  : Closing and re-opening the MSS file of ther project gpio_int_test_bsp
16:52:56 INFO  : Closing and re-opening the MSS file of ther project gpio_int_test_bsp
16:52:56 INFO  : Closing and re-opening the MSS file of ther project gpio_int_test_bsp
16:52:56 INFO  : Closing and re-opening the MSS file of ther project gpio_int_test_bsp
16:52:56 INFO  : Closing and re-opening the MSS file of ther project gpio_int_test_bsp
16:52:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:52:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:37 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
16:57:37 INFO  : 'jtag frequency' command is executed.
16:57:37 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:37 INFO  : Context for 'APU' is selected.
16:57:37 INFO  : System reset is completed.
16:57:40 INFO  : 'after 3000' command is executed.
16:57:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
16:57:42 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:42 INFO  : Context for 'APU' is selected.
16:57:42 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:42 INFO  : Context for 'APU' is selected.
16:57:43 INFO  : 'ps7_init' command is executed.
16:57:43 INFO  : 'ps7_post_config' command is executed.
16:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:43 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_2btn/Debug/int_test_2btn.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_2btn/Debug/int_test_2btn.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:43 INFO  : Memory regions updated for context APU
16:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:43 INFO  : 'con' command is executed.
16:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

16:57:43 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_2btn.elf_on_local.tcl'
17:03:38 INFO  : Disconnected from the channel tcfchan#9.
17:17:59 INFO  : Registering command handlers for SDK TCF services
17:18:00 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\temp_xsdb_launch_script.tcl
17:18:06 INFO  : XSCT server has started successfully.
17:18:06 INFO  : Successfully done setting XSCT server connection channel  
17:18:06 INFO  : Successfully done setting SDK workspace  
17:18:06 INFO  : Processing command line option -hwspec K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf.
17:18:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:10 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
17:42:10 INFO  : 'jtag frequency' command is executed.
17:42:10 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:10 INFO  : Context for 'APU' is selected.
17:42:10 INFO  : System reset is completed.
17:42:13 INFO  : 'after 3000' command is executed.
17:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
17:42:16 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:16 INFO  : Context for 'APU' is selected.
17:42:16 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:16 INFO  : Context for 'APU' is selected.
17:42:16 INFO  : 'ps7_init' command is executed.
17:42:16 INFO  : 'ps7_post_config' command is executed.
17:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:17 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_2btn/Debug/int_test_2btn.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_2btn/Debug/int_test_2btn.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:17 INFO  : Memory regions updated for context APU
17:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:17 INFO  : 'con' command is executed.
17:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

17:42:17 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_2btn.elf_on_local.tcl'
17:52:00 INFO  : Disconnected from the channel tcfchan#1.
20:00:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1565783664702,  Project:1565772735409
20:00:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:01:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
20:01:54 INFO  : Registering command handlers for SDK TCF services
20:01:55 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\temp_xsdb_launch_script.tcl
20:02:03 INFO  : XSCT server has started successfully.
20:02:03 INFO  : Successfully done setting XSCT server connection channel  
20:02:04 INFO  : Successfully done setting SDK workspace  
20:02:04 INFO  : Processing command line option -hwspec K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf.
20:02:50 INFO  : Registering command handlers for SDK TCF services
20:02:51 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\temp_xsdb_launch_script.tcl
20:02:56 INFO  : XSCT server has started successfully.
20:02:56 INFO  : Successfully done setting XSCT server connection channel  
20:02:56 INFO  : Successfully done setting SDK workspace  
20:02:56 INFO  : Processing command line option -hwspec K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf.
20:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:20:56 INFO  : Registering command handlers for SDK TCF services
20:20:57 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\temp_xsdb_launch_script.tcl
20:21:03 INFO  : XSCT server has started successfully.
20:21:03 INFO  : Successfully done setting XSCT server connection channel  
20:21:03 INFO  : Successfully done setting SDK workspace  
20:21:03 INFO  : Processing command line option -hwspec K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf.
20:21:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:55 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
20:21:55 INFO  : 'jtag frequency' command is executed.
20:21:55 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:55 INFO  : Context for 'APU' is selected.
20:21:55 INFO  : System reset is completed.
20:21:58 INFO  : 'after 3000' command is executed.
20:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
20:22:01 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:01 INFO  : Context for 'APU' is selected.
20:22:01 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:01 INFO  : Context for 'APU' is selected.
20:22:01 INFO  : 'ps7_init' command is executed.
20:22:01 INFO  : 'ps7_post_config' command is executed.
20:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:01 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test/Debug/int_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test/Debug/int_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:01 INFO  : Memory regions updated for context APU
20:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:02 INFO  : 'con' command is executed.
20:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

20:22:02 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test.elf_on_local.tcl'
20:22:19 INFO  : Disconnected from the channel tcfchan#1.
20:22:51 INFO  : Example project int_test_bsp_xgpio_intr_tapp_example_1 has been created successfully.
20:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:21 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
20:27:21 INFO  : 'jtag frequency' command is executed.
20:27:21 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:21 INFO  : Context for 'APU' is selected.
20:27:21 INFO  : System reset is completed.
20:27:24 INFO  : 'after 3000' command is executed.
20:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
20:27:27 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:27:27 INFO  : Context for 'APU' is selected.
20:27:27 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:27 INFO  : Context for 'APU' is selected.
20:27:27 INFO  : 'ps7_init' command is executed.
20:27:27 INFO  : 'ps7_post_config' command is executed.
20:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:28 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:28 INFO  : Memory regions updated for context APU
20:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:28 INFO  : 'con' command is executed.
20:27:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

20:27:28 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
20:30:13 INFO  : Disconnected from the channel tcfchan#2.
20:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:15 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
20:30:15 INFO  : 'jtag frequency' command is executed.
20:30:15 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:15 INFO  : Context for 'APU' is selected.
20:30:15 INFO  : System reset is completed.
20:30:18 INFO  : 'after 3000' command is executed.
20:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
20:30:20 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:30:20 INFO  : Context for 'APU' is selected.
20:30:22 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:22 INFO  : Context for 'APU' is selected.
20:30:23 INFO  : 'ps7_init' command is executed.
20:30:23 INFO  : 'ps7_post_config' command is executed.
20:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:23 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:23 INFO  : Memory regions updated for context APU
20:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:23 INFO  : 'con' command is executed.
20:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

20:30:23 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
20:31:39 INFO  : Disconnected from the channel tcfchan#3.
20:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:40 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
20:31:40 INFO  : 'jtag frequency' command is executed.
20:31:40 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:40 INFO  : Context for 'APU' is selected.
20:31:40 INFO  : System reset is completed.
20:31:43 INFO  : 'after 3000' command is executed.
20:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
20:31:46 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:31:46 INFO  : Context for 'APU' is selected.
20:31:48 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:48 INFO  : Context for 'APU' is selected.
20:31:48 INFO  : 'ps7_init' command is executed.
20:31:48 INFO  : 'ps7_post_config' command is executed.
20:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:48 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:48 INFO  : Memory regions updated for context APU
20:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:49 INFO  : 'con' command is executed.
20:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

20:31:49 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
20:53:49 INFO  : Disconnected from the channel tcfchan#4.
20:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:50 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
20:53:50 INFO  : 'jtag frequency' command is executed.
20:53:50 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:50 INFO  : Context for 'APU' is selected.
20:53:50 INFO  : System reset is completed.
20:53:53 INFO  : 'after 3000' command is executed.
20:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
20:53:56 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:53:56 INFO  : Context for 'APU' is selected.
20:53:58 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:58 INFO  : Context for 'APU' is selected.
20:53:58 INFO  : 'ps7_init' command is executed.
20:53:58 INFO  : 'ps7_post_config' command is executed.
20:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:58 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:58 INFO  : Memory regions updated for context APU
20:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:58 INFO  : 'con' command is executed.
20:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

20:53:58 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
21:09:16 INFO  : Disconnected from the channel tcfchan#5.
21:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:18 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
21:09:18 INFO  : 'jtag frequency' command is executed.
21:09:18 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:18 INFO  : Context for 'APU' is selected.
21:09:18 INFO  : System reset is completed.
21:09:21 INFO  : 'after 3000' command is executed.
21:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
21:09:23 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:09:23 INFO  : Context for 'APU' is selected.
21:09:25 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:25 INFO  : Context for 'APU' is selected.
21:09:26 INFO  : 'ps7_init' command is executed.
21:09:26 INFO  : 'ps7_post_config' command is executed.
21:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:26 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:26 INFO  : Memory regions updated for context APU
21:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:26 INFO  : 'con' command is executed.
21:09:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

21:09:26 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
21:14:22 INFO  : Disconnected from the channel tcfchan#6.
22:55:15 INFO  : Registering command handlers for SDK TCF services
22:55:16 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\temp_xsdb_launch_script.tcl
22:55:22 INFO  : XSCT server has started successfully.
22:55:22 INFO  : Successfully done setting XSCT server connection channel  
22:55:22 INFO  : Successfully done setting SDK workspace  
22:55:22 INFO  : Processing command line option -hwspec K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf.
22:55:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:33 WARN  : Part name present in the hardware specification 'xc7z020clg484-1' doesn't match the one present on the target 'xc7z010'.
22:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:11 WARN  : Part name present in the hardware specification 'xc7z020clg484-1' doesn't match the one present on the target 'xc7z010'.
22:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:02:14 INFO  : Registering command handlers for SDK TCF services
23:02:15 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\temp_xsdb_launch_script.tcl
23:02:18 INFO  : XSCT server has started successfully.
23:02:18 INFO  : Successfully done setting XSCT server connection channel  
23:02:18 INFO  : Successfully done setting SDK workspace  
23:02:18 INFO  : Processing command line option -hwspec K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf.
23:02:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:50 WARN  : Part name present in the hardware specification 'xc7z020clg484-1' doesn't match the one present on the target 'xc7z010'.
23:02:57 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
23:02:57 INFO  : 'jtag frequency' command is executed.
23:02:57 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:57 INFO  : Context for 'APU' is selected.
23:02:58 INFO  : System reset is completed.
23:03:01 INFO  : 'after 3000' command is executed.
23:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
23:03:01 ERROR : bitstream is not compatible with the target
23:03:01 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
23:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
----------------End of Script----------------

23:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:30 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
23:03:30 INFO  : 'jtag frequency' command is executed.
23:03:30 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:30 INFO  : Context for 'APU' is selected.
23:03:30 INFO  : System reset is completed.
23:03:33 INFO  : 'after 3000' command is executed.
23:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
23:03:35 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:03:35 INFO  : Context for 'APU' is selected.
23:03:35 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:03:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:35 INFO  : Context for 'APU' is selected.
23:03:36 INFO  : 'ps7_init' command is executed.
23:03:36 INFO  : 'ps7_post_config' command is executed.
23:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:36 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:36 INFO  : Memory regions updated for context APU
23:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:36 INFO  : 'con' command is executed.
23:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

23:03:36 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
03:14:55 INFO  : Disconnected from the channel tcfchan#1.
03:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:56 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
03:14:56 INFO  : 'jtag frequency' command is executed.
03:14:56 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:14:56 INFO  : Context for 'APU' is selected.
03:14:56 INFO  : System reset is completed.
03:14:59 INFO  : 'after 3000' command is executed.
03:14:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
03:15:01 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:15:01 INFO  : Context for 'APU' is selected.
03:15:03 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:03 INFO  : Context for 'APU' is selected.
03:15:04 INFO  : 'ps7_init' command is executed.
03:15:04 INFO  : 'ps7_post_config' command is executed.
03:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:04 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:04 INFO  : Memory regions updated for context APU
03:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:04 INFO  : 'con' command is executed.
03:15:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

03:15:04 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
03:15:47 INFO  : Disconnected from the channel tcfchan#2.
03:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:48 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
03:15:48 INFO  : 'jtag frequency' command is executed.
03:15:48 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:15:48 INFO  : Context for 'APU' is selected.
03:15:48 INFO  : System reset is completed.
03:15:51 INFO  : 'after 3000' command is executed.
03:15:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
03:15:54 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:15:54 INFO  : Context for 'APU' is selected.
03:15:55 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:55 INFO  : Context for 'APU' is selected.
03:15:56 INFO  : 'ps7_init' command is executed.
03:15:56 INFO  : 'ps7_post_config' command is executed.
03:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:56 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:56 INFO  : Memory regions updated for context APU
03:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:56 INFO  : 'con' command is executed.
03:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

03:15:56 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
03:16:48 INFO  : Disconnected from the channel tcfchan#3.
03:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:16:49 INFO  : Jtag cable 'Digilent Zed 210248471438' is selected.
03:16:49 INFO  : 'jtag frequency' command is executed.
03:16:49 INFO  : Sourcing of 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:16:49 INFO  : Context for 'APU' is selected.
03:16:50 INFO  : System reset is completed.
03:16:53 INFO  : 'after 3000' command is executed.
03:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1' command is executed.
03:16:55 INFO  : FPGA configured successfully with bitstream "K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:16:55 INFO  : Context for 'APU' is selected.
03:16:57 INFO  : Hardware design information is loaded from 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:16:57 INFO  : 'configparams force-mem-access 1' command is executed.
03:16:57 INFO  : Context for 'APU' is selected.
03:16:57 INFO  : 'ps7_init' command is executed.
03:16:57 INFO  : 'ps7_post_config' command is executed.
03:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:57 INFO  : The application 'K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:16:57 INFO  : 'configparams force-mem-access 0' command is executed.
03:16:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248471438" && level==0} -index 1
fpga -file K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
loadhw -hw K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
dow K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/int_test_bsp_xgpio_intr_tapp_example_1/Debug/int_test_bsp_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:57 INFO  : Memory regions updated for context APU
03:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:58 INFO  : 'con' command is executed.
03:16:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248471438"} -index 0
con
----------------End of Script----------------

03:16:58 INFO  : Launch script is exported to file 'K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_int_test_bsp_xgpio_intr_tapp_example_1.elf_on_local.tcl'
14:30:55 INFO  : Disconnected from the channel tcfchan#4.
16:03:44 INFO  : Registering command handlers for SDK TCF services
16:03:45 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\int_test_0814_zedboard\int_test_0814_zedboard.sdk\temp_xsdb_launch_script.tcl
16:03:56 INFO  : XSCT server has started successfully.
16:03:56 INFO  : Successfully done setting XSCT server connection channel  
16:04:46 INFO  : Successfully done setting SDK workspace  
16:04:46 INFO  : Processing command line option -hwspec K:/sola/int_test_0814_zedboard/int_test_0814_zedboard.sdk/design_1_wrapper.hdf.
16:04:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:13:36 INFO  : Saving repository preferences.
16:13:36 INFO  : Reading in cores from local repositories: 
		 L:\Xilinx_201802\SDK\2018.2\data\embeddedsw\device-tree-xlnx-xilinx-v2018.2
16:13:36 INFO  : Cleaning BSP projects in the workspace.
16:13:44 INFO  : Saving repository preferences.
