-- -------------------------------------------------------------
--
-- Module: filter
--
-- Generated by MATLAB(R) 7.6 and the Filter Design HDL Coder 2.2.
--
-- Generated on: 2010-05-11 14:38:33
--
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Code Generation Options:
--
-- TargetLanguage: VHDL
-- ClockEnableInputPort: clk_en
-- ClockInputPort: ready
-- ResetInputPort: reset_n
-- InputPort: R_i
-- ResetAssertedLevel: Active-low
-- TestBenchStimulus: chirp ramp step 
--
-- Filter Settings:
--
-- Discrete-Time IIR Filter (real)
-- -------------------------------
-- Filter Structure    : Direct-Form II, Second-Order Sections
-- Number of Sections  : 18
-- Stable              : Yes
-- Linear Phase        : No
-- Arithmetic          : fixed
-- Numerator           : s16,13 -> [-4 4)
-- Denominator         : s16,14 -> [-2 2)
-- Scale Values        : s16,15 -> [-1 1)
-- Input               : s16,15 -> [-1 1)
-- Section Input       : s16,9 -> [-64 64)
-- Section Output      : s16,10 -> [-32 32)
-- Output              : s16,10 -> [-32 32)
-- State               : s16,15 -> [-1 1)
-- Numerator Prod      : s32,28 -> [-8 8)
-- Denominator Prod    : s32,29 -> [-4 4)
-- Numerator Accum     : s40,28 -> [-2048 2048)
-- Denominator Accum   : s40,29 -> [-1024 1024)
-- Round Mode          : floor
-- Overflow Mode       : saturate
-- Cast Before Sum     : true
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;
ENTITY filter IS
   PORT( ready                           :   IN    std_logic; 
         clk_en                          :   IN    std_logic; 
         reset_n                         :   IN    std_logic; 
         R_i                             :   IN    std_logic_vector(15 DOWNTO 0); -- sfix16_En15
         filter_out                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En10
         );

END filter;


----------------------------------------------------------------
--Module Architecture: filter
----------------------------------------------------------------
ARCHITECTURE rtl OF filter IS
  -- Local Functions
  -- Type Definitions
  TYPE delay_pipeline_type IS ARRAY (NATURAL range <>) OF signed(15 DOWNTO 0); -- sfix16_En15
  -- Constants
  CONSTANT scaleconst1                    : signed(15 DOWNTO 0) := to_signed(3, 16); -- sfix16_En15
  CONSTANT coeff_b1_section1              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section1              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section1              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section1              : signed(15 DOWNTO 0) := to_signed(-32433, 16); -- sfix16_En14
  CONSTANT coeff_a3_section1              : signed(15 DOWNTO 0) := to_signed(16343, 16); -- sfix16_En14
  CONSTANT scaleconst2                    : signed(15 DOWNTO 0) := to_signed(40, 16); -- sfix16_En15
  CONSTANT coeff_b1_section2              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section2              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section2              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section2              : signed(15 DOWNTO 0) := to_signed(-32452, 16); -- sfix16_En14
  CONSTANT coeff_a3_section2              : signed(15 DOWNTO 0) := to_signed(16283, 16); -- sfix16_En14
  CONSTANT scaleconst3                    : signed(15 DOWNTO 0) := to_signed(93, 16); -- sfix16_En15
  CONSTANT coeff_b1_section3              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section3              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section3              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section3              : signed(15 DOWNTO 0) := to_signed(-32513, 16); -- sfix16_En14
  CONSTANT coeff_a3_section3              : signed(15 DOWNTO 0) := to_signed(16236, 16); -- sfix16_En14
  CONSTANT scaleconst4                    : signed(15 DOWNTO 0) := to_signed(118, 16); -- sfix16_En15
  CONSTANT coeff_b1_section4              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section4              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section4              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section4              : signed(15 DOWNTO 0) := to_signed(-32569, 16); -- sfix16_En14
  CONSTANT coeff_a3_section4              : signed(15 DOWNTO 0) := to_signed(16208, 16); -- sfix16_En14
  CONSTANT scaleconst5                    : signed(15 DOWNTO 0) := to_signed(8, 16); -- sfix16_En15
  CONSTANT coeff_b1_section5              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section5              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section5              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section5              : signed(15 DOWNTO 0) := to_signed(-32583, 16); -- sfix16_En14
  CONSTANT coeff_a3_section5              : signed(15 DOWNTO 0) := to_signed(16202, 16); -- sfix16_En14
  CONSTANT scaleconst6                    : signed(15 DOWNTO 0) := to_signed(28, 16); -- sfix16_En15
  CONSTANT coeff_b1_section6              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section6              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section6              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section6              : signed(15 DOWNTO 0) := to_signed(-32545, 16); -- sfix16_En14
  CONSTANT coeff_a3_section6              : signed(15 DOWNTO 0) := to_signed(16219, 16); -- sfix16_En14
  CONSTANT scaleconst7                    : signed(15 DOWNTO 0) := to_signed(80, 16); -- sfix16_En15
  CONSTANT coeff_b1_section7              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section7              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section7              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section7              : signed(15 DOWNTO 0) := to_signed(-32480, 16); -- sfix16_En14
  CONSTANT coeff_a3_section7              : signed(15 DOWNTO 0) := to_signed(16258, 16); -- sfix16_En14
  CONSTANT scaleconst8                    : signed(15 DOWNTO 0) := to_signed(129, 16); -- sfix16_En15
  CONSTANT coeff_b1_section8              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section8              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section8              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section8              : signed(15 DOWNTO 0) := to_signed(-32435, 16); -- sfix16_En14
  CONSTANT coeff_a3_section8              : signed(15 DOWNTO 0) := to_signed(16312, 16); -- sfix16_En14
  CONSTANT scaleconst9                    : signed(15 DOWNTO 0) := to_signed(40, 16); -- sfix16_En15
  CONSTANT coeff_b1_section9              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section9              : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section9              : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section9              : signed(15 DOWNTO 0) := to_signed(-32451, 16); -- sfix16_En14
  CONSTANT coeff_a3_section9              : signed(15 DOWNTO 0) := to_signed(16376, 16); -- sfix16_En14
  CONSTANT scaleconst10                   : signed(15 DOWNTO 0) := to_signed(13, 16); -- sfix16_En15
  CONSTANT coeff_b1_section10             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section10             : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section10             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section10             : signed(15 DOWNTO 0) := to_signed(-32432, 16); -- sfix16_En14
  CONSTANT coeff_a3_section10             : signed(15 DOWNTO 0) := to_signed(16327, 16); -- sfix16_En14
  CONSTANT scaleconst11                   : signed(15 DOWNTO 0) := to_signed(46, 16); -- sfix16_En15
  CONSTANT coeff_b1_section11             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section11             : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section11             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section11             : signed(15 DOWNTO 0) := to_signed(-32465, 16); -- sfix16_En14
  CONSTANT coeff_a3_section11             : signed(15 DOWNTO 0) := to_signed(16270, 16); -- sfix16_En14
  CONSTANT scaleconst12                   : signed(15 DOWNTO 0) := to_signed(99, 16); -- sfix16_En15
  CONSTANT coeff_b1_section12             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section12             : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section12             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section12             : signed(15 DOWNTO 0) := to_signed(-32529, 16); -- sfix16_En14
  CONSTANT coeff_a3_section12             : signed(15 DOWNTO 0) := to_signed(16227, 16); -- sfix16_En14
  CONSTANT scaleconst13                   : signed(15 DOWNTO 0) := to_signed(102, 16); -- sfix16_En15
  CONSTANT coeff_b1_section13             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section13             : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section13             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section13             : signed(15 DOWNTO 0) := to_signed(-32578, 16); -- sfix16_En14
  CONSTANT coeff_a3_section13             : signed(15 DOWNTO 0) := to_signed(16204, 16); -- sfix16_En14
  CONSTANT scaleconst14                   : signed(15 DOWNTO 0) := to_signed(267, 16); -- sfix16_En15
  CONSTANT coeff_b1_section14             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section14             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b3_section14             : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En13
  CONSTANT coeff_a2_section14             : signed(15 DOWNTO 0) := to_signed(-16292, 16); -- sfix16_En14
  CONSTANT coeff_a3_section14             : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En14
  CONSTANT scaleconst15                   : signed(15 DOWNTO 0) := to_signed(19, 16); -- sfix16_En15
  CONSTANT coeff_b1_section15             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section15             : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section15             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section15             : signed(15 DOWNTO 0) := to_signed(-32558, 16); -- sfix16_En14
  CONSTANT coeff_a3_section15             : signed(15 DOWNTO 0) := to_signed(16213, 16); -- sfix16_En14
  CONSTANT scaleconst16                   : signed(15 DOWNTO 0) := to_signed(67, 16); -- sfix16_En15
  CONSTANT coeff_b1_section16             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section16             : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section16             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section16             : signed(15 DOWNTO 0) := to_signed(-32496, 16); -- sfix16_En14
  CONSTANT coeff_a3_section16             : signed(15 DOWNTO 0) := to_signed(16246, 16); -- sfix16_En14
  CONSTANT scaleconst17                   : signed(15 DOWNTO 0) := to_signed(120, 16); -- sfix16_En15
  CONSTANT coeff_b1_section17             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section17             : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section17             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section17             : signed(15 DOWNTO 0) := to_signed(-32442, 16); -- sfix16_En14
  CONSTANT coeff_a3_section17             : signed(15 DOWNTO 0) := to_signed(16297, 16); -- sfix16_En14
  CONSTANT scaleconst18                   : signed(15 DOWNTO 0) := to_signed(152, 16); -- sfix16_En15
  CONSTANT coeff_b1_section18             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_b2_section18             : signed(15 DOWNTO 0) := to_signed(16384, 16); -- sfix16_En13
  CONSTANT coeff_b3_section18             : signed(15 DOWNTO 0) := to_signed(8192, 16); -- sfix16_En13
  CONSTANT coeff_a2_section18             : signed(15 DOWNTO 0) := to_signed(-32440, 16); -- sfix16_En14
  CONSTANT coeff_a3_section18             : signed(15 DOWNTO 0) := to_signed(16359, 16); -- sfix16_En14
  CONSTANT scaleconst19                   : signed(15 DOWNTO 0) := to_signed(32767, 16); -- sfix16_En15
  -- Signals
  SIGNAL input_register                   : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL scale1                           : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp                         : signed(31 DOWNTO 0); -- sfix32_En30
  -- Section 1 Signals 
  SIGNAL a1sum1                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum1                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum1                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum1                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert1                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section1                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv1                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul1                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul1                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul1                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul1                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul1                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast                         : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_1                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp                         : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_2                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_3                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_1                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert1                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast                         : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_1                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp                         : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_2                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_3                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_1                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result1                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale2                           : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_1                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 2 Signals 
  SIGNAL a1sum2                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum2                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum2                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum2                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert2                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section2                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv2                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul2                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul2                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul2                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul2                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul2                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_4                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_5                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_2                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_6                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_7                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_3                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert2                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_4                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_5                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_2                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_6                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_7                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_3                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result2                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale3                           : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_2                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 3 Signals 
  SIGNAL a1sum3                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum3                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum3                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum3                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert3                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section3                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv3                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul3                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul3                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul3                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul3                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul3                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_8                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_9                       : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_4                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_10                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_11                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_5                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert3                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_8                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_9                       : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_4                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_10                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_11                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_5                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result3                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale4                           : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_3                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 4 Signals 
  SIGNAL a1sum4                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum4                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum4                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum4                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert4                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section4                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv4                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul4                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul4                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul4                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul4                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul4                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_12                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_13                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_6                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_14                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_15                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_7                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert4                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_12                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_13                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_6                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_14                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_15                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_7                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result4                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale5                           : signed(15 DOWNTO 0); -- sfix16_En9
  -- Section 5 Signals 
  SIGNAL a1sum5                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum5                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum5                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum5                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert5                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section5                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv5                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul5                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul5                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul5                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul5                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul5                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_16                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_17                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_8                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_18                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_19                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_9                       : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert5                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_16                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_17                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_8                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_18                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_19                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_9                       : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result5                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale6                           : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_4                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 6 Signals 
  SIGNAL a1sum6                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum6                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum6                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum6                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert6                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section6                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv6                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul6                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul6                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul6                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul6                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul6                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_20                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_21                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_10                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_22                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_23                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_11                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert6                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_20                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_21                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_10                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_22                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_23                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_11                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result6                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale7                           : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_5                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 7 Signals 
  SIGNAL a1sum7                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum7                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum7                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum7                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert7                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section7                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv7                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul7                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul7                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul7                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul7                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul7                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_24                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_25                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_12                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_26                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_27                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_13                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert7                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_24                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_25                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_12                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_26                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_27                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_13                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result7                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale8                           : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_6                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 8 Signals 
  SIGNAL a1sum8                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum8                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum8                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum8                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert8                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section8                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv8                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul8                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul8                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul8                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul8                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul8                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_28                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_29                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_14                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_30                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_31                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_15                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert8                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_28                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_29                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_14                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_30                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_31                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_15                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result8                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale9                           : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_7                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 9 Signals 
  SIGNAL a1sum9                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum9                           : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum9                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum9                           : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert9                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section9                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv9                       : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul9                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul9                           : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul9                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul9                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul9                           : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_32                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_33                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_16                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_34                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_35                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_17                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert9                : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_32                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_33                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_16                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_34                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_35                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_17                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result9                  : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale10                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_8                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 10 Signals 
  SIGNAL a1sum10                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum10                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum10                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum10                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert10                    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section10                  : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv10                      : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul10                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul10                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul10                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul10                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul10                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_36                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_37                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_18                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_38                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_39                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_19                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert10               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_36                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_37                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_18                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_38                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_39                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_19                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result10                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale11                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_9                       : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 11 Signals 
  SIGNAL a1sum11                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum11                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum11                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum11                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert11                    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section11                  : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv11                      : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul11                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul11                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul11                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul11                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul11                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_40                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_41                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_20                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_42                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_43                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_21                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert11               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_40                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_41                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_20                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_42                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_43                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_21                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result11                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale12                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_10                      : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 12 Signals 
  SIGNAL a1sum12                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum12                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum12                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum12                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert12                    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section12                  : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv12                      : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul12                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul12                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul12                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul12                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul12                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_44                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_45                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_22                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_46                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_47                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_23                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert12               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_44                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_45                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_22                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_46                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_47                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_23                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result12                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale13                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_11                      : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 13 Signals 
  SIGNAL a1sum13                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum13                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum13                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum13                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert13                    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section13                  : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv13                      : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul13                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul13                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul13                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul13                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul13                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_48                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_49                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_24                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_50                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_51                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_25                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert13               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_48                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_49                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_24                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_50                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_51                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_25                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result13                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale14                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_12                      : signed(31 DOWNTO 0); -- sfix32_En25
  --   -- Section 14 Signals 
  SIGNAL a1sum14                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum14                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL a1sumtypeconvert14               : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section14                  : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL inputconv14                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2mul14                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul14                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul14                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_52                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_53                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_26                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert14               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_52                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_53                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_26                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result14                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale15                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_13                      : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 15 Signals 
  SIGNAL a1sum15                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum15                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum15                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum15                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert15                    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section15                  : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv15                      : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul15                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul15                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul15                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul15                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul15                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_54                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_55                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_27                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_56                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_57                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_28                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert15               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_54                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_55                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_27                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_56                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_57                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_28                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result15                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale16                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_14                      : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 16 Signals 
  SIGNAL a1sum16                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum16                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum16                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum16                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert16                    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section16                  : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv16                      : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul16                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul16                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul16                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul16                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul16                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_58                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_59                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_29                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_60                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_61                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_30                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert16               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_58                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_59                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_29                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_60                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_61                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_30                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result16                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale17                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_15                      : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 17 Signals 
  SIGNAL a1sum17                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum17                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum17                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum17                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert17                    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section17                  : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv17                      : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul17                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul17                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul17                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul17                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul17                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_62                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_63                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_31                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_64                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_65                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_32                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert17               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_62                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_63                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_31                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_64                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_65                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_32                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result17                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale18                          : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL mul_temp_16                      : signed(31 DOWNTO 0); -- sfix32_En25
  -- Section 18 Signals 
  SIGNAL a1sum18                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL a2sum18                          : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL b1sum18                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL b2sum18                          : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL typeconvert18                    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section18                  : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv18                      : signed(15 DOWNTO 0); -- sfix16_En9
  SIGNAL a2mul18                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL a3mul18                          : signed(31 DOWNTO 0); -- sfix32_En29
  SIGNAL b1mul18                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b2mul18                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL b3mul18                          : signed(31 DOWNTO 0); -- sfix32_En28
  SIGNAL sub_cast_66                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_67                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_33                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL sub_cast_68                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_cast_69                      : signed(39 DOWNTO 0); -- sfix40_En29
  SIGNAL sub_temp_34                      : signed(40 DOWNTO 0); -- sfix41_En29
  SIGNAL b1multypeconvert18               : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_66                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_67                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_33                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL add_cast_68                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_cast_69                      : signed(39 DOWNTO 0); -- sfix40_En28
  SIGNAL add_temp_34                      : signed(40 DOWNTO 0); -- sfix41_En28
  SIGNAL section_result18                 : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL scale19                          : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL mul_temp_17                      : signed(31 DOWNTO 0); -- sfix32_En25
  SIGNAL output_typeconvert               : signed(15 DOWNTO 0); -- sfix16_En10
  SIGNAL output_register                  : signed(15 DOWNTO 0); -- sfix16_En10


BEGIN

  -- Block Statements
  input_reg_process : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      input_register <= (OTHERS => '0');
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        input_register <= signed(R_i);
      END IF;
    END IF; 
  END PROCESS input_reg_process;

  mul_temp <= input_register * scaleconst1;
  scale1 <= resize(mul_temp(31 DOWNTO 21), 16);

  --   ------------------ Section 1 ------------------

  typeconvert1 <= (15 => '0', OTHERS => '1') WHEN a1sum1(39) = '0' AND a1sum1(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum1(39) = '1' AND a1sum1(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum1(29 DOWNTO 14));

  delay_process_section1 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section1(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section1(0) <= typeconvert1;
        delay_section1(1) <= delay_section1(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section1;


  inputconv1 <= scale1;

  a2mul1 <= delay_section1(0) * coeff_a2_section1;

  a3mul1 <= delay_section1(1) * coeff_a3_section1;

  b1mul1 <= resize(typeconvert1 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul1 <= resize(delay_section1(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul1 <= resize(delay_section1(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast <= resize(inputconv1 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_1 <= resize(a2mul1, 40);
  sub_temp <= resize(sub_cast, 41) - resize(sub_cast_1, 41);
  a2sum1 <= (39 => '0', OTHERS => '1') WHEN sub_temp(40) = '0' AND sub_temp(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp(40) = '1' AND sub_temp(39) /= '1'
      ELSE (sub_temp(39 DOWNTO 0));

  sub_cast_2 <= a2sum1;
  sub_cast_3 <= resize(a3mul1, 40);
  sub_temp_1 <= resize(sub_cast_2, 41) - resize(sub_cast_3, 41);
  a1sum1 <= (39 => '0', OTHERS => '1') WHEN sub_temp_1(40) = '0' AND sub_temp_1(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_1(40) = '1' AND sub_temp_1(39) /= '1'
      ELSE (sub_temp_1(39 DOWNTO 0));

  b1multypeconvert1 <= resize(b1mul1, 40);

  add_cast <= b1multypeconvert1;
  add_cast_1 <= resize(b2mul1, 40);
  add_temp <= resize(add_cast, 41) + resize(add_cast_1, 41);
  b2sum1 <= (39 => '0', OTHERS => '1') WHEN add_temp(40) = '0' AND add_temp(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp(40) = '1' AND add_temp(39) /= '1'
      ELSE (add_temp(39 DOWNTO 0));

  add_cast_2 <= b2sum1;
  add_cast_3 <= resize(b3mul1, 40);
  add_temp_1 <= resize(add_cast_2, 41) + resize(add_cast_3, 41);
  b1sum1 <= (39 => '0', OTHERS => '1') WHEN add_temp_1(40) = '0' AND add_temp_1(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_1(40) = '1' AND add_temp_1(39) /= '1'
      ELSE (add_temp_1(39 DOWNTO 0));

  section_result1 <= (15 => '0', OTHERS => '1') WHEN b1sum1(39) = '0' AND b1sum1(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum1(39) = '1' AND b1sum1(38 DOWNTO 33) /= "111111"
      ELSE (b1sum1(33 DOWNTO 18));

  mul_temp_1 <= section_result1 * scaleconst2;
  scale2 <= mul_temp_1(31 DOWNTO 16);

  --   ------------------ Section 2 ------------------

  typeconvert2 <= (15 => '0', OTHERS => '1') WHEN a1sum2(39) = '0' AND a1sum2(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum2(39) = '1' AND a1sum2(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum2(29 DOWNTO 14));

  delay_process_section2 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section2(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section2(0) <= typeconvert2;
        delay_section2(1) <= delay_section2(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section2;


  inputconv2 <= scale2;

  a2mul2 <= delay_section2(0) * coeff_a2_section2;

  a3mul2 <= delay_section2(1) * coeff_a3_section2;

  b1mul2 <= resize(typeconvert2 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul2 <= resize(delay_section2(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul2 <= resize(delay_section2(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_4 <= resize(inputconv2 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_5 <= resize(a2mul2, 40);
  sub_temp_2 <= resize(sub_cast_4, 41) - resize(sub_cast_5, 41);
  a2sum2 <= (39 => '0', OTHERS => '1') WHEN sub_temp_2(40) = '0' AND sub_temp_2(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_2(40) = '1' AND sub_temp_2(39) /= '1'
      ELSE (sub_temp_2(39 DOWNTO 0));

  sub_cast_6 <= a2sum2;
  sub_cast_7 <= resize(a3mul2, 40);
  sub_temp_3 <= resize(sub_cast_6, 41) - resize(sub_cast_7, 41);
  a1sum2 <= (39 => '0', OTHERS => '1') WHEN sub_temp_3(40) = '0' AND sub_temp_3(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_3(40) = '1' AND sub_temp_3(39) /= '1'
      ELSE (sub_temp_3(39 DOWNTO 0));

  b1multypeconvert2 <= resize(b1mul2, 40);

  add_cast_4 <= b1multypeconvert2;
  add_cast_5 <= resize(b2mul2, 40);
  add_temp_2 <= resize(add_cast_4, 41) + resize(add_cast_5, 41);
  b2sum2 <= (39 => '0', OTHERS => '1') WHEN add_temp_2(40) = '0' AND add_temp_2(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_2(40) = '1' AND add_temp_2(39) /= '1'
      ELSE (add_temp_2(39 DOWNTO 0));

  add_cast_6 <= b2sum2;
  add_cast_7 <= resize(b3mul2, 40);
  add_temp_3 <= resize(add_cast_6, 41) + resize(add_cast_7, 41);
  b1sum2 <= (39 => '0', OTHERS => '1') WHEN add_temp_3(40) = '0' AND add_temp_3(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_3(40) = '1' AND add_temp_3(39) /= '1'
      ELSE (add_temp_3(39 DOWNTO 0));

  section_result2 <= (15 => '0', OTHERS => '1') WHEN b1sum2(39) = '0' AND b1sum2(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum2(39) = '1' AND b1sum2(38 DOWNTO 33) /= "111111"
      ELSE (b1sum2(33 DOWNTO 18));

  mul_temp_2 <= section_result2 * scaleconst3;
  scale3 <= mul_temp_2(31 DOWNTO 16);

  --   ------------------ Section 3 ------------------

  typeconvert3 <= (15 => '0', OTHERS => '1') WHEN a1sum3(39) = '0' AND a1sum3(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum3(39) = '1' AND a1sum3(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum3(29 DOWNTO 14));

  delay_process_section3 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section3(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section3(0) <= typeconvert3;
        delay_section3(1) <= delay_section3(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section3;


  inputconv3 <= scale3;

  a2mul3 <= delay_section3(0) * coeff_a2_section3;

  a3mul3 <= delay_section3(1) * coeff_a3_section3;

  b1mul3 <= resize(typeconvert3 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul3 <= resize(delay_section3(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul3 <= resize(delay_section3(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_8 <= resize(inputconv3 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_9 <= resize(a2mul3, 40);
  sub_temp_4 <= resize(sub_cast_8, 41) - resize(sub_cast_9, 41);
  a2sum3 <= (39 => '0', OTHERS => '1') WHEN sub_temp_4(40) = '0' AND sub_temp_4(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_4(40) = '1' AND sub_temp_4(39) /= '1'
      ELSE (sub_temp_4(39 DOWNTO 0));

  sub_cast_10 <= a2sum3;
  sub_cast_11 <= resize(a3mul3, 40);
  sub_temp_5 <= resize(sub_cast_10, 41) - resize(sub_cast_11, 41);
  a1sum3 <= (39 => '0', OTHERS => '1') WHEN sub_temp_5(40) = '0' AND sub_temp_5(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_5(40) = '1' AND sub_temp_5(39) /= '1'
      ELSE (sub_temp_5(39 DOWNTO 0));

  b1multypeconvert3 <= resize(b1mul3, 40);

  add_cast_8 <= b1multypeconvert3;
  add_cast_9 <= resize(b2mul3, 40);
  add_temp_4 <= resize(add_cast_8, 41) + resize(add_cast_9, 41);
  b2sum3 <= (39 => '0', OTHERS => '1') WHEN add_temp_4(40) = '0' AND add_temp_4(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_4(40) = '1' AND add_temp_4(39) /= '1'
      ELSE (add_temp_4(39 DOWNTO 0));

  add_cast_10 <= b2sum3;
  add_cast_11 <= resize(b3mul3, 40);
  add_temp_5 <= resize(add_cast_10, 41) + resize(add_cast_11, 41);
  b1sum3 <= (39 => '0', OTHERS => '1') WHEN add_temp_5(40) = '0' AND add_temp_5(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_5(40) = '1' AND add_temp_5(39) /= '1'
      ELSE (add_temp_5(39 DOWNTO 0));

  section_result3 <= (15 => '0', OTHERS => '1') WHEN b1sum3(39) = '0' AND b1sum3(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum3(39) = '1' AND b1sum3(38 DOWNTO 33) /= "111111"
      ELSE (b1sum3(33 DOWNTO 18));

  mul_temp_3 <= section_result3 * scaleconst4;
  scale4 <= mul_temp_3(31 DOWNTO 16);

  --   ------------------ Section 4 ------------------

  typeconvert4 <= (15 => '0', OTHERS => '1') WHEN a1sum4(39) = '0' AND a1sum4(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum4(39) = '1' AND a1sum4(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum4(29 DOWNTO 14));

  delay_process_section4 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section4(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section4(0) <= typeconvert4;
        delay_section4(1) <= delay_section4(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section4;


  inputconv4 <= scale4;

  a2mul4 <= delay_section4(0) * coeff_a2_section4;

  a3mul4 <= delay_section4(1) * coeff_a3_section4;

  b1mul4 <= resize(typeconvert4 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul4 <= resize(delay_section4(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul4 <= resize(delay_section4(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_12 <= resize(inputconv4 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_13 <= resize(a2mul4, 40);
  sub_temp_6 <= resize(sub_cast_12, 41) - resize(sub_cast_13, 41);
  a2sum4 <= (39 => '0', OTHERS => '1') WHEN sub_temp_6(40) = '0' AND sub_temp_6(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_6(40) = '1' AND sub_temp_6(39) /= '1'
      ELSE (sub_temp_6(39 DOWNTO 0));

  sub_cast_14 <= a2sum4;
  sub_cast_15 <= resize(a3mul4, 40);
  sub_temp_7 <= resize(sub_cast_14, 41) - resize(sub_cast_15, 41);
  a1sum4 <= (39 => '0', OTHERS => '1') WHEN sub_temp_7(40) = '0' AND sub_temp_7(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_7(40) = '1' AND sub_temp_7(39) /= '1'
      ELSE (sub_temp_7(39 DOWNTO 0));

  b1multypeconvert4 <= resize(b1mul4, 40);

  add_cast_12 <= b1multypeconvert4;
  add_cast_13 <= resize(b2mul4, 40);
  add_temp_6 <= resize(add_cast_12, 41) + resize(add_cast_13, 41);
  b2sum4 <= (39 => '0', OTHERS => '1') WHEN add_temp_6(40) = '0' AND add_temp_6(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_6(40) = '1' AND add_temp_6(39) /= '1'
      ELSE (add_temp_6(39 DOWNTO 0));

  add_cast_14 <= b2sum4;
  add_cast_15 <= resize(b3mul4, 40);
  add_temp_7 <= resize(add_cast_14, 41) + resize(add_cast_15, 41);
  b1sum4 <= (39 => '0', OTHERS => '1') WHEN add_temp_7(40) = '0' AND add_temp_7(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_7(40) = '1' AND add_temp_7(39) /= '1'
      ELSE (add_temp_7(39 DOWNTO 0));

  section_result4 <= (15 => '0', OTHERS => '1') WHEN b1sum4(39) = '0' AND b1sum4(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum4(39) = '1' AND b1sum4(38 DOWNTO 33) /= "111111"
      ELSE (b1sum4(33 DOWNTO 18));

  scale5 <= resize(section_result4(15 DOWNTO 13), 16);

  --   ------------------ Section 5 ------------------

  typeconvert5 <= (15 => '0', OTHERS => '1') WHEN a1sum5(39) = '0' AND a1sum5(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum5(39) = '1' AND a1sum5(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum5(29 DOWNTO 14));

  delay_process_section5 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section5(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section5(0) <= typeconvert5;
        delay_section5(1) <= delay_section5(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section5;


  inputconv5 <= scale5;

  a2mul5 <= delay_section5(0) * coeff_a2_section5;

  a3mul5 <= delay_section5(1) * coeff_a3_section5;

  b1mul5 <= resize(typeconvert5 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul5 <= resize(delay_section5(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul5 <= resize(delay_section5(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_16 <= resize(inputconv5 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_17 <= resize(a2mul5, 40);
  sub_temp_8 <= resize(sub_cast_16, 41) - resize(sub_cast_17, 41);
  a2sum5 <= (39 => '0', OTHERS => '1') WHEN sub_temp_8(40) = '0' AND sub_temp_8(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_8(40) = '1' AND sub_temp_8(39) /= '1'
      ELSE (sub_temp_8(39 DOWNTO 0));

  sub_cast_18 <= a2sum5;
  sub_cast_19 <= resize(a3mul5, 40);
  sub_temp_9 <= resize(sub_cast_18, 41) - resize(sub_cast_19, 41);
  a1sum5 <= (39 => '0', OTHERS => '1') WHEN sub_temp_9(40) = '0' AND sub_temp_9(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_9(40) = '1' AND sub_temp_9(39) /= '1'
      ELSE (sub_temp_9(39 DOWNTO 0));

  b1multypeconvert5 <= resize(b1mul5, 40);

  add_cast_16 <= b1multypeconvert5;
  add_cast_17 <= resize(b2mul5, 40);
  add_temp_8 <= resize(add_cast_16, 41) + resize(add_cast_17, 41);
  b2sum5 <= (39 => '0', OTHERS => '1') WHEN add_temp_8(40) = '0' AND add_temp_8(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_8(40) = '1' AND add_temp_8(39) /= '1'
      ELSE (add_temp_8(39 DOWNTO 0));

  add_cast_18 <= b2sum5;
  add_cast_19 <= resize(b3mul5, 40);
  add_temp_9 <= resize(add_cast_18, 41) + resize(add_cast_19, 41);
  b1sum5 <= (39 => '0', OTHERS => '1') WHEN add_temp_9(40) = '0' AND add_temp_9(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_9(40) = '1' AND add_temp_9(39) /= '1'
      ELSE (add_temp_9(39 DOWNTO 0));

  section_result5 <= (15 => '0', OTHERS => '1') WHEN b1sum5(39) = '0' AND b1sum5(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum5(39) = '1' AND b1sum5(38 DOWNTO 33) /= "111111"
      ELSE (b1sum5(33 DOWNTO 18));

  mul_temp_4 <= section_result5 * scaleconst6;
  scale6 <= mul_temp_4(31 DOWNTO 16);

  --   ------------------ Section 6 ------------------

  typeconvert6 <= (15 => '0', OTHERS => '1') WHEN a1sum6(39) = '0' AND a1sum6(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum6(39) = '1' AND a1sum6(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum6(29 DOWNTO 14));

  delay_process_section6 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section6(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section6(0) <= typeconvert6;
        delay_section6(1) <= delay_section6(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section6;


  inputconv6 <= scale6;

  a2mul6 <= delay_section6(0) * coeff_a2_section6;

  a3mul6 <= delay_section6(1) * coeff_a3_section6;

  b1mul6 <= resize(typeconvert6 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul6 <= resize(delay_section6(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul6 <= resize(delay_section6(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_20 <= resize(inputconv6 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_21 <= resize(a2mul6, 40);
  sub_temp_10 <= resize(sub_cast_20, 41) - resize(sub_cast_21, 41);
  a2sum6 <= (39 => '0', OTHERS => '1') WHEN sub_temp_10(40) = '0' AND sub_temp_10(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_10(40) = '1' AND sub_temp_10(39) /= '1'
      ELSE (sub_temp_10(39 DOWNTO 0));

  sub_cast_22 <= a2sum6;
  sub_cast_23 <= resize(a3mul6, 40);
  sub_temp_11 <= resize(sub_cast_22, 41) - resize(sub_cast_23, 41);
  a1sum6 <= (39 => '0', OTHERS => '1') WHEN sub_temp_11(40) = '0' AND sub_temp_11(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_11(40) = '1' AND sub_temp_11(39) /= '1'
      ELSE (sub_temp_11(39 DOWNTO 0));

  b1multypeconvert6 <= resize(b1mul6, 40);

  add_cast_20 <= b1multypeconvert6;
  add_cast_21 <= resize(b2mul6, 40);
  add_temp_10 <= resize(add_cast_20, 41) + resize(add_cast_21, 41);
  b2sum6 <= (39 => '0', OTHERS => '1') WHEN add_temp_10(40) = '0' AND add_temp_10(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_10(40) = '1' AND add_temp_10(39) /= '1'
      ELSE (add_temp_10(39 DOWNTO 0));

  add_cast_22 <= b2sum6;
  add_cast_23 <= resize(b3mul6, 40);
  add_temp_11 <= resize(add_cast_22, 41) + resize(add_cast_23, 41);
  b1sum6 <= (39 => '0', OTHERS => '1') WHEN add_temp_11(40) = '0' AND add_temp_11(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_11(40) = '1' AND add_temp_11(39) /= '1'
      ELSE (add_temp_11(39 DOWNTO 0));

  section_result6 <= (15 => '0', OTHERS => '1') WHEN b1sum6(39) = '0' AND b1sum6(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum6(39) = '1' AND b1sum6(38 DOWNTO 33) /= "111111"
      ELSE (b1sum6(33 DOWNTO 18));

  mul_temp_5 <= section_result6 * scaleconst7;
  scale7 <= mul_temp_5(31 DOWNTO 16);

  --   ------------------ Section 7 ------------------

  typeconvert7 <= (15 => '0', OTHERS => '1') WHEN a1sum7(39) = '0' AND a1sum7(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum7(39) = '1' AND a1sum7(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum7(29 DOWNTO 14));

  delay_process_section7 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section7(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section7(0) <= typeconvert7;
        delay_section7(1) <= delay_section7(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section7;


  inputconv7 <= scale7;

  a2mul7 <= delay_section7(0) * coeff_a2_section7;

  a3mul7 <= delay_section7(1) * coeff_a3_section7;

  b1mul7 <= resize(typeconvert7 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul7 <= resize(delay_section7(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul7 <= resize(delay_section7(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_24 <= resize(inputconv7 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_25 <= resize(a2mul7, 40);
  sub_temp_12 <= resize(sub_cast_24, 41) - resize(sub_cast_25, 41);
  a2sum7 <= (39 => '0', OTHERS => '1') WHEN sub_temp_12(40) = '0' AND sub_temp_12(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_12(40) = '1' AND sub_temp_12(39) /= '1'
      ELSE (sub_temp_12(39 DOWNTO 0));

  sub_cast_26 <= a2sum7;
  sub_cast_27 <= resize(a3mul7, 40);
  sub_temp_13 <= resize(sub_cast_26, 41) - resize(sub_cast_27, 41);
  a1sum7 <= (39 => '0', OTHERS => '1') WHEN sub_temp_13(40) = '0' AND sub_temp_13(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_13(40) = '1' AND sub_temp_13(39) /= '1'
      ELSE (sub_temp_13(39 DOWNTO 0));

  b1multypeconvert7 <= resize(b1mul7, 40);

  add_cast_24 <= b1multypeconvert7;
  add_cast_25 <= resize(b2mul7, 40);
  add_temp_12 <= resize(add_cast_24, 41) + resize(add_cast_25, 41);
  b2sum7 <= (39 => '0', OTHERS => '1') WHEN add_temp_12(40) = '0' AND add_temp_12(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_12(40) = '1' AND add_temp_12(39) /= '1'
      ELSE (add_temp_12(39 DOWNTO 0));

  add_cast_26 <= b2sum7;
  add_cast_27 <= resize(b3mul7, 40);
  add_temp_13 <= resize(add_cast_26, 41) + resize(add_cast_27, 41);
  b1sum7 <= (39 => '0', OTHERS => '1') WHEN add_temp_13(40) = '0' AND add_temp_13(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_13(40) = '1' AND add_temp_13(39) /= '1'
      ELSE (add_temp_13(39 DOWNTO 0));

  section_result7 <= (15 => '0', OTHERS => '1') WHEN b1sum7(39) = '0' AND b1sum7(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum7(39) = '1' AND b1sum7(38 DOWNTO 33) /= "111111"
      ELSE (b1sum7(33 DOWNTO 18));

  mul_temp_6 <= section_result7 * scaleconst8;
  scale8 <= mul_temp_6(31 DOWNTO 16);

  --   ------------------ Section 8 ------------------

  typeconvert8 <= (15 => '0', OTHERS => '1') WHEN a1sum8(39) = '0' AND a1sum8(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum8(39) = '1' AND a1sum8(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum8(29 DOWNTO 14));

  delay_process_section8 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section8(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section8(0) <= typeconvert8;
        delay_section8(1) <= delay_section8(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section8;


  inputconv8 <= scale8;

  a2mul8 <= delay_section8(0) * coeff_a2_section8;

  a3mul8 <= delay_section8(1) * coeff_a3_section8;

  b1mul8 <= resize(typeconvert8 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul8 <= resize(delay_section8(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul8 <= resize(delay_section8(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_28 <= resize(inputconv8 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_29 <= resize(a2mul8, 40);
  sub_temp_14 <= resize(sub_cast_28, 41) - resize(sub_cast_29, 41);
  a2sum8 <= (39 => '0', OTHERS => '1') WHEN sub_temp_14(40) = '0' AND sub_temp_14(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_14(40) = '1' AND sub_temp_14(39) /= '1'
      ELSE (sub_temp_14(39 DOWNTO 0));

  sub_cast_30 <= a2sum8;
  sub_cast_31 <= resize(a3mul8, 40);
  sub_temp_15 <= resize(sub_cast_30, 41) - resize(sub_cast_31, 41);
  a1sum8 <= (39 => '0', OTHERS => '1') WHEN sub_temp_15(40) = '0' AND sub_temp_15(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_15(40) = '1' AND sub_temp_15(39) /= '1'
      ELSE (sub_temp_15(39 DOWNTO 0));

  b1multypeconvert8 <= resize(b1mul8, 40);

  add_cast_28 <= b1multypeconvert8;
  add_cast_29 <= resize(b2mul8, 40);
  add_temp_14 <= resize(add_cast_28, 41) + resize(add_cast_29, 41);
  b2sum8 <= (39 => '0', OTHERS => '1') WHEN add_temp_14(40) = '0' AND add_temp_14(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_14(40) = '1' AND add_temp_14(39) /= '1'
      ELSE (add_temp_14(39 DOWNTO 0));

  add_cast_30 <= b2sum8;
  add_cast_31 <= resize(b3mul8, 40);
  add_temp_15 <= resize(add_cast_30, 41) + resize(add_cast_31, 41);
  b1sum8 <= (39 => '0', OTHERS => '1') WHEN add_temp_15(40) = '0' AND add_temp_15(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_15(40) = '1' AND add_temp_15(39) /= '1'
      ELSE (add_temp_15(39 DOWNTO 0));

  section_result8 <= (15 => '0', OTHERS => '1') WHEN b1sum8(39) = '0' AND b1sum8(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum8(39) = '1' AND b1sum8(38 DOWNTO 33) /= "111111"
      ELSE (b1sum8(33 DOWNTO 18));

  mul_temp_7 <= section_result8 * scaleconst9;
  scale9 <= mul_temp_7(31 DOWNTO 16);

  --   ------------------ Section 9 ------------------

  typeconvert9 <= (15 => '0', OTHERS => '1') WHEN a1sum9(39) = '0' AND a1sum9(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum9(39) = '1' AND a1sum9(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum9(29 DOWNTO 14));

  delay_process_section9 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section9(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section9(0) <= typeconvert9;
        delay_section9(1) <= delay_section9(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section9;


  inputconv9 <= scale9;

  a2mul9 <= delay_section9(0) * coeff_a2_section9;

  a3mul9 <= delay_section9(1) * coeff_a3_section9;

  b1mul9 <= resize(typeconvert9 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul9 <= resize(delay_section9(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul9 <= resize(delay_section9(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_32 <= resize(inputconv9 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_33 <= resize(a2mul9, 40);
  sub_temp_16 <= resize(sub_cast_32, 41) - resize(sub_cast_33, 41);
  a2sum9 <= (39 => '0', OTHERS => '1') WHEN sub_temp_16(40) = '0' AND sub_temp_16(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_16(40) = '1' AND sub_temp_16(39) /= '1'
      ELSE (sub_temp_16(39 DOWNTO 0));

  sub_cast_34 <= a2sum9;
  sub_cast_35 <= resize(a3mul9, 40);
  sub_temp_17 <= resize(sub_cast_34, 41) - resize(sub_cast_35, 41);
  a1sum9 <= (39 => '0', OTHERS => '1') WHEN sub_temp_17(40) = '0' AND sub_temp_17(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_17(40) = '1' AND sub_temp_17(39) /= '1'
      ELSE (sub_temp_17(39 DOWNTO 0));

  b1multypeconvert9 <= resize(b1mul9, 40);

  add_cast_32 <= b1multypeconvert9;
  add_cast_33 <= resize(b2mul9, 40);
  add_temp_16 <= resize(add_cast_32, 41) + resize(add_cast_33, 41);
  b2sum9 <= (39 => '0', OTHERS => '1') WHEN add_temp_16(40) = '0' AND add_temp_16(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_16(40) = '1' AND add_temp_16(39) /= '1'
      ELSE (add_temp_16(39 DOWNTO 0));

  add_cast_34 <= b2sum9;
  add_cast_35 <= resize(b3mul9, 40);
  add_temp_17 <= resize(add_cast_34, 41) + resize(add_cast_35, 41);
  b1sum9 <= (39 => '0', OTHERS => '1') WHEN add_temp_17(40) = '0' AND add_temp_17(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_17(40) = '1' AND add_temp_17(39) /= '1'
      ELSE (add_temp_17(39 DOWNTO 0));

  section_result9 <= (15 => '0', OTHERS => '1') WHEN b1sum9(39) = '0' AND b1sum9(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum9(39) = '1' AND b1sum9(38 DOWNTO 33) /= "111111"
      ELSE (b1sum9(33 DOWNTO 18));

  mul_temp_8 <= section_result9 * scaleconst10;
  scale10 <= mul_temp_8(31 DOWNTO 16);

  --   ------------------ Section 10 ------------------

  typeconvert10 <= (15 => '0', OTHERS => '1') WHEN a1sum10(39) = '0' AND a1sum10(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum10(39) = '1' AND a1sum10(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum10(29 DOWNTO 14));

  delay_process_section10 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section10(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section10(0) <= typeconvert10;
        delay_section10(1) <= delay_section10(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section10;


  inputconv10 <= scale10;

  a2mul10 <= delay_section10(0) * coeff_a2_section10;

  a3mul10 <= delay_section10(1) * coeff_a3_section10;

  b1mul10 <= resize(typeconvert10 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul10 <= resize(delay_section10(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul10 <= resize(delay_section10(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_36 <= resize(inputconv10 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_37 <= resize(a2mul10, 40);
  sub_temp_18 <= resize(sub_cast_36, 41) - resize(sub_cast_37, 41);
  a2sum10 <= (39 => '0', OTHERS => '1') WHEN sub_temp_18(40) = '0' AND sub_temp_18(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_18(40) = '1' AND sub_temp_18(39) /= '1'
      ELSE (sub_temp_18(39 DOWNTO 0));

  sub_cast_38 <= a2sum10;
  sub_cast_39 <= resize(a3mul10, 40);
  sub_temp_19 <= resize(sub_cast_38, 41) - resize(sub_cast_39, 41);
  a1sum10 <= (39 => '0', OTHERS => '1') WHEN sub_temp_19(40) = '0' AND sub_temp_19(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_19(40) = '1' AND sub_temp_19(39) /= '1'
      ELSE (sub_temp_19(39 DOWNTO 0));

  b1multypeconvert10 <= resize(b1mul10, 40);

  add_cast_36 <= b1multypeconvert10;
  add_cast_37 <= resize(b2mul10, 40);
  add_temp_18 <= resize(add_cast_36, 41) + resize(add_cast_37, 41);
  b2sum10 <= (39 => '0', OTHERS => '1') WHEN add_temp_18(40) = '0' AND add_temp_18(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_18(40) = '1' AND add_temp_18(39) /= '1'
      ELSE (add_temp_18(39 DOWNTO 0));

  add_cast_38 <= b2sum10;
  add_cast_39 <= resize(b3mul10, 40);
  add_temp_19 <= resize(add_cast_38, 41) + resize(add_cast_39, 41);
  b1sum10 <= (39 => '0', OTHERS => '1') WHEN add_temp_19(40) = '0' AND add_temp_19(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_19(40) = '1' AND add_temp_19(39) /= '1'
      ELSE (add_temp_19(39 DOWNTO 0));

  section_result10 <= (15 => '0', OTHERS => '1') WHEN b1sum10(39) = '0' AND b1sum10(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum10(39) = '1' AND b1sum10(38 DOWNTO 33) /= "111111"
      ELSE (b1sum10(33 DOWNTO 18));

  mul_temp_9 <= section_result10 * scaleconst11;
  scale11 <= mul_temp_9(31 DOWNTO 16);

  --   ------------------ Section 11 ------------------

  typeconvert11 <= (15 => '0', OTHERS => '1') WHEN a1sum11(39) = '0' AND a1sum11(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum11(39) = '1' AND a1sum11(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum11(29 DOWNTO 14));

  delay_process_section11 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section11(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section11(0) <= typeconvert11;
        delay_section11(1) <= delay_section11(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section11;


  inputconv11 <= scale11;

  a2mul11 <= delay_section11(0) * coeff_a2_section11;

  a3mul11 <= delay_section11(1) * coeff_a3_section11;

  b1mul11 <= resize(typeconvert11 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul11 <= resize(delay_section11(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul11 <= resize(delay_section11(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_40 <= resize(inputconv11 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_41 <= resize(a2mul11, 40);
  sub_temp_20 <= resize(sub_cast_40, 41) - resize(sub_cast_41, 41);
  a2sum11 <= (39 => '0', OTHERS => '1') WHEN sub_temp_20(40) = '0' AND sub_temp_20(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_20(40) = '1' AND sub_temp_20(39) /= '1'
      ELSE (sub_temp_20(39 DOWNTO 0));

  sub_cast_42 <= a2sum11;
  sub_cast_43 <= resize(a3mul11, 40);
  sub_temp_21 <= resize(sub_cast_42, 41) - resize(sub_cast_43, 41);
  a1sum11 <= (39 => '0', OTHERS => '1') WHEN sub_temp_21(40) = '0' AND sub_temp_21(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_21(40) = '1' AND sub_temp_21(39) /= '1'
      ELSE (sub_temp_21(39 DOWNTO 0));

  b1multypeconvert11 <= resize(b1mul11, 40);

  add_cast_40 <= b1multypeconvert11;
  add_cast_41 <= resize(b2mul11, 40);
  add_temp_20 <= resize(add_cast_40, 41) + resize(add_cast_41, 41);
  b2sum11 <= (39 => '0', OTHERS => '1') WHEN add_temp_20(40) = '0' AND add_temp_20(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_20(40) = '1' AND add_temp_20(39) /= '1'
      ELSE (add_temp_20(39 DOWNTO 0));

  add_cast_42 <= b2sum11;
  add_cast_43 <= resize(b3mul11, 40);
  add_temp_21 <= resize(add_cast_42, 41) + resize(add_cast_43, 41);
  b1sum11 <= (39 => '0', OTHERS => '1') WHEN add_temp_21(40) = '0' AND add_temp_21(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_21(40) = '1' AND add_temp_21(39) /= '1'
      ELSE (add_temp_21(39 DOWNTO 0));

  section_result11 <= (15 => '0', OTHERS => '1') WHEN b1sum11(39) = '0' AND b1sum11(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum11(39) = '1' AND b1sum11(38 DOWNTO 33) /= "111111"
      ELSE (b1sum11(33 DOWNTO 18));

  mul_temp_10 <= section_result11 * scaleconst12;
  scale12 <= mul_temp_10(31 DOWNTO 16);

  --   ------------------ Section 12 ------------------

  typeconvert12 <= (15 => '0', OTHERS => '1') WHEN a1sum12(39) = '0' AND a1sum12(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum12(39) = '1' AND a1sum12(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum12(29 DOWNTO 14));

  delay_process_section12 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section12(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section12(0) <= typeconvert12;
        delay_section12(1) <= delay_section12(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section12;


  inputconv12 <= scale12;

  a2mul12 <= delay_section12(0) * coeff_a2_section12;

  a3mul12 <= delay_section12(1) * coeff_a3_section12;

  b1mul12 <= resize(typeconvert12 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul12 <= resize(delay_section12(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul12 <= resize(delay_section12(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_44 <= resize(inputconv12 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_45 <= resize(a2mul12, 40);
  sub_temp_22 <= resize(sub_cast_44, 41) - resize(sub_cast_45, 41);
  a2sum12 <= (39 => '0', OTHERS => '1') WHEN sub_temp_22(40) = '0' AND sub_temp_22(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_22(40) = '1' AND sub_temp_22(39) /= '1'
      ELSE (sub_temp_22(39 DOWNTO 0));

  sub_cast_46 <= a2sum12;
  sub_cast_47 <= resize(a3mul12, 40);
  sub_temp_23 <= resize(sub_cast_46, 41) - resize(sub_cast_47, 41);
  a1sum12 <= (39 => '0', OTHERS => '1') WHEN sub_temp_23(40) = '0' AND sub_temp_23(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_23(40) = '1' AND sub_temp_23(39) /= '1'
      ELSE (sub_temp_23(39 DOWNTO 0));

  b1multypeconvert12 <= resize(b1mul12, 40);

  add_cast_44 <= b1multypeconvert12;
  add_cast_45 <= resize(b2mul12, 40);
  add_temp_22 <= resize(add_cast_44, 41) + resize(add_cast_45, 41);
  b2sum12 <= (39 => '0', OTHERS => '1') WHEN add_temp_22(40) = '0' AND add_temp_22(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_22(40) = '1' AND add_temp_22(39) /= '1'
      ELSE (add_temp_22(39 DOWNTO 0));

  add_cast_46 <= b2sum12;
  add_cast_47 <= resize(b3mul12, 40);
  add_temp_23 <= resize(add_cast_46, 41) + resize(add_cast_47, 41);
  b1sum12 <= (39 => '0', OTHERS => '1') WHEN add_temp_23(40) = '0' AND add_temp_23(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_23(40) = '1' AND add_temp_23(39) /= '1'
      ELSE (add_temp_23(39 DOWNTO 0));

  section_result12 <= (15 => '0', OTHERS => '1') WHEN b1sum12(39) = '0' AND b1sum12(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum12(39) = '1' AND b1sum12(38 DOWNTO 33) /= "111111"
      ELSE (b1sum12(33 DOWNTO 18));

  mul_temp_11 <= section_result12 * scaleconst13;
  scale13 <= mul_temp_11(31 DOWNTO 16);

  --   ------------------ Section 13 ------------------

  typeconvert13 <= (15 => '0', OTHERS => '1') WHEN a1sum13(39) = '0' AND a1sum13(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum13(39) = '1' AND a1sum13(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum13(29 DOWNTO 14));

  delay_process_section13 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section13(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section13(0) <= typeconvert13;
        delay_section13(1) <= delay_section13(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section13;


  inputconv13 <= scale13;

  a2mul13 <= delay_section13(0) * coeff_a2_section13;

  a3mul13 <= delay_section13(1) * coeff_a3_section13;

  b1mul13 <= resize(typeconvert13 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul13 <= resize(delay_section13(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul13 <= resize(delay_section13(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_48 <= resize(inputconv13 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_49 <= resize(a2mul13, 40);
  sub_temp_24 <= resize(sub_cast_48, 41) - resize(sub_cast_49, 41);
  a2sum13 <= (39 => '0', OTHERS => '1') WHEN sub_temp_24(40) = '0' AND sub_temp_24(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_24(40) = '1' AND sub_temp_24(39) /= '1'
      ELSE (sub_temp_24(39 DOWNTO 0));

  sub_cast_50 <= a2sum13;
  sub_cast_51 <= resize(a3mul13, 40);
  sub_temp_25 <= resize(sub_cast_50, 41) - resize(sub_cast_51, 41);
  a1sum13 <= (39 => '0', OTHERS => '1') WHEN sub_temp_25(40) = '0' AND sub_temp_25(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_25(40) = '1' AND sub_temp_25(39) /= '1'
      ELSE (sub_temp_25(39 DOWNTO 0));

  b1multypeconvert13 <= resize(b1mul13, 40);

  add_cast_48 <= b1multypeconvert13;
  add_cast_49 <= resize(b2mul13, 40);
  add_temp_24 <= resize(add_cast_48, 41) + resize(add_cast_49, 41);
  b2sum13 <= (39 => '0', OTHERS => '1') WHEN add_temp_24(40) = '0' AND add_temp_24(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_24(40) = '1' AND add_temp_24(39) /= '1'
      ELSE (add_temp_24(39 DOWNTO 0));

  add_cast_50 <= b2sum13;
  add_cast_51 <= resize(b3mul13, 40);
  add_temp_25 <= resize(add_cast_50, 41) + resize(add_cast_51, 41);
  b1sum13 <= (39 => '0', OTHERS => '1') WHEN add_temp_25(40) = '0' AND add_temp_25(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_25(40) = '1' AND add_temp_25(39) /= '1'
      ELSE (add_temp_25(39 DOWNTO 0));

  section_result13 <= (15 => '0', OTHERS => '1') WHEN b1sum13(39) = '0' AND b1sum13(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum13(39) = '1' AND b1sum13(38 DOWNTO 33) /= "111111"
      ELSE (b1sum13(33 DOWNTO 18));

  mul_temp_12 <= section_result13 * scaleconst14;
  scale14 <= mul_temp_12(31 DOWNTO 16);

  --   ------------------ Section 14 (First Order) ------------------

  a1sumtypeconvert14 <= (15 => '0', OTHERS => '1') WHEN a1sum14(39) = '0' AND a1sum14(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum14(39) = '1' AND a1sum14(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum14(29 DOWNTO 14));

  delay_process_section14 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section14 <= (OTHERS => '0');
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section14 <= a1sumtypeconvert14;
      END IF;
    END IF; 
  END PROCESS delay_process_section14;

  inputconv14 <= resize(scale14 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);

  a2mul14 <= delay_section14 * coeff_a2_section14;

  b1mul14 <= resize(a1sumtypeconvert14 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul14 <= resize(delay_section14 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_52 <= inputconv14;
  sub_cast_53 <= resize(a2mul14, 40);
  sub_temp_26 <= resize(sub_cast_52, 41) - resize(sub_cast_53, 41);
  a1sum14 <= (39 => '0', OTHERS => '1') WHEN sub_temp_26(40) = '0' AND sub_temp_26(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_26(40) = '1' AND sub_temp_26(39) /= '1'
      ELSE (sub_temp_26(39 DOWNTO 0));

  b1multypeconvert14 <= resize(b1mul14, 40);

  add_cast_52 <= b1multypeconvert14;
  add_cast_53 <= resize(b2mul14, 40);
  add_temp_26 <= resize(add_cast_52, 41) + resize(add_cast_53, 41);
  b1sum14 <= (39 => '0', OTHERS => '1') WHEN add_temp_26(40) = '0' AND add_temp_26(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_26(40) = '1' AND add_temp_26(39) /= '1'
      ELSE (add_temp_26(39 DOWNTO 0));

  section_result14 <= (15 => '0', OTHERS => '1') WHEN b1sum14(39) = '0' AND b1sum14(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum14(39) = '1' AND b1sum14(38 DOWNTO 33) /= "111111"
      ELSE (b1sum14(33 DOWNTO 18));

  mul_temp_13 <= section_result14 * scaleconst15;
  scale15 <= mul_temp_13(31 DOWNTO 16);

  --   ------------------ Section 15 ------------------

  typeconvert15 <= (15 => '0', OTHERS => '1') WHEN a1sum15(39) = '0' AND a1sum15(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum15(39) = '1' AND a1sum15(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum15(29 DOWNTO 14));

  delay_process_section15 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section15(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section15(0) <= typeconvert15;
        delay_section15(1) <= delay_section15(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section15;


  inputconv15 <= scale15;

  a2mul15 <= delay_section15(0) * coeff_a2_section15;

  a3mul15 <= delay_section15(1) * coeff_a3_section15;

  b1mul15 <= resize(typeconvert15 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul15 <= resize(delay_section15(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul15 <= resize(delay_section15(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_54 <= resize(inputconv15 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_55 <= resize(a2mul15, 40);
  sub_temp_27 <= resize(sub_cast_54, 41) - resize(sub_cast_55, 41);
  a2sum15 <= (39 => '0', OTHERS => '1') WHEN sub_temp_27(40) = '0' AND sub_temp_27(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_27(40) = '1' AND sub_temp_27(39) /= '1'
      ELSE (sub_temp_27(39 DOWNTO 0));

  sub_cast_56 <= a2sum15;
  sub_cast_57 <= resize(a3mul15, 40);
  sub_temp_28 <= resize(sub_cast_56, 41) - resize(sub_cast_57, 41);
  a1sum15 <= (39 => '0', OTHERS => '1') WHEN sub_temp_28(40) = '0' AND sub_temp_28(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_28(40) = '1' AND sub_temp_28(39) /= '1'
      ELSE (sub_temp_28(39 DOWNTO 0));

  b1multypeconvert15 <= resize(b1mul15, 40);

  add_cast_54 <= b1multypeconvert15;
  add_cast_55 <= resize(b2mul15, 40);
  add_temp_27 <= resize(add_cast_54, 41) + resize(add_cast_55, 41);
  b2sum15 <= (39 => '0', OTHERS => '1') WHEN add_temp_27(40) = '0' AND add_temp_27(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_27(40) = '1' AND add_temp_27(39) /= '1'
      ELSE (add_temp_27(39 DOWNTO 0));

  add_cast_56 <= b2sum15;
  add_cast_57 <= resize(b3mul15, 40);
  add_temp_28 <= resize(add_cast_56, 41) + resize(add_cast_57, 41);
  b1sum15 <= (39 => '0', OTHERS => '1') WHEN add_temp_28(40) = '0' AND add_temp_28(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_28(40) = '1' AND add_temp_28(39) /= '1'
      ELSE (add_temp_28(39 DOWNTO 0));

  section_result15 <= (15 => '0', OTHERS => '1') WHEN b1sum15(39) = '0' AND b1sum15(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum15(39) = '1' AND b1sum15(38 DOWNTO 33) /= "111111"
      ELSE (b1sum15(33 DOWNTO 18));

  mul_temp_14 <= section_result15 * scaleconst16;
  scale16 <= mul_temp_14(31 DOWNTO 16);

  --   ------------------ Section 16 ------------------

  typeconvert16 <= (15 => '0', OTHERS => '1') WHEN a1sum16(39) = '0' AND a1sum16(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum16(39) = '1' AND a1sum16(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum16(29 DOWNTO 14));

  delay_process_section16 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section16(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section16(0) <= typeconvert16;
        delay_section16(1) <= delay_section16(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section16;


  inputconv16 <= scale16;

  a2mul16 <= delay_section16(0) * coeff_a2_section16;

  a3mul16 <= delay_section16(1) * coeff_a3_section16;

  b1mul16 <= resize(typeconvert16 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul16 <= resize(delay_section16(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul16 <= resize(delay_section16(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_58 <= resize(inputconv16 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_59 <= resize(a2mul16, 40);
  sub_temp_29 <= resize(sub_cast_58, 41) - resize(sub_cast_59, 41);
  a2sum16 <= (39 => '0', OTHERS => '1') WHEN sub_temp_29(40) = '0' AND sub_temp_29(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_29(40) = '1' AND sub_temp_29(39) /= '1'
      ELSE (sub_temp_29(39 DOWNTO 0));

  sub_cast_60 <= a2sum16;
  sub_cast_61 <= resize(a3mul16, 40);
  sub_temp_30 <= resize(sub_cast_60, 41) - resize(sub_cast_61, 41);
  a1sum16 <= (39 => '0', OTHERS => '1') WHEN sub_temp_30(40) = '0' AND sub_temp_30(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_30(40) = '1' AND sub_temp_30(39) /= '1'
      ELSE (sub_temp_30(39 DOWNTO 0));

  b1multypeconvert16 <= resize(b1mul16, 40);

  add_cast_58 <= b1multypeconvert16;
  add_cast_59 <= resize(b2mul16, 40);
  add_temp_29 <= resize(add_cast_58, 41) + resize(add_cast_59, 41);
  b2sum16 <= (39 => '0', OTHERS => '1') WHEN add_temp_29(40) = '0' AND add_temp_29(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_29(40) = '1' AND add_temp_29(39) /= '1'
      ELSE (add_temp_29(39 DOWNTO 0));

  add_cast_60 <= b2sum16;
  add_cast_61 <= resize(b3mul16, 40);
  add_temp_30 <= resize(add_cast_60, 41) + resize(add_cast_61, 41);
  b1sum16 <= (39 => '0', OTHERS => '1') WHEN add_temp_30(40) = '0' AND add_temp_30(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_30(40) = '1' AND add_temp_30(39) /= '1'
      ELSE (add_temp_30(39 DOWNTO 0));

  section_result16 <= (15 => '0', OTHERS => '1') WHEN b1sum16(39) = '0' AND b1sum16(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum16(39) = '1' AND b1sum16(38 DOWNTO 33) /= "111111"
      ELSE (b1sum16(33 DOWNTO 18));

  mul_temp_15 <= section_result16 * scaleconst17;
  scale17 <= mul_temp_15(31 DOWNTO 16);

  --   ------------------ Section 17 ------------------

  typeconvert17 <= (15 => '0', OTHERS => '1') WHEN a1sum17(39) = '0' AND a1sum17(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum17(39) = '1' AND a1sum17(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum17(29 DOWNTO 14));

  delay_process_section17 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section17(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section17(0) <= typeconvert17;
        delay_section17(1) <= delay_section17(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section17;


  inputconv17 <= scale17;

  a2mul17 <= delay_section17(0) * coeff_a2_section17;

  a3mul17 <= delay_section17(1) * coeff_a3_section17;

  b1mul17 <= resize(typeconvert17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul17 <= resize(delay_section17(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul17 <= resize(delay_section17(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_62 <= resize(inputconv17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_63 <= resize(a2mul17, 40);
  sub_temp_31 <= resize(sub_cast_62, 41) - resize(sub_cast_63, 41);
  a2sum17 <= (39 => '0', OTHERS => '1') WHEN sub_temp_31(40) = '0' AND sub_temp_31(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_31(40) = '1' AND sub_temp_31(39) /= '1'
      ELSE (sub_temp_31(39 DOWNTO 0));

  sub_cast_64 <= a2sum17;
  sub_cast_65 <= resize(a3mul17, 40);
  sub_temp_32 <= resize(sub_cast_64, 41) - resize(sub_cast_65, 41);
  a1sum17 <= (39 => '0', OTHERS => '1') WHEN sub_temp_32(40) = '0' AND sub_temp_32(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_32(40) = '1' AND sub_temp_32(39) /= '1'
      ELSE (sub_temp_32(39 DOWNTO 0));

  b1multypeconvert17 <= resize(b1mul17, 40);

  add_cast_62 <= b1multypeconvert17;
  add_cast_63 <= resize(b2mul17, 40);
  add_temp_31 <= resize(add_cast_62, 41) + resize(add_cast_63, 41);
  b2sum17 <= (39 => '0', OTHERS => '1') WHEN add_temp_31(40) = '0' AND add_temp_31(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_31(40) = '1' AND add_temp_31(39) /= '1'
      ELSE (add_temp_31(39 DOWNTO 0));

  add_cast_64 <= b2sum17;
  add_cast_65 <= resize(b3mul17, 40);
  add_temp_32 <= resize(add_cast_64, 41) + resize(add_cast_65, 41);
  b1sum17 <= (39 => '0', OTHERS => '1') WHEN add_temp_32(40) = '0' AND add_temp_32(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_32(40) = '1' AND add_temp_32(39) /= '1'
      ELSE (add_temp_32(39 DOWNTO 0));

  section_result17 <= (15 => '0', OTHERS => '1') WHEN b1sum17(39) = '0' AND b1sum17(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum17(39) = '1' AND b1sum17(38 DOWNTO 33) /= "111111"
      ELSE (b1sum17(33 DOWNTO 18));

  mul_temp_16 <= section_result17 * scaleconst18;
  scale18 <= mul_temp_16(31 DOWNTO 16);

  --   ------------------ Section 18 ------------------

  typeconvert18 <= (15 => '0', OTHERS => '1') WHEN a1sum18(39) = '0' AND a1sum18(38 DOWNTO 29) /= "0000000000"
      ELSE (15 => '1', OTHERS => '0') WHEN a1sum18(39) = '1' AND a1sum18(38 DOWNTO 29) /= "1111111111"
      ELSE (a1sum18(29 DOWNTO 14));

  delay_process_section18 : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      delay_section18(0 TO 1) <= (OTHERS => (OTHERS => '0'));
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        delay_section18(0) <= typeconvert18;
        delay_section18(1) <= delay_section18(0);
      END IF;
    END IF; 
  END PROCESS delay_process_section18;


  inputconv18 <= scale18;

  a2mul18 <= delay_section18(0) * coeff_a2_section18;

  a3mul18 <= delay_section18(1) * coeff_a3_section18;

  b1mul18 <= resize(typeconvert18 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b2mul18 <= resize(delay_section18(0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  b3mul18 <= resize(delay_section18(1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  sub_cast_66 <= resize(inputconv18 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 40);
  sub_cast_67 <= resize(a2mul18, 40);
  sub_temp_33 <= resize(sub_cast_66, 41) - resize(sub_cast_67, 41);
  a2sum18 <= (39 => '0', OTHERS => '1') WHEN sub_temp_33(40) = '0' AND sub_temp_33(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_33(40) = '1' AND sub_temp_33(39) /= '1'
      ELSE (sub_temp_33(39 DOWNTO 0));

  sub_cast_68 <= a2sum18;
  sub_cast_69 <= resize(a3mul18, 40);
  sub_temp_34 <= resize(sub_cast_68, 41) - resize(sub_cast_69, 41);
  a1sum18 <= (39 => '0', OTHERS => '1') WHEN sub_temp_34(40) = '0' AND sub_temp_34(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN sub_temp_34(40) = '1' AND sub_temp_34(39) /= '1'
      ELSE (sub_temp_34(39 DOWNTO 0));

  b1multypeconvert18 <= resize(b1mul18, 40);

  add_cast_66 <= b1multypeconvert18;
  add_cast_67 <= resize(b2mul18, 40);
  add_temp_33 <= resize(add_cast_66, 41) + resize(add_cast_67, 41);
  b2sum18 <= (39 => '0', OTHERS => '1') WHEN add_temp_33(40) = '0' AND add_temp_33(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_33(40) = '1' AND add_temp_33(39) /= '1'
      ELSE (add_temp_33(39 DOWNTO 0));

  add_cast_68 <= b2sum18;
  add_cast_69 <= resize(b3mul18, 40);
  add_temp_34 <= resize(add_cast_68, 41) + resize(add_cast_69, 41);
  b1sum18 <= (39 => '0', OTHERS => '1') WHEN add_temp_34(40) = '0' AND add_temp_34(39) /= '0'
      ELSE (39 => '1', OTHERS => '0') WHEN add_temp_34(40) = '1' AND add_temp_34(39) /= '1'
      ELSE (add_temp_34(39 DOWNTO 0));

  section_result18 <= (15 => '0', OTHERS => '1') WHEN b1sum18(39) = '0' AND b1sum18(38 DOWNTO 33) /= "000000"
      ELSE (15 => '1', OTHERS => '0') WHEN b1sum18(39) = '1' AND b1sum18(38 DOWNTO 33) /= "111111"
      ELSE (b1sum18(33 DOWNTO 18));

  mul_temp_17 <= section_result18 * scaleconst19;
  scale19 <= (15 => '0', OTHERS => '1') WHEN mul_temp_17(31) = '0' AND mul_temp_17(30) /= '0'
      ELSE (15 => '1', OTHERS => '0') WHEN mul_temp_17(31) = '1' AND mul_temp_17(30) /= '1'
      ELSE (mul_temp_17(30 DOWNTO 15));

  output_typeconvert <= scale19;

  Output_Register_process : PROCESS (ready, reset_n)
  BEGIN
    IF reset_n = '0' THEN
      output_register <= (OTHERS => '0');
    ELSIF ready'event AND ready = '1' THEN
      IF clk_en = '1' THEN
        output_register <= output_typeconvert;
      END IF;
    END IF; 
  END PROCESS Output_Register_process;

  -- Assignment Statements
  filter_out <= std_logic_vector(output_register);
END rtl;
