{"url": "https://www.ics.uci.edu/~maheshmn/eCACTI/techRep.htm", "content": "<HTML>\n<HEAD>\n<TITLE>eCACTI: An Enhanced Power Estimation Model for On-chip Caches</TITLE>\n<META http-equiv=Content-Type content=\"text/html; charset=iso-8859-1\">\n<META content=\"MSHTML 6.00.2800.1458\" name=GENERATOR><!--BASE HREF=\" \"--></HEAD>\n<BODY bgColor=#ffffff>\n<CENTER>\n<H1>enhanced CACTI (eCACTI)</H1></CENTER>\n<HR>\n\n<CENTER>[<A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/main.htm\">Home</A> |\n<!-- <A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/news.htm\">News</A> |\n<A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/license.htm\">License</A> |\n<A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/readme.htm\">README</A> | -->\n<A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/techRep.htm\">Technical report</A> |\n<A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/howto.htm\">How-to FAQ</A> |\n<A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/download.htm\">Download eCACTI</A> ]\n</CENTER> </CENTER>\n<HR>\n<BR>\n<BR>\n<B><FONT SIZE=+3> eCACTI: An Enhanced Power Estimation Model\nfor On-chip Caches </FONT></B>\n\n<P>Mahesh Mamidipaka and Nikil Dutt\n<BR>Center for Embedded Computer Systems (CECS) Technical Report TR-04-28, Sept. 2004.\n\n<P><B>Abstract</B><BR>\n<BR>There is a growing need for accurate power models at the higher\nlevels of design hierarchy. CACTI\nis a micro-architecture level tool widely used\n(i) to estimate power dissipation in caches and (ii) to determine\nthe cache configuration that best meets the desired optimization\ncriterion. However,\nwe observed several limitations in CACTI that lead to\ninaccuracies in cache power estimates especially as we move to\ndeep sub-micron (DSM) technologies: a) lack of models to account for\nleakage power, b) use of constant gate widths for most devices\nirrespective of its capacitive load, and c) lack of models to\naccount for power dissipation in sub-blocks that are outside the time\ncritical path. As a result, the cache configuration determined by CACTI may not\nbe optimal because of these limitations. Our tool, <em> <I> eCACTI </I> </em>\n(enhanced CACTI),\naddresses these limitations in CACTI thereby improving the\naccuracy of its power estimates. We validated <I> eCACTI</I> power estimates\nagainst SPICE based simulations on industrial designs. Furthermore,\nwe show that for DSM technologies, CACTI does not generate\npower optimal cache configuration, which highlights the need for\nthe enhancements we developed in <I> eCACTI </I>.\nFinally, we demonstrate the use of <I> eCACTI </I> to study the effects of\n(i) technology on cache leakage and total cache power,\n(ii) dual-Vth optimization on sub-block and total cache leakage power,\n(iii) effects of varying cache size, block size, and associativity\nfor DSM technologies.\n<EM>\n<HR>\n<I>Technical report available in</I>\n<A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/ecacti_tr.ps\">ps</A>\nor <A href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/ecacti_tr.pdf\">pdf</A>\n<br><a href=\"http://www.ics.uci.edu/~maheshmn/eCACTI/download.htm\">eCACTI software download page</a>\n<BR>\n<center><!--msthemeseparator--><p align=\"center\"><img src=\"_themes/poetic/poehorsa.gif\" width=\"600\" height=\"10\"></p>\n<p><small>\n&nbsp;Copyright University of California, Irvine, 2004.<br>\nFor problems or questions regarding this web, contact <i>\n<a href=\"mailto:maheshmn@cecs.uci.edu\">Mahesh Mamidipaka</a></i>.<br>\nLast updated: 10/06/04.&nbsp;\n</small></p>\n</center>\n<!--mstheme--></font></td></tr><!--msnavigation--></table></body>\n\n</html>", "encoding": "ascii"}