{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_0_address0",
          "name": "A_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_ce0",
          "name": "A_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_q0",
          "name": "A_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1_address0",
          "name": "A_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_ce0",
          "name": "A_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_q0",
          "name": "A_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_2_address0",
          "name": "A_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_2_ce0",
          "name": "A_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_2_q0",
          "name": "A_2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_3_address0",
          "name": "A_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_3_ce0",
          "name": "A_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_3_q0",
          "name": "A_3_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_0_address0",
          "name": "C_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_ce0",
          "name": "C_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_we0",
          "name": "C_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_d0",
          "name": "C_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_address0",
          "name": "C_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_ce0",
          "name": "C_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_we0",
          "name": "C_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_d0",
          "name": "C_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_address0",
          "name": "C_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_ce0",
          "name": "C_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_we0",
          "name": "C_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_d0",
          "name": "C_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_address0",
          "name": "C_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_ce0",
          "name": "C_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_we0",
          "name": "C_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_d0",
          "name": "C_3_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "41806",
    "Latency": "41805"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114453521",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_phase1_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_init_col_sums.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_norm.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_sum.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_accum_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_write_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_phase1_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_init_col_sums.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_norm.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_sum.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_accum_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_write_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"A_0_address0": "DATA"},
      "ports": ["A_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_0_q0": "DATA"},
      "ports": ["A_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"A_1_address0": "DATA"},
      "ports": ["A_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_1_q0": "DATA"},
      "ports": ["A_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"A_2_address0": "DATA"},
      "ports": ["A_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_2_q0": "DATA"},
      "ports": ["A_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"A_3_address0": "DATA"},
      "ports": ["A_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_3_q0": "DATA"},
      "ports": ["A_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"C_0_address0": "DATA"},
      "ports": ["C_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_0_d0": "DATA"},
      "ports": ["C_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"C_1_address0": "DATA"},
      "ports": ["C_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_1_d0": "DATA"},
      "ports": ["C_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"C_2_address0": "DATA"},
      "ports": ["C_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_2_d0": "DATA"},
      "ports": ["C_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"C_3_address0": "DATA"},
      "ports": ["C_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_3_d0": "DATA"},
      "ports": ["C_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_0_address0": {
      "dir": "out",
      "width": "12"
    },
    "A_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_0_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_1_address0": {
      "dir": "out",
      "width": "12"
    },
    "A_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_1_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_2_address0": {
      "dir": "out",
      "width": "12"
    },
    "A_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_2_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_3_address0": {
      "dir": "out",
      "width": "12"
    },
    "A_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_3_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_0_address0": {
      "dir": "out",
      "width": "12"
    },
    "C_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_1_address0": {
      "dir": "out",
      "width": "12"
    },
    "C_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_2_address0": {
      "dir": "out",
      "width": "12"
    },
    "C_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_2_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_3_address0": {
      "dir": "out",
      "width": "12"
    },
    "C_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_3_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "icmp_ln49_fu_938_p2 add_ln49_fu_944_p2 add_ln61_fu_967_p2 xor_ln61_fu_993_p2 and_ln61_fu_999_p2 xor_ln61_1_fu_1005_p2 select_ln61_fu_1011_p3 denom_1_fu_1019_p3 top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_54_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_54_3_fu_602",
          "BindInstances": "icmp_ln54_fu_168_p2 add_ln54_fu_174_p2 sparsemux_9_2_24_1_1_U1 add_ln57_fu_249_p2 add_ln57_1_fu_255_p2 xor_ln57_fu_277_p2 and_ln57_fu_283_p2 xor_ln57_1_fu_289_p2 select_ln57_fu_295_p3 select_ln57_1_fu_303_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7_fu_616",
          "BindInstances": "icmp_ln80_fu_1476_p2 add_ln80_1_fu_1482_p2 add_ln80_fu_1498_p2 select_ln82_fu_1512_p3 select_ln80_fu_1524_p3 sparsemux_33_6_24_1_1_U24 col_sum_64_fu_1710_p2 add_ln88_1_fu_1716_p2 icmp_ln88_fu_1722_p2 xor_ln88_fu_1937_p2 and_ln88_fu_1943_p2 xor_ln88_1_fu_1949_p2 and_ln88_1_fu_1955_p2 xor_ln88_2_fu_1961_p2 sparsemux_33_6_24_1_1_U25 col_sum_65_fu_2287_p2 add_ln88_2_fu_2293_p2 icmp_ln88_2_fu_2299_p2 xor_ln88_3_fu_2514_p2 and_ln88_2_fu_2520_p2 xor_ln88_4_fu_2526_p2 and_ln88_3_fu_2532_p2 xor_ln88_5_fu_2538_p2 sparsemux_33_6_24_1_1_U26 col_sum_66_fu_2864_p2 add_ln88_3_fu_2870_p2 icmp_ln88_3_fu_2876_p2 xor_ln88_6_fu_3091_p2 and_ln88_4_fu_3097_p2 xor_ln88_7_fu_3103_p2 and_ln88_5_fu_3109_p2 xor_ln88_8_fu_3115_p2 sparsemux_33_6_24_1_1_U27 col_sum_67_fu_3441_p2 add_ln88_4_fu_3447_p2 icmp_ln88_4_fu_3453_p2 xor_ln88_9_fu_3668_p2 and_ln88_6_fu_3674_p2 xor_ln88_10_fu_3680_p2 and_ln88_7_fu_3686_p2 xor_ln88_11_fu_3692_p2 add_ln82_fu_1562_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_64_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_64_4_fu_692",
          "BindInstances": "sdiv_40ns_24s_40_44_1_U9 icmp_ln70_fu_345_p2 icmp_ln70_1_fu_351_p2 or_ln70_fu_357_p2 xor_ln70_fu_363_p2 and_ln70_fu_369_p2 xor_ln70_1_fu_375_p2 or_ln70_1_fu_381_p2 and_ln70_1_fu_387_p2 select_ln70_fu_393_p3 or_ln70_2_fu_401_p2 select_ln70_1_fu_407_p3 sdiv_40ns_24s_40_44_1_U10 icmp_ln70_2_fu_446_p2 icmp_ln70_3_fu_452_p2 or_ln70_3_fu_458_p2 xor_ln70_2_fu_464_p2 and_ln70_2_fu_470_p2 xor_ln70_3_fu_476_p2 or_ln70_4_fu_482_p2 and_ln70_3_fu_488_p2 select_ln70_2_fu_494_p3 or_ln70_5_fu_502_p2 select_ln70_3_fu_508_p3 sdiv_40ns_24s_40_44_1_U11 icmp_ln70_4_fu_547_p2 icmp_ln70_5_fu_553_p2 or_ln70_6_fu_559_p2 xor_ln70_4_fu_565_p2 and_ln70_4_fu_571_p2 xor_ln70_5_fu_577_p2 or_ln70_7_fu_583_p2 and_ln70_5_fu_589_p2 select_ln70_4_fu_595_p3 or_ln70_8_fu_603_p2 select_ln70_5_fu_609_p3 sdiv_40ns_24s_40_44_1_U12 icmp_ln70_6_fu_648_p2 icmp_ln70_7_fu_654_p2 or_ln70_9_fu_660_p2 xor_ln70_6_fu_666_p2 and_ln70_6_fu_672_p2 xor_ln70_7_fu_678_p2 or_ln70_10_fu_684_p2 and_ln70_7_fu_690_p2 select_ln70_6_fu_696_p3 or_ln70_11_fu_704_p2 select_ln70_7_fu_710_p3 add_ln64_fu_252_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_96_9",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_96_9_fu_714",
          "BindInstances": "icmp_ln96_fu_1557_p2 add_ln96_fu_1563_p2 sparsemux_129_6_24_1_1_U98 mul_40s_42ns_81_1_1_U97 sub_ln99_fu_2003_p2 select_ln99_1_fu_2027_p3 sub_ln99_1_fu_2038_p2 select_ln99_2_fu_2044_p3 or_ln99_fu_2082_p2 xor_ln99_fu_2088_p2 and_ln99_fu_2094_p2 and_ln99_2_fu_2100_p2 xor_ln99_1_fu_2106_p2 and_ln99_1_fu_2112_p2 select_ln99_fu_2118_p3 or_ln99_1_fu_2126_p2 scale_64_fu_2132_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11_fu_846",
          "BindInstances": "icmp_ln105_fu_802_p2 add_ln105_1_fu_808_p2 add_ln105_fu_824_p2 select_ln107_fu_838_p3 select_ln105_fu_850_p3 sparsemux_33_6_24_1_1_U233 mul_24s_24s_48_1_1_U229 add_ln113_fu_1244_p2 xor_ln113_fu_1258_p2 and_ln113_fu_1264_p2 icmp_ln113_fu_1286_p2 icmp_ln113_1_fu_1300_p2 icmp_ln113_2_fu_1306_p2 select_ln113_fu_1312_p3 xor_ln113_1_fu_1320_p2 and_ln113_1_fu_1326_p2 select_ln113_1_fu_1332_p3 and_ln113_2_fu_1340_p2 xor_ln113_2_fu_1346_p2 or_ln113_fu_1352_p2 xor_ln113_3_fu_1358_p2 and_ln113_3_fu_1364_p2 and_ln113_4_fu_1370_p2 or_ln113_8_fu_1376_p2 xor_ln113_4_fu_1382_p2 and_ln113_5_fu_1388_p2 select_ln113_2_fu_1394_p3 or_ln113_1_fu_1402_p2 select_ln113_3_fu_1408_p3 sparsemux_33_6_24_1_1_U234 mul_24s_24s_48_1_1_U230 add_ln113_1_fu_1463_p2 xor_ln113_5_fu_1477_p2 and_ln113_6_fu_1483_p2 icmp_ln113_3_fu_1505_p2 icmp_ln113_4_fu_1519_p2 icmp_ln113_5_fu_1525_p2 select_ln113_4_fu_1531_p3 xor_ln113_6_fu_1539_p2 and_ln113_7_fu_1545_p2 select_ln113_5_fu_1551_p3 and_ln113_8_fu_1559_p2 xor_ln113_7_fu_1565_p2 or_ln113_2_fu_1571_p2 xor_ln113_8_fu_1577_p2 and_ln113_9_fu_1583_p2 and_ln113_10_fu_1589_p2 or_ln113_9_fu_1595_p2 xor_ln113_9_fu_1601_p2 and_ln113_11_fu_1607_p2 select_ln113_6_fu_1613_p3 or_ln113_3_fu_1621_p2 select_ln113_7_fu_1627_p3 sparsemux_33_6_24_1_1_U235 mul_24s_24s_48_1_1_U231 add_ln113_2_fu_1682_p2 xor_ln113_10_fu_1696_p2 and_ln113_12_fu_1702_p2 icmp_ln113_6_fu_1724_p2 icmp_ln113_7_fu_1738_p2 icmp_ln113_8_fu_1744_p2 select_ln113_8_fu_1750_p3 xor_ln113_11_fu_1758_p2 and_ln113_13_fu_1764_p2 select_ln113_9_fu_1770_p3 and_ln113_14_fu_1778_p2 xor_ln113_12_fu_1784_p2 or_ln113_4_fu_1790_p2 xor_ln113_13_fu_1796_p2 and_ln113_15_fu_1802_p2 and_ln113_16_fu_1808_p2 or_ln113_10_fu_1814_p2 xor_ln113_14_fu_1820_p2 and_ln113_17_fu_1826_p2 select_ln113_10_fu_1832_p3 or_ln113_5_fu_1840_p2 select_ln113_11_fu_1846_p3 sparsemux_33_6_24_1_1_U236 mul_24s_24s_48_1_1_U232 add_ln113_3_fu_1901_p2 xor_ln113_15_fu_1915_p2 and_ln113_18_fu_1921_p2 icmp_ln113_9_fu_1943_p2 icmp_ln113_10_fu_1957_p2 icmp_ln113_11_fu_1963_p2 select_ln113_12_fu_1969_p3 xor_ln113_16_fu_1977_p2 and_ln113_19_fu_1983_p2 select_ln113_13_fu_1989_p3 and_ln113_20_fu_1997_p2 xor_ln113_17_fu_2003_p2 or_ln113_6_fu_2009_p2 xor_ln113_18_fu_2015_p2 and_ln113_21_fu_2021_p2 and_ln113_22_fu_2027_p2 or_ln113_11_fu_2033_p2 xor_ln113_19_fu_2039_p2 and_ln113_23_fu_2045_p2 select_ln113_14_fu_2051_p3 or_ln113_7_fu_2059_p2 select_ln113_15_fu_2065_p3 add_ln107_fu_1176_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_54_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_64_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_96_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_54_3": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.991"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_64_4": {
        "Latency": {
          "LatencyBest": "61",
          "LatencyAvg": "61",
          "LatencyWorst": "61",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_4",
            "TripCount": "16",
            "Latency": "59",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "14176",
          "AVAIL_FF": "141120",
          "UTIL_FF": "10",
          "LUT": "11180",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.188"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_80_6_VITIS_LOOP_82_7",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1574",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2119",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_96_9": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.731"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_96_9",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "1652",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "572",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_105_10_VITIS_LOOP_107_11",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "250",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1195",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "41805",
          "LatencyAvg": "41805",
          "LatencyWorst": "41805",
          "PipelineII": "41806",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_2",
            "TripCount": "256",
            "Latency": "33536",
            "PipelineII": "",
            "PipelineDepth": "131"
          }],
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "13",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "3",
          "FF": "17744",
          "AVAIL_FF": "141120",
          "UTIL_FF": "12",
          "LUT": "15774",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "22",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-26 22:01:36 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
