// Seed: 3289307702
module module_0;
  tri0 id_1;
  wire id_2;
  assign id_1 = -1'd0;
  uwire id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  assign id_6 = -1;
  final begin : LABEL_0
    if (id_4) id_6 = -1 + -1'd0;
  end
  wire id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
