Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  6 17:29:47 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.682        0.000                      0                 6325        0.025        0.000                      0                 6325        1.845        0.000                       0                  2691  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_125MHz_LCLK_MMCM      {0.000 4.000}        8.000           125.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_125MHz_LCLK_MMCM            0.682        0.000                      0                 6323        0.025        0.000                      0                 6323        2.750        0.000                       0                  2681  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHz_LCLK_MMCM  clk_125MHz_LCLK_MMCM        3.079        0.000                      0                    2        0.911        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 2.015ns (30.640%)  route 4.561ns (69.360%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 6.511 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.267     5.701    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y2          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.585     6.511    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y2          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476     6.987    
                         clock uncertainty           -0.072     6.915    
    RAMB18_X3Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     6.383    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 2.015ns (30.854%)  route 4.516ns (69.146%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 6.511 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.222     5.655    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y2          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.585     6.511    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y2          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476     6.987    
                         clock uncertainty           -0.072     6.915    
    RAMB18_X3Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532     6.383    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 2.015ns (31.217%)  route 4.440ns (68.783%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.146     5.579    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.582     6.508    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.984    
                         clock uncertainty           -0.072     6.912    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532     6.380    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.380    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.015ns (31.116%)  route 4.461ns (68.884%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 6.511 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.167     5.600    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y2          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.585     6.511    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y2          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476     6.987    
                         clock uncertainty           -0.072     6.915    
    RAMB18_X3Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.472    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.015ns (31.631%)  route 4.355ns (68.369%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.061     5.495    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.582     6.508    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.984    
                         clock uncertainty           -0.072     6.912    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     6.380    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.380    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.015ns (31.631%)  route 4.355ns (68.369%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.061     5.495    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.582     6.508    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.984    
                         clock uncertainty           -0.072     6.912    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     6.380    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.380    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.015ns (31.631%)  route 4.355ns (68.369%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.061     5.495    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.582     6.508    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.984    
                         clock uncertainty           -0.072     6.912    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     6.380    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.380    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.015ns (31.522%)  route 4.377ns (68.478%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.083     5.517    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.582     6.508    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.984    
                         clock uncertainty           -0.072     6.912    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.469    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.469    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.891ns (30.711%)  route 4.266ns (69.289%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 6.502 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.577     3.515    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    SLICE_X29Y17         LUT4 (Prop_lut4_I2_O)        0.124     3.639 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.643     5.282    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y5          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.576     6.502    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.978    
                         clock uncertainty           -0.072     6.906    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.463    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 2.015ns (33.138%)  route 4.066ns (66.862%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 6.444 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.736    -0.876    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X30Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep/Q
                         net (fo=3, routed)           1.104     0.747    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[8]_rep_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     0.871 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.871    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.251 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.251    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.505 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.509     2.014    WFM_ACQ_0/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.367     2.381 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.433     2.814    WFM_ACQ_0/WVB/WR_CTRL/armed_reg_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.611     3.549    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.124     3.673 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.636     4.309    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          0.772     5.205    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.518     6.444    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577     7.021    
                         clock uncertainty           -0.072     6.949    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     6.417    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 WVB_READER/wvb_data_mux_out_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WVB_READER/RD_CTRL/dpram_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.455%)  route 0.148ns (39.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.553    -0.626    WVB_READER/clk_125MHz
    SLICE_X48Y17         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  WVB_READER/wvb_data_mux_out_reg_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.350    WVB_READER/RD_CTRL/dpram_data_reg[29]_0[7]
    SLICE_X51Y17         LUT6 (Prop_lut6_I1_O)        0.098    -0.252 r  WVB_READER/RD_CTRL/dpram_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    WVB_READER/RD_CTRL/dpram_data[7]_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  WVB_READER/RD_CTRL/dpram_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.815    -0.870    WVB_READER/RD_CTRL/clk_125MHz
    SLICE_X51Y17         FDRE                                         r  WVB_READER/RD_CTRL/dpram_data_reg[7]/C
                         clock pessimism              0.502    -0.368    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.091    -0.277    WVB_READER/RD_CTRL/dpram_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.555    -0.624    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X32Y18         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[12]/Q
                         net (fo=1, routed)           0.226    -0.233    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[6]
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.861    -0.823    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.256    -0.567    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.271    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 WVB_READER/RD_CTRL/dpram_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/RDOUT_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.431%)  route 0.233ns (64.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.576    -0.603    WVB_READER/RD_CTRL/clk_125MHz
    SLICE_X56Y16         FDRE                                         r  WVB_READER/RD_CTRL/dpram_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  WVB_READER/RD_CTRL/dpram_data_reg[13]/Q
                         net (fo=1, routed)           0.233    -0.241    CUPPA_0/RDOUT_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X3Y3          RAMB36E1                                     r  CUPPA_0/RDOUT_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.881    -0.803    CUPPA_0/RDOUT_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y3          RAMB36E1                                     r  CUPPA_0/RDOUT_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.530    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.242    -0.288    CUPPA_0/RDOUT_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.649%)  route 0.252ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.579    -0.600    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X55Y8          FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[17]/Q
                         net (fo=1, routed)           0.252    -0.219    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB18_X3Y2          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.889    -0.795    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y2          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.541    
    RAMB18_X3Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                      0.243    -0.298    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.547    -0.632    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X53Y29         FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[27]/Q
                         net (fo=1, routed)           0.099    -0.391    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/DIA
    SLICE_X50Y29         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.812    -0.873    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/WCLK
    SLICE_X50Y29         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
                         clock pessimism              0.255    -0.618    
    SLICE_X50Y29         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.471    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.154%)  route 0.178ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.607    -0.572    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X91Y12         FDRE                                         r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=5, routed)           0.178    -0.252    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]
    RAMB36_X4Y2          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.916    -0.768    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y2          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.515    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.332    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.561%)  route 0.253ns (66.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.575    -0.604    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHz
    SLICE_X55Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[47]/Q
                         net (fo=1, routed)           0.253    -0.222    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[29]
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.885    -0.799    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y2          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.243    -0.302    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.572    -0.607    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X55Y30         FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.420    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/DIB
    SLICE_X54Y30         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.838    -0.847    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X54Y30         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X54Y30         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093    -0.501    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.571    -0.608    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X59Y27         FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[5]/Q
                         net (fo=1, routed)           0.120    -0.346    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/DIC
    SLICE_X54Y27         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.835    -0.850    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/WCLK
    SLICE_X54Y27         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.273    -0.577    
    SLICE_X54Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.433    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.546    -0.633    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X52Y27         FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[13]/Q
                         net (fo=1, routed)           0.103    -0.389    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/DIB
    SLICE_X50Y26         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.808    -0.877    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/WCLK
    SLICE_X50Y26         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
                         clock pessimism              0.255    -0.622    
    SLICE_X50Y26         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.476    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHz_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y4      CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y3      CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y3      CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y3      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y3      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y1      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y1      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y2      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y26     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y26     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y26     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y26     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y31     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y31     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y31     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X50Y31     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X54Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X54Y27     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.911ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.828ns (18.845%)  route 3.566ns (81.155%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 6.481 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.719    -0.893    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X85Y27         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           1.014     0.577    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X84Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.701 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_16/O
                         net (fo=1, routed)           0.417     1.118    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_16_n_0
    SLICE_X84Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.242 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.730     1.972    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X84Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.096 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.405     3.501    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X83Y14         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.554     6.481    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X83Y14         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.577     7.057    
                         clock uncertainty           -0.072     6.985    
    SLICE_X83Y14         FDCE (Recov_fdce_C_CLR)     -0.405     6.580    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          6.580    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.828ns (21.646%)  route 2.997ns (78.354%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 6.471 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.719    -0.893    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X85Y27         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           1.014     0.577    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X84Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.701 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_16/O
                         net (fo=1, routed)           0.417     1.118    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_16_n_0
    SLICE_X84Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.242 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.730     1.972    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X84Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.096 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.837     2.933    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X81Y26         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        1.544     6.471    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X81Y26         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.577     7.047    
                         clock uncertainty           -0.072     6.975    
    SLICE_X81Y26         FDCE (Recov_fdce_C_CLR)     -0.405     6.570    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          6.570    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                  3.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.222%)  route 0.618ns (72.778%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.577    -0.602    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X85Y22         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/Q
                         net (fo=2, routed)           0.214    -0.247    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[1]
    SLICE_X84Y25         LUT5 (Prop_lut5_I3_O)        0.045    -0.202 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.059    -0.143    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X84Y25         LUT5 (Prop_lut5_I1_O)        0.045    -0.098 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.345     0.247    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X81Y26         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.840    -0.845    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X81Y26         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.273    -0.572    
    SLICE_X81Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.231ns (20.695%)  route 0.885ns (79.305%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.577    -0.602    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X85Y22         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/Q
                         net (fo=2, routed)           0.214    -0.247    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[1]
    SLICE_X84Y25         LUT5 (Prop_lut5_I3_O)        0.045    -0.202 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.059    -0.143    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X84Y25         LUT5 (Prop_lut5_I1_O)        0.045    -0.098 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.612     0.515    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X83Y14         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=2679, routed)        0.851    -0.834    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X83Y14         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X83Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.673    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  1.187    





