
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a960  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  0800aaf0  0800aaf0  0000baf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b06c  0800b06c  0000d074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b06c  0800b06c  0000c06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b074  0800b074  0000d074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b074  0800b074  0000c074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b078  0800b078  0000c078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800b07c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d4c  20000074  0800b0f0  0000d074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001dc0  0800b0f0  0000ddc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021a38  00000000  00000000  0000d0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f5e  00000000  00000000  0002eadc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d38  00000000  00000000  00033a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000169e  00000000  00000000  00035778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002be0f  00000000  00000000  00036e16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024280  00000000  00000000  00062c25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001026a6  00000000  00000000  00086ea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018954b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000820c  00000000  00000000  00189590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0019179c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aad8 	.word	0x0800aad8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800aad8 	.word	0x0800aad8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <MX_FREERTOS_Init>:
void chime_ok(void);
void chime_error(void);

/* ============================= INIT ============================= */
void MX_FREERTOS_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b0a4      	sub	sp, #144	@ 0x90
 80005d0:	af00      	add	r7, sp, #0
    evAuth = osEventFlagsNew(NULL);
 80005d2:	2000      	movs	r0, #0
 80005d4:	f006 f96b 	bl	80068ae <osEventFlagsNew>
 80005d8:	4603      	mov	r3, r0
 80005da:	4a2d      	ldr	r2, [pc, #180]	@ (8000690 <MX_FREERTOS_Init+0xc4>)
 80005dc:	6013      	str	r3, [r2, #0]

    osThreadNew(StartAccessTask, NULL,
        &(osThreadAttr_t){ .name="ACCESS", .stack_size=1024, .priority=osPriorityHigh });
 80005de:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80005e2:	2224      	movs	r2, #36	@ 0x24
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f009 fc78 	bl	8009edc <memset>
 80005ec:	4b29      	ldr	r3, [pc, #164]	@ (8000694 <MX_FREERTOS_Init+0xc8>)
 80005ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80005f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80005f8:	2328      	movs	r3, #40	@ 0x28
 80005fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    osThreadNew(StartAccessTask, NULL,
 80005fe:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000602:	461a      	mov	r2, r3
 8000604:	2100      	movs	r1, #0
 8000606:	4824      	ldr	r0, [pc, #144]	@ (8000698 <MX_FREERTOS_Init+0xcc>)
 8000608:	f006 f8a4 	bl	8006754 <osThreadNew>

    osThreadNew(StartRfidTask, NULL,
        &(osThreadAttr_t){ .name="RFID", .stack_size=768, .priority=osPriorityNormal });
 800060c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000610:	2224      	movs	r2, #36	@ 0x24
 8000612:	2100      	movs	r1, #0
 8000614:	4618      	mov	r0, r3
 8000616:	f009 fc61 	bl	8009edc <memset>
 800061a:	4b20      	ldr	r3, [pc, #128]	@ (800069c <MX_FREERTOS_Init+0xd0>)
 800061c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800061e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000622:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000624:	2318      	movs	r3, #24
 8000626:	663b      	str	r3, [r7, #96]	@ 0x60
    osThreadNew(StartRfidTask, NULL,
 8000628:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800062c:	461a      	mov	r2, r3
 800062e:	2100      	movs	r1, #0
 8000630:	481b      	ldr	r0, [pc, #108]	@ (80006a0 <MX_FREERTOS_Init+0xd4>)
 8000632:	f006 f88f 	bl	8006754 <osThreadNew>

    osThreadNew(StartKeypadTask, NULL,
        &(osThreadAttr_t){ .name="KEYPAD", .stack_size=768, .priority=osPriorityNormal });
 8000636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800063a:	2224      	movs	r2, #36	@ 0x24
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f009 fc4c 	bl	8009edc <memset>
 8000644:	4b17      	ldr	r3, [pc, #92]	@ (80006a4 <MX_FREERTOS_Init+0xd8>)
 8000646:	627b      	str	r3, [r7, #36]	@ 0x24
 8000648:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800064c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800064e:	2318      	movs	r3, #24
 8000650:	63fb      	str	r3, [r7, #60]	@ 0x3c
    osThreadNew(StartKeypadTask, NULL,
 8000652:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000656:	461a      	mov	r2, r3
 8000658:	2100      	movs	r1, #0
 800065a:	4813      	ldr	r0, [pc, #76]	@ (80006a8 <MX_FREERTOS_Init+0xdc>)
 800065c:	f006 f87a 	bl	8006754 <osThreadNew>

    // <<< START REMOTE CONTROL TASK (ESP → STM32) >>>
    osThreadNew(StartRemoteTask, NULL,
        &(osThreadAttr_t){ .name="REMOTE", .stack_size=512, .priority=osPriorityBelowNormal });
 8000660:	463b      	mov	r3, r7
 8000662:	2224      	movs	r2, #36	@ 0x24
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f009 fc38 	bl	8009edc <memset>
 800066c:	4b0f      	ldr	r3, [pc, #60]	@ (80006ac <MX_FREERTOS_Init+0xe0>)
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000674:	617b      	str	r3, [r7, #20]
 8000676:	2310      	movs	r3, #16
 8000678:	61bb      	str	r3, [r7, #24]
    osThreadNew(StartRemoteTask, NULL,
 800067a:	463b      	mov	r3, r7
 800067c:	461a      	mov	r2, r3
 800067e:	2100      	movs	r1, #0
 8000680:	480b      	ldr	r0, [pc, #44]	@ (80006b0 <MX_FREERTOS_Init+0xe4>)
 8000682:	f006 f867 	bl	8006754 <osThreadNew>
}
 8000686:	bf00      	nop
 8000688:	3790      	adds	r7, #144	@ 0x90
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000090 	.word	0x20000090
 8000694:	0800aaf0 	.word	0x0800aaf0
 8000698:	080006b5 	.word	0x080006b5
 800069c:	0800aaf8 	.word	0x0800aaf8
 80006a0:	08000779 	.word	0x08000779
 80006a4:	0800ab00 	.word	0x0800ab00
 80006a8:	08000869 	.word	0x08000869
 80006ac:	0800ab08 	.word	0x0800ab08
 80006b0:	08000bc5 	.word	0x08000bc5

080006b4 <StartAccessTask>:

/* =====================================================================
 * ACCESS TASK – Waits for RFID first, then PIN
 * ===================================================================== */
void StartAccessTask(void *argument)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
    Door_Lock();
 80006bc:	f000 fd3a 	bl	8001134 <Door_Lock>
    UART_PRINT("\r\n[ACCESS] System Ready. Please scan RFID card...\r\n");
 80006c0:	f008 fed2 	bl	8009468 <vPortEnterCritical>
 80006c4:	f04f 33ff 	mov.w	r3, #4294967295
 80006c8:	2233      	movs	r2, #51	@ 0x33
 80006ca:	4923      	ldr	r1, [pc, #140]	@ (8000758 <StartAccessTask+0xa4>)
 80006cc:	4823      	ldr	r0, [pc, #140]	@ (800075c <StartAccessTask+0xa8>)
 80006ce:	f004 fb5f 	bl	8004d90 <HAL_UART_Transmit>
 80006d2:	f008 fefb 	bl	80094cc <vPortExitCritical>

    for (;;)
    {
        osEventFlagsWait(evAuth,
 80006d6:	4b22      	ldr	r3, [pc, #136]	@ (8000760 <StartAccessTask+0xac>)
 80006d8:	6818      	ldr	r0, [r3, #0]
 80006da:	f04f 33ff 	mov.w	r3, #4294967295
 80006de:	2201      	movs	r2, #1
 80006e0:	2103      	movs	r1, #3
 80006e2:	f006 f996 	bl	8006a12 <osEventFlagsWait>
                         EV_RFID_OK | EV_PIN_OK,
                         osFlagsWaitAll,
                         osWaitForever);

        UART_PRINT("[ACCESS] ★ Authentication Complete → UNLOCKING DOOR ★\r\n");
 80006e6:	f008 febf 	bl	8009468 <vPortEnterCritical>
 80006ea:	f04f 33ff 	mov.w	r3, #4294967295
 80006ee:	223d      	movs	r2, #61	@ 0x3d
 80006f0:	491c      	ldr	r1, [pc, #112]	@ (8000764 <StartAccessTask+0xb0>)
 80006f2:	481a      	ldr	r0, [pc, #104]	@ (800075c <StartAccessTask+0xa8>)
 80006f4:	f004 fb4c 	bl	8004d90 <HAL_UART_Transmit>
 80006f8:	f008 fee8 	bl	80094cc <vPortExitCritical>

        /* ================= MQTT EVENT ================= */
        UART_PRINT("[MQTT] EVENT:ACCESS_GRANTED\r\n");
 80006fc:	f008 feb4 	bl	8009468 <vPortEnterCritical>
 8000700:	f04f 33ff 	mov.w	r3, #4294967295
 8000704:	221d      	movs	r2, #29
 8000706:	4918      	ldr	r1, [pc, #96]	@ (8000768 <StartAccessTask+0xb4>)
 8000708:	4814      	ldr	r0, [pc, #80]	@ (800075c <StartAccessTask+0xa8>)
 800070a:	f004 fb41 	bl	8004d90 <HAL_UART_Transmit>
 800070e:	f008 fedd 	bl	80094cc <vPortExitCritical>

        Door_Unlock();
 8000712:	f000 fd23 	bl	800115c <Door_Unlock>
        chime_ok();
 8000716:	f000 fda3 	bl	8001260 <chime_ok>

        /* Reset state */
        rfid_passed    = 0;
 800071a:	4b14      	ldr	r3, [pc, #80]	@ (800076c <StartAccessTask+0xb8>)
 800071c:	2200      	movs	r2, #0
 800071e:	701a      	strb	r2, [r3, #0]
        wrong_attempts = 0;
 8000720:	4b13      	ldr	r3, [pc, #76]	@ (8000770 <StartAccessTask+0xbc>)
 8000722:	2200      	movs	r2, #0
 8000724:	701a      	strb	r2, [r3, #0]
        osEventFlagsClear(evAuth, EV_RFID_OK | EV_PIN_OK);
 8000726:	4b0e      	ldr	r3, [pc, #56]	@ (8000760 <StartAccessTask+0xac>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	2103      	movs	r1, #3
 800072c:	4618      	mov	r0, r3
 800072e:	f006 f93f 	bl	80069b0 <osEventFlagsClear>

        osDelay(UNLOCK_TIME_MS);
 8000732:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000736:	f006 f89f 	bl	8006878 <osDelay>

        Door_Lock();
 800073a:	f000 fcfb 	bl	8001134 <Door_Lock>
        UART_PRINT("[ACCESS] Door Locked. Scan RFID to start again.\r\n");
 800073e:	f008 fe93 	bl	8009468 <vPortEnterCritical>
 8000742:	f04f 33ff 	mov.w	r3, #4294967295
 8000746:	2231      	movs	r2, #49	@ 0x31
 8000748:	490a      	ldr	r1, [pc, #40]	@ (8000774 <StartAccessTask+0xc0>)
 800074a:	4804      	ldr	r0, [pc, #16]	@ (800075c <StartAccessTask+0xa8>)
 800074c:	f004 fb20 	bl	8004d90 <HAL_UART_Transmit>
 8000750:	f008 febc 	bl	80094cc <vPortExitCritical>
        osEventFlagsWait(evAuth,
 8000754:	bf00      	nop
 8000756:	e7be      	b.n	80006d6 <StartAccessTask+0x22>
 8000758:	0800ab10 	.word	0x0800ab10
 800075c:	20000258 	.word	0x20000258
 8000760:	20000090 	.word	0x20000090
 8000764:	0800ab44 	.word	0x0800ab44
 8000768:	0800ab84 	.word	0x0800ab84
 800076c:	20000094 	.word	0x20000094
 8000770:	20000095 	.word	0x20000095
 8000774:	0800aba4 	.word	0x0800aba4

08000778 <StartRfidTask>:

/* =====================================================================
 * RFID TASK
 * ===================================================================== */
void StartRfidTask(void *argument)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b088      	sub	sp, #32
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
    char tag[20];
    RFID_Init_IT();
 8000780:	f000 fe54 	bl	800142c <RFID_Init_IT>
    UART_PRINT("[RFID] Ready (Interrupt Mode)\r\n");
 8000784:	f008 fe70 	bl	8009468 <vPortEnterCritical>
 8000788:	f04f 33ff 	mov.w	r3, #4294967295
 800078c:	221f      	movs	r2, #31
 800078e:	492c      	ldr	r1, [pc, #176]	@ (8000840 <StartRfidTask+0xc8>)
 8000790:	482c      	ldr	r0, [pc, #176]	@ (8000844 <StartRfidTask+0xcc>)
 8000792:	f004 fafd 	bl	8004d90 <HAL_UART_Transmit>
 8000796:	f008 fe99 	bl	80094cc <vPortExitCritical>

    for (;;)
    {
        if (lockout_active)
 800079a:	4b2b      	ldr	r3, [pc, #172]	@ (8000848 <StartRfidTask+0xd0>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d003      	beq.n	80007ac <StartRfidTask+0x34>
        {
            osDelay(100);
 80007a4:	2064      	movs	r0, #100	@ 0x64
 80007a6:	f006 f867 	bl	8006878 <osDelay>
            continue;
 80007aa:	e047      	b.n	800083c <StartRfidTask+0xc4>
        }

        uint8_t result = RFID_CheckTag(tag);
 80007ac:	f107 0308 	add.w	r3, r7, #8
 80007b0:	4618      	mov	r0, r3
 80007b2:	f000 fea7 	bl	8001504 <RFID_CheckTag>
 80007b6:	4603      	mov	r3, r0
 80007b8:	77fb      	strb	r3, [r7, #31]

        if (result == 1)  // Authorized RFID card
 80007ba:	7ffb      	ldrb	r3, [r7, #31]
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d127      	bne.n	8000810 <StartRfidTask+0x98>
        {
            if (!rfid_passed)
 80007c0:	4b22      	ldr	r3, [pc, #136]	@ (800084c <StartRfidTask+0xd4>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d135      	bne.n	8000836 <StartRfidTask+0xbe>
            {
                UART_PRINT("[RFID] Authorized Card → RFID OK\r\n");
 80007ca:	f008 fe4d 	bl	8009468 <vPortEnterCritical>
 80007ce:	f04f 33ff 	mov.w	r3, #4294967295
 80007d2:	2224      	movs	r2, #36	@ 0x24
 80007d4:	491e      	ldr	r1, [pc, #120]	@ (8000850 <StartRfidTask+0xd8>)
 80007d6:	481b      	ldr	r0, [pc, #108]	@ (8000844 <StartRfidTask+0xcc>)
 80007d8:	f004 fada 	bl	8004d90 <HAL_UART_Transmit>
 80007dc:	f008 fe76 	bl	80094cc <vPortExitCritical>

                // ================= MQTT EVENT =================
                send_event(RFID_SCANNED);  // Send the RFID scanned event to ESP12F
 80007e0:	481c      	ldr	r0, [pc, #112]	@ (8000854 <StartRfidTask+0xdc>)
 80007e2:	f000 fccf 	bl	8001184 <send_event>

                UART_PRINT("[RFID] Now enter your PIN...\r\n");
 80007e6:	f008 fe3f 	bl	8009468 <vPortEnterCritical>
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295
 80007ee:	221e      	movs	r2, #30
 80007f0:	4919      	ldr	r1, [pc, #100]	@ (8000858 <StartRfidTask+0xe0>)
 80007f2:	4814      	ldr	r0, [pc, #80]	@ (8000844 <StartRfidTask+0xcc>)
 80007f4:	f004 facc 	bl	8004d90 <HAL_UART_Transmit>
 80007f8:	f008 fe68 	bl	80094cc <vPortExitCritical>

                rfid_passed = 1;
 80007fc:	4b13      	ldr	r3, [pc, #76]	@ (800084c <StartRfidTask+0xd4>)
 80007fe:	2201      	movs	r2, #1
 8000800:	701a      	strb	r2, [r3, #0]
                osEventFlagsSet(evAuth, EV_RFID_OK);
 8000802:	4b16      	ldr	r3, [pc, #88]	@ (800085c <StartRfidTask+0xe4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2101      	movs	r1, #1
 8000808:	4618      	mov	r0, r3
 800080a:	f006 f88f 	bl	800692c <osEventFlagsSet>
 800080e:	e012      	b.n	8000836 <StartRfidTask+0xbe>
            }
        }
        else if (result == 2)  // Unauthorized RFID card
 8000810:	7ffb      	ldrb	r3, [r7, #31]
 8000812:	2b02      	cmp	r3, #2
 8000814:	d10f      	bne.n	8000836 <StartRfidTask+0xbe>
        {
            UART_PRINT("[RFID] Unauthorized Card\r\n");
 8000816:	f008 fe27 	bl	8009468 <vPortEnterCritical>
 800081a:	f04f 33ff 	mov.w	r3, #4294967295
 800081e:	221a      	movs	r2, #26
 8000820:	490f      	ldr	r1, [pc, #60]	@ (8000860 <StartRfidTask+0xe8>)
 8000822:	4808      	ldr	r0, [pc, #32]	@ (8000844 <StartRfidTask+0xcc>)
 8000824:	f004 fab4 	bl	8004d90 <HAL_UART_Transmit>
 8000828:	f008 fe50 	bl	80094cc <vPortExitCritical>

            // ================= MQTT EVENT =================
            send_event(RFID_BAD);  // Send the unauthorized RFID event to ESP12F
 800082c:	480d      	ldr	r0, [pc, #52]	@ (8000864 <StartRfidTask+0xec>)
 800082e:	f000 fca9 	bl	8001184 <send_event>

            chime_error();
 8000832:	f000 fd28 	bl	8001286 <chime_error>
        }

        osDelay(50);
 8000836:	2032      	movs	r0, #50	@ 0x32
 8000838:	f006 f81e 	bl	8006878 <osDelay>
    {
 800083c:	e7ad      	b.n	800079a <StartRfidTask+0x22>
 800083e:	bf00      	nop
 8000840:	0800abd8 	.word	0x0800abd8
 8000844:	20000258 	.word	0x20000258
 8000848:	20000096 	.word	0x20000096
 800084c:	20000094 	.word	0x20000094
 8000850:	0800abf8 	.word	0x0800abf8
 8000854:	0800ac20 	.word	0x0800ac20
 8000858:	0800ac30 	.word	0x0800ac30
 800085c:	20000090 	.word	0x20000090
 8000860:	0800ac50 	.word	0x0800ac50
 8000864:	0800ac6c 	.word	0x0800ac6c

08000868 <StartKeypadTask>:

/* =====================================================================
 * KEYPAD TASK – PIN + Admin Mode
 * ===================================================================== */
void StartKeypadTask(void *argument)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b0a2      	sub	sp, #136	@ 0x88
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
    Keypad_Init();
 8000870:	f000 fb8a 	bl	8000f88 <Keypad_Init>
    char pin[5] = {0};
 8000874:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	711a      	strb	r2, [r3, #4]
    uint8_t idx = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    for (;;)
    {
        /* ================= LOCKOUT ================= */
        if (lockout_active)
 8000884:	4bb7      	ldr	r3, [pc, #732]	@ (8000b64 <StartKeypadTask+0x2fc>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	b2db      	uxtb	r3, r3
 800088a:	2b00      	cmp	r3, #0
 800088c:	d043      	beq.n	8000916 <StartKeypadTask+0xae>
        {
            UART_PRINT("[SYSTEM] LOCKED OUT — WAITING 10 SECONDS...\r\n");
 800088e:	f008 fdeb 	bl	8009468 <vPortEnterCritical>
 8000892:	f04f 33ff 	mov.w	r3, #4294967295
 8000896:	222f      	movs	r2, #47	@ 0x2f
 8000898:	49b3      	ldr	r1, [pc, #716]	@ (8000b68 <StartKeypadTask+0x300>)
 800089a:	48b4      	ldr	r0, [pc, #720]	@ (8000b6c <StartKeypadTask+0x304>)
 800089c:	f004 fa78 	bl	8004d90 <HAL_UART_Transmit>
 80008a0:	f008 fe14 	bl	80094cc <vPortExitCritical>
            osDelay(10000);
 80008a4:	f242 7010 	movw	r0, #10000	@ 0x2710
 80008a8:	f005 ffe6 	bl	8006878 <osDelay>

            UART_PRINT("[SYSTEM] Lockout cleared. Scan RFID again.\r\n");
 80008ac:	f008 fddc 	bl	8009468 <vPortEnterCritical>
 80008b0:	f04f 33ff 	mov.w	r3, #4294967295
 80008b4:	222c      	movs	r2, #44	@ 0x2c
 80008b6:	49ae      	ldr	r1, [pc, #696]	@ (8000b70 <StartKeypadTask+0x308>)
 80008b8:	48ac      	ldr	r0, [pc, #688]	@ (8000b6c <StartKeypadTask+0x304>)
 80008ba:	f004 fa69 	bl	8004d90 <HAL_UART_Transmit>
 80008be:	f008 fe05 	bl	80094cc <vPortExitCritical>

            lockout_active = 0;
 80008c2:	4ba8      	ldr	r3, [pc, #672]	@ (8000b64 <StartKeypadTask+0x2fc>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]
            wrong_attempts = 0;
 80008c8:	4baa      	ldr	r3, [pc, #680]	@ (8000b74 <StartKeypadTask+0x30c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	701a      	strb	r2, [r3, #0]
            rfid_passed    = 0;
 80008ce:	4baa      	ldr	r3, [pc, #680]	@ (8000b78 <StartKeypadTask+0x310>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
            admin_mode     = 0;
 80008d4:	4ba9      	ldr	r3, [pc, #676]	@ (8000b7c <StartKeypadTask+0x314>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	701a      	strb	r2, [r3, #0]
            admin_step     = 0;
 80008da:	4ba9      	ldr	r3, [pc, #676]	@ (8000b80 <StartKeypadTask+0x318>)
 80008dc:	2200      	movs	r2, #0
 80008de:	701a      	strb	r2, [r3, #0]

            idx = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            memset(pin, 0, sizeof(pin));
 80008e6:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80008ea:	2205      	movs	r2, #5
 80008ec:	2100      	movs	r1, #0
 80008ee:	4618      	mov	r0, r3
 80008f0:	f009 faf4 	bl	8009edc <memset>
            memset(new_pin, 0, sizeof(new_pin));
 80008f4:	2205      	movs	r2, #5
 80008f6:	2100      	movs	r1, #0
 80008f8:	48a2      	ldr	r0, [pc, #648]	@ (8000b84 <StartKeypadTask+0x31c>)
 80008fa:	f009 faef 	bl	8009edc <memset>
            memset(confirm_pin, 0, sizeof(confirm_pin));
 80008fe:	2205      	movs	r2, #5
 8000900:	2100      	movs	r1, #0
 8000902:	48a1      	ldr	r0, [pc, #644]	@ (8000b88 <StartKeypadTask+0x320>)
 8000904:	f009 faea 	bl	8009edc <memset>

            osEventFlagsClear(evAuth, EV_RFID_OK | EV_PIN_OK);
 8000908:	4ba0      	ldr	r3, [pc, #640]	@ (8000b8c <StartKeypadTask+0x324>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2103      	movs	r1, #3
 800090e:	4618      	mov	r0, r3
 8000910:	f006 f84e 	bl	80069b0 <osEventFlagsClear>
            continue;
 8000914:	e125      	b.n	8000b62 <StartKeypadTask+0x2fa>
        }

        /* ================= KEYPAD SCAN ================= */
        char k = Keypad_Scan();
 8000916:	f000 fb63 	bl	8000fe0 <Keypad_Scan>
 800091a:	4603      	mov	r3, r0
 800091c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

        if (!k)
 8000920:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8000924:	2b00      	cmp	r3, #0
 8000926:	d103      	bne.n	8000930 <StartKeypadTask+0xc8>
        {
            osDelay(80);
 8000928:	2050      	movs	r0, #80	@ 0x50
 800092a:	f005 ffa5 	bl	8006878 <osDelay>
            continue;
 800092e:	e118      	b.n	8000b62 <StartKeypadTask+0x2fa>
        }

        char msg[40];
        sprintf(msg, "[KEYPAD] Key Pressed: %c\r\n", k);
 8000930:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 8000934:	f107 0308 	add.w	r3, r7, #8
 8000938:	4995      	ldr	r1, [pc, #596]	@ (8000b90 <StartKeypadTask+0x328>)
 800093a:	4618      	mov	r0, r3
 800093c:	f009 f9c4 	bl	8009cc8 <siprintf>
        UART_PRINT(msg);
 8000940:	f008 fd92 	bl	8009468 <vPortEnterCritical>
 8000944:	f107 0308 	add.w	r3, r7, #8
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff fc4b 	bl	80001e4 <strlen>
 800094e:	4603      	mov	r3, r0
 8000950:	b29a      	uxth	r2, r3
 8000952:	f107 0108 	add.w	r1, r7, #8
 8000956:	f04f 33ff 	mov.w	r3, #4294967295
 800095a:	4884      	ldr	r0, [pc, #528]	@ (8000b6c <StartKeypadTask+0x304>)
 800095c:	f004 fa18 	bl	8004d90 <HAL_UART_Transmit>
 8000960:	f008 fdb4 	bl	80094cc <vPortExitCritical>

        /* ================= ADMIN MODE ================= */
        if (admin_mode)
 8000964:	4b85      	ldr	r3, [pc, #532]	@ (8000b7c <StartKeypadTask+0x314>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	b2db      	uxtb	r3, r3
 800096a:	2b00      	cmp	r3, #0
 800096c:	d003      	beq.n	8000976 <StartKeypadTask+0x10e>
        {
            // unchanged logic
            osDelay(80);
 800096e:	2050      	movs	r0, #80	@ 0x50
 8000970:	f005 ff82 	bl	8006878 <osDelay>
            continue;
 8000974:	e0f5      	b.n	8000b62 <StartKeypadTask+0x2fa>
        }

        /* ================= NORMAL MODE ================= */

        if (!rfid_passed)
 8000976:	4b80      	ldr	r3, [pc, #512]	@ (8000b78 <StartKeypadTask+0x310>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	b2db      	uxtb	r3, r3
 800097c:	2b00      	cmp	r3, #0
 800097e:	d10e      	bne.n	800099e <StartKeypadTask+0x136>
        {
            UART_PRINT("[KEYPAD] PIN ignored. Scan RFID first.\r\n");
 8000980:	f008 fd72 	bl	8009468 <vPortEnterCritical>
 8000984:	f04f 33ff 	mov.w	r3, #4294967295
 8000988:	2228      	movs	r2, #40	@ 0x28
 800098a:	4982      	ldr	r1, [pc, #520]	@ (8000b94 <StartKeypadTask+0x32c>)
 800098c:	4877      	ldr	r0, [pc, #476]	@ (8000b6c <StartKeypadTask+0x304>)
 800098e:	f004 f9ff 	bl	8004d90 <HAL_UART_Transmit>
 8000992:	f008 fd9b 	bl	80094cc <vPortExitCritical>
            osDelay(80);
 8000996:	2050      	movs	r0, #80	@ 0x50
 8000998:	f005 ff6e 	bl	8006878 <osDelay>
            continue;
 800099c:	e0e1      	b.n	8000b62 <StartKeypadTask+0x2fa>
        }

        if (k == '#')
 800099e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80009a2:	2b23      	cmp	r3, #35	@ 0x23
 80009a4:	d115      	bne.n	80009d2 <StartKeypadTask+0x16a>
        {
            idx = 0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            memset(pin, 0, sizeof(pin));
 80009ac:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80009b0:	2205      	movs	r2, #5
 80009b2:	2100      	movs	r1, #0
 80009b4:	4618      	mov	r0, r3
 80009b6:	f009 fa91 	bl	8009edc <memset>
            UART_PRINT("[KEYPAD] PIN Cleared\r\n");
 80009ba:	f008 fd55 	bl	8009468 <vPortEnterCritical>
 80009be:	f04f 33ff 	mov.w	r3, #4294967295
 80009c2:	2216      	movs	r2, #22
 80009c4:	4974      	ldr	r1, [pc, #464]	@ (8000b98 <StartKeypadTask+0x330>)
 80009c6:	4869      	ldr	r0, [pc, #420]	@ (8000b6c <StartKeypadTask+0x304>)
 80009c8:	f004 f9e2 	bl	8004d90 <HAL_UART_Transmit>
 80009cc:	f008 fd7e 	bl	80094cc <vPortExitCritical>
 80009d0:	e0c4      	b.n	8000b5c <StartKeypadTask+0x2f4>
        }
        else if (k == '*')
 80009d2:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80009d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80009d8:	f040 809d 	bne.w	8000b16 <StartKeypadTask+0x2ae>
        {
            if (idx != 4)
 80009dc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80009e0:	2b04      	cmp	r3, #4
 80009e2:	d018      	beq.n	8000a16 <StartKeypadTask+0x1ae>
            {
                UART_PRINT("[KEYPAD] PIN must be 4 digits\r\n");
 80009e4:	f008 fd40 	bl	8009468 <vPortEnterCritical>
 80009e8:	f04f 33ff 	mov.w	r3, #4294967295
 80009ec:	221f      	movs	r2, #31
 80009ee:	496b      	ldr	r1, [pc, #428]	@ (8000b9c <StartKeypadTask+0x334>)
 80009f0:	485e      	ldr	r0, [pc, #376]	@ (8000b6c <StartKeypadTask+0x304>)
 80009f2:	f004 f9cd 	bl	8004d90 <HAL_UART_Transmit>
 80009f6:	f008 fd69 	bl	80094cc <vPortExitCritical>
                idx = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
                memset(pin, 0, sizeof(pin));
 8000a00:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000a04:	2205      	movs	r2, #5
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f009 fa67 	bl	8009edc <memset>
                osDelay(80);
 8000a0e:	2050      	movs	r0, #80	@ 0x50
 8000a10:	f005 ff32 	bl	8006878 <osDelay>
                continue;
 8000a14:	e0a5      	b.n	8000b62 <StartKeypadTask+0x2fa>
            }

            if (memcmp(pin, system_pin, 4) == 0)
 8000a16:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000a1a:	2204      	movs	r2, #4
 8000a1c:	4960      	ldr	r1, [pc, #384]	@ (8000ba0 <StartKeypadTask+0x338>)
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f009 fa4c 	bl	8009ebc <memcmp>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d117      	bne.n	8000a5a <StartKeypadTask+0x1f2>
            {
                UART_PRINT("[KEYPAD] ✔ Correct PIN → PIN OK\r\n");
 8000a2a:	f008 fd1d 	bl	8009468 <vPortEnterCritical>
 8000a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a32:	2225      	movs	r2, #37	@ 0x25
 8000a34:	495b      	ldr	r1, [pc, #364]	@ (8000ba4 <StartKeypadTask+0x33c>)
 8000a36:	484d      	ldr	r0, [pc, #308]	@ (8000b6c <StartKeypadTask+0x304>)
 8000a38:	f004 f9aa 	bl	8004d90 <HAL_UART_Transmit>
 8000a3c:	f008 fd46 	bl	80094cc <vPortExitCritical>

                // ================= MQTT EVENT =================
                send_event(PIN_CORRECT);  // Send the PIN correct event to ESP12F
 8000a40:	4859      	ldr	r0, [pc, #356]	@ (8000ba8 <StartKeypadTask+0x340>)
 8000a42:	f000 fb9f 	bl	8001184 <send_event>

                osEventFlagsSet(evAuth, EV_PIN_OK);
 8000a46:	4b51      	ldr	r3, [pc, #324]	@ (8000b8c <StartKeypadTask+0x324>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2102      	movs	r1, #2
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f005 ff6d 	bl	800692c <osEventFlagsSet>
                wrong_attempts = 0;
 8000a52:	4b48      	ldr	r3, [pc, #288]	@ (8000b74 <StartKeypadTask+0x30c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	701a      	strb	r2, [r3, #0]
 8000a58:	e052      	b.n	8000b00 <StartKeypadTask+0x298>
            }
            else
            {
                wrong_attempts++;
 8000a5a:	4b46      	ldr	r3, [pc, #280]	@ (8000b74 <StartKeypadTask+0x30c>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	3301      	adds	r3, #1
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	4b43      	ldr	r3, [pc, #268]	@ (8000b74 <StartKeypadTask+0x30c>)
 8000a66:	701a      	strb	r2, [r3, #0]

                char err[80];
                sprintf(err, "[KEYPAD] ✖ Incorrect PIN (%d/3)\r\n", wrong_attempts);
 8000a68:	4b42      	ldr	r3, [pc, #264]	@ (8000b74 <StartKeypadTask+0x30c>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	461a      	mov	r2, r3
 8000a70:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a74:	494d      	ldr	r1, [pc, #308]	@ (8000bac <StartKeypadTask+0x344>)
 8000a76:	4618      	mov	r0, r3
 8000a78:	f009 f926 	bl	8009cc8 <siprintf>
                UART_PRINT(err);
 8000a7c:	f008 fcf4 	bl	8009468 <vPortEnterCritical>
 8000a80:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fbad 	bl	80001e4 <strlen>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295
 8000a96:	4835      	ldr	r0, [pc, #212]	@ (8000b6c <StartKeypadTask+0x304>)
 8000a98:	f004 f97a 	bl	8004d90 <HAL_UART_Transmit>
 8000a9c:	f008 fd16 	bl	80094cc <vPortExitCritical>

                // ================= MQTT EVENT =================
                send_event(PIN_WRONG);  // Send the PIN wrong event to ESP12F
 8000aa0:	4843      	ldr	r0, [pc, #268]	@ (8000bb0 <StartKeypadTask+0x348>)
 8000aa2:	f000 fb6f 	bl	8001184 <send_event>

                chime_error();
 8000aa6:	f000 fbee 	bl	8001286 <chime_error>

                if (wrong_attempts >= 3)
 8000aaa:	4b32      	ldr	r3, [pc, #200]	@ (8000b74 <StartKeypadTask+0x30c>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	2b02      	cmp	r3, #2
 8000ab2:	d911      	bls.n	8000ad8 <StartKeypadTask+0x270>
                {
                    UART_PRINT("\r\n[SYSTEM] TOO MANY WRONG ATTEMPTS — LOCKING FOR 10 SECONDS\r\n\n");
 8000ab4:	f008 fcd8 	bl	8009468 <vPortEnterCritical>
 8000ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8000abc:	2240      	movs	r2, #64	@ 0x40
 8000abe:	493d      	ldr	r1, [pc, #244]	@ (8000bb4 <StartKeypadTask+0x34c>)
 8000ac0:	482a      	ldr	r0, [pc, #168]	@ (8000b6c <StartKeypadTask+0x304>)
 8000ac2:	f004 f965 	bl	8004d90 <HAL_UART_Transmit>
 8000ac6:	f008 fd01 	bl	80094cc <vPortExitCritical>
                    lockout_active = 1;
 8000aca:	4b26      	ldr	r3, [pc, #152]	@ (8000b64 <StartKeypadTask+0x2fc>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]

                    // ================= MQTT EVENT =================
                    send_event(ACCESS_DENIED);  // Send access denied event to ESP12F
 8000ad0:	4839      	ldr	r0, [pc, #228]	@ (8000bb8 <StartKeypadTask+0x350>)
 8000ad2:	f000 fb57 	bl	8001184 <send_event>
 8000ad6:	e013      	b.n	8000b00 <StartKeypadTask+0x298>
                }
                else
                {
                    UART_PRINT("[KEYPAD] Scan RFID again.\r\n");
 8000ad8:	f008 fcc6 	bl	8009468 <vPortEnterCritical>
 8000adc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae0:	221b      	movs	r2, #27
 8000ae2:	4936      	ldr	r1, [pc, #216]	@ (8000bbc <StartKeypadTask+0x354>)
 8000ae4:	4821      	ldr	r0, [pc, #132]	@ (8000b6c <StartKeypadTask+0x304>)
 8000ae6:	f004 f953 	bl	8004d90 <HAL_UART_Transmit>
 8000aea:	f008 fcef 	bl	80094cc <vPortExitCritical>
                    rfid_passed = 0;
 8000aee:	4b22      	ldr	r3, [pc, #136]	@ (8000b78 <StartKeypadTask+0x310>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
                    osEventFlagsClear(evAuth, EV_RFID_OK);
 8000af4:	4b25      	ldr	r3, [pc, #148]	@ (8000b8c <StartKeypadTask+0x324>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2101      	movs	r1, #1
 8000afa:	4618      	mov	r0, r3
 8000afc:	f005 ff58 	bl	80069b0 <osEventFlagsClear>
                }
            }

            idx = 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            memset(pin, 0, sizeof(pin));
 8000b06:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000b0a:	2205      	movs	r2, #5
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f009 f9e4 	bl	8009edc <memset>
 8000b14:	e022      	b.n	8000b5c <StartKeypadTask+0x2f4>
        }
        else if (k >= '0' && k <= '9')
 8000b16:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8000b1a:	2b2f      	cmp	r3, #47	@ 0x2f
 8000b1c:	d91e      	bls.n	8000b5c <StartKeypadTask+0x2f4>
 8000b1e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8000b22:	2b39      	cmp	r3, #57	@ 0x39
 8000b24:	d81a      	bhi.n	8000b5c <StartKeypadTask+0x2f4>
        {
            if (idx < 4)
 8000b26:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000b2a:	2b03      	cmp	r3, #3
 8000b2c:	d80b      	bhi.n	8000b46 <StartKeypadTask+0x2de>
            {
                pin[idx++] = k;
 8000b2e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000b32:	1c5a      	adds	r2, r3, #1
 8000b34:	f887 2087 	strb.w	r2, [r7, #135]	@ 0x87
 8000b38:	3388      	adds	r3, #136	@ 0x88
 8000b3a:	443b      	add	r3, r7
 8000b3c:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 8000b40:	f803 2c08 	strb.w	r2, [r3, #-8]
 8000b44:	e00a      	b.n	8000b5c <StartKeypadTask+0x2f4>
            }
            else
            {
                UART_PRINT("[KEYPAD] Max 4 digits. Press * or #.\r\n");
 8000b46:	f008 fc8f 	bl	8009468 <vPortEnterCritical>
 8000b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4e:	2226      	movs	r2, #38	@ 0x26
 8000b50:	491b      	ldr	r1, [pc, #108]	@ (8000bc0 <StartKeypadTask+0x358>)
 8000b52:	4806      	ldr	r0, [pc, #24]	@ (8000b6c <StartKeypadTask+0x304>)
 8000b54:	f004 f91c 	bl	8004d90 <HAL_UART_Transmit>
 8000b58:	f008 fcb8 	bl	80094cc <vPortExitCritical>
            }
        }

        osDelay(80);
 8000b5c:	2050      	movs	r0, #80	@ 0x50
 8000b5e:	f005 fe8b 	bl	8006878 <osDelay>
    {
 8000b62:	e68f      	b.n	8000884 <StartKeypadTask+0x1c>
 8000b64:	20000096 	.word	0x20000096
 8000b68:	0800ac78 	.word	0x0800ac78
 8000b6c:	20000258 	.word	0x20000258
 8000b70:	0800aca8 	.word	0x0800aca8
 8000b74:	20000095 	.word	0x20000095
 8000b78:	20000094 	.word	0x20000094
 8000b7c:	20000097 	.word	0x20000097
 8000b80:	20000098 	.word	0x20000098
 8000b84:	2000009c 	.word	0x2000009c
 8000b88:	200000a4 	.word	0x200000a4
 8000b8c:	20000090 	.word	0x20000090
 8000b90:	0800acd8 	.word	0x0800acd8
 8000b94:	0800acf4 	.word	0x0800acf4
 8000b98:	0800ad20 	.word	0x0800ad20
 8000b9c:	0800ad38 	.word	0x0800ad38
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	0800ad58 	.word	0x0800ad58
 8000ba8:	0800ad80 	.word	0x0800ad80
 8000bac:	0800ad8c 	.word	0x0800ad8c
 8000bb0:	0800adb0 	.word	0x0800adb0
 8000bb4:	0800adbc 	.word	0x0800adbc
 8000bb8:	0800ae00 	.word	0x0800ae00
 8000bbc:	0800ae10 	.word	0x0800ae10
 8000bc0:	0800ae2c 	.word	0x0800ae2c

08000bc4 <StartRemoteTask>:

/* =====================================================================
 * REMOTE CONTROL TASK – listens to ESP (USART3) for LOCK/UNLOCK
 * ===================================================================== */
void StartRemoteTask(void *argument)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08c      	sub	sp, #48	@ 0x30
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
    char rxChar;
    char buffer[32];
    uint8_t idx = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    UART_PRINT("[REMOTE] Remote control task started. Waiting for ESP commands...\r\n");
 8000bd2:	f008 fc49 	bl	8009468 <vPortEnterCritical>
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bda:	2243      	movs	r2, #67	@ 0x43
 8000bdc:	4945      	ldr	r1, [pc, #276]	@ (8000cf4 <StartRemoteTask+0x130>)
 8000bde:	4846      	ldr	r0, [pc, #280]	@ (8000cf8 <StartRemoteTask+0x134>)
 8000be0:	f004 f8d6 	bl	8004d90 <HAL_UART_Transmit>
 8000be4:	f008 fc72 	bl	80094cc <vPortExitCritical>

    for (;;)
    {
        // Receive ONE byte from ESP over USART3 with a small timeout (non-blocking overall)
        if (HAL_UART_Receive(&huart3, (uint8_t *)&rxChar, 1, 100) == HAL_OK)
 8000be8:	f107 012e 	add.w	r1, r7, #46	@ 0x2e
 8000bec:	2364      	movs	r3, #100	@ 0x64
 8000bee:	2201      	movs	r2, #1
 8000bf0:	4842      	ldr	r0, [pc, #264]	@ (8000cfc <StartRemoteTask+0x138>)
 8000bf2:	f004 f956 	bl	8004ea2 <HAL_UART_Receive>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d177      	bne.n	8000cec <StartRemoteTask+0x128>
        {
            // End of line → terminate string and parse
            if (rxChar == '\n' || rxChar == '\r')
 8000bfc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c00:	2b0a      	cmp	r3, #10
 8000c02:	d003      	beq.n	8000c0c <StartRemoteTask+0x48>
 8000c04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c08:	2b0d      	cmp	r3, #13
 8000c0a:	d155      	bne.n	8000cb8 <StartRemoteTask+0xf4>
            {
                if (idx > 0)
 8000c0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d046      	beq.n	8000ca2 <StartRemoteTask+0xde>
                {
                    buffer[idx] = '\0';   // null-terminate
 8000c14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c18:	3330      	adds	r3, #48	@ 0x30
 8000c1a:	443b      	add	r3, r7
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f803 2c24 	strb.w	r2, [r3, #-36]

                    if (strcmp(buffer, "UNLOCK") == 0)
 8000c22:	f107 030c 	add.w	r3, r7, #12
 8000c26:	4936      	ldr	r1, [pc, #216]	@ (8000d00 <StartRemoteTask+0x13c>)
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff fad1 	bl	80001d0 <strcmp>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d120      	bne.n	8000c76 <StartRemoteTask+0xb2>
                    {
                        UART_PRINT("[REMOTE] UNLOCK command received from ESP → Unlocking door.\r\n");
 8000c34:	f008 fc18 	bl	8009468 <vPortEnterCritical>
 8000c38:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3c:	223f      	movs	r2, #63	@ 0x3f
 8000c3e:	4931      	ldr	r1, [pc, #196]	@ (8000d04 <StartRemoteTask+0x140>)
 8000c40:	482d      	ldr	r0, [pc, #180]	@ (8000cf8 <StartRemoteTask+0x134>)
 8000c42:	f004 f8a5 	bl	8004d90 <HAL_UART_Transmit>
 8000c46:	f008 fc41 	bl	80094cc <vPortExitCritical>

                        Door_Unlock();
 8000c4a:	f000 fa87 	bl	800115c <Door_Unlock>
                        chime_ok();
 8000c4e:	f000 fb07 	bl	8001260 <chime_ok>

                        // Keep the same unlock time as normal access
                        osDelay(UNLOCK_TIME_MS);
 8000c52:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000c56:	f005 fe0f 	bl	8006878 <osDelay>

                        Door_Lock();
 8000c5a:	f000 fa6b 	bl	8001134 <Door_Lock>
                        UART_PRINT("[REMOTE] Remote unlock timeout → Door Locked.\r\n");
 8000c5e:	f008 fc03 	bl	8009468 <vPortEnterCritical>
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	2231      	movs	r2, #49	@ 0x31
 8000c68:	4927      	ldr	r1, [pc, #156]	@ (8000d08 <StartRemoteTask+0x144>)
 8000c6a:	4823      	ldr	r0, [pc, #140]	@ (8000cf8 <StartRemoteTask+0x134>)
 8000c6c:	f004 f890 	bl	8004d90 <HAL_UART_Transmit>
 8000c70:	f008 fc2c 	bl	80094cc <vPortExitCritical>
 8000c74:	e015      	b.n	8000ca2 <StartRemoteTask+0xde>
                    }
                    else if (strcmp(buffer, "LOCK") == 0)
 8000c76:	f107 030c 	add.w	r3, r7, #12
 8000c7a:	4924      	ldr	r1, [pc, #144]	@ (8000d0c <StartRemoteTask+0x148>)
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff faa7 	bl	80001d0 <strcmp>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d10c      	bne.n	8000ca2 <StartRemoteTask+0xde>
                    {
                        UART_PRINT("[REMOTE] LOCK command received from ESP → Locking door.\r\n");
 8000c88:	f008 fbee 	bl	8009468 <vPortEnterCritical>
 8000c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c90:	223b      	movs	r2, #59	@ 0x3b
 8000c92:	491f      	ldr	r1, [pc, #124]	@ (8000d10 <StartRemoteTask+0x14c>)
 8000c94:	4818      	ldr	r0, [pc, #96]	@ (8000cf8 <StartRemoteTask+0x134>)
 8000c96:	f004 f87b 	bl	8004d90 <HAL_UART_Transmit>
 8000c9a:	f008 fc17 	bl	80094cc <vPortExitCritical>
                        Door_Lock();
 8000c9e:	f000 fa49 	bl	8001134 <Door_Lock>
                    }
                }

                // Reset buffer for next command
                idx = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                memset(buffer, 0, sizeof(buffer));
 8000ca8:	f107 030c 	add.w	r3, r7, #12
 8000cac:	2220      	movs	r2, #32
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f009 f913 	bl	8009edc <memset>
 8000cb6:	e019      	b.n	8000cec <StartRemoteTask+0x128>
            }
            else
            {
                // Accumulate characters in buffer (simple line-based protocol)
                if (idx < sizeof(buffer) - 1)
 8000cb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cbc:	2b1e      	cmp	r3, #30
 8000cbe:	d80b      	bhi.n	8000cd8 <StartRemoteTask+0x114>
                {
                    buffer[idx++] = rxChar;
 8000cc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cc4:	1c5a      	adds	r2, r3, #1
 8000cc6:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000cca:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000cce:	3330      	adds	r3, #48	@ 0x30
 8000cd0:	443b      	add	r3, r7
 8000cd2:	f803 2c24 	strb.w	r2, [r3, #-36]
 8000cd6:	e009      	b.n	8000cec <StartRemoteTask+0x128>
                }
                // If buffer is full, just reset to avoid overflow
                else
                {
                    idx = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    memset(buffer, 0, sizeof(buffer));
 8000cde:	f107 030c 	add.w	r3, r7, #12
 8000ce2:	2220      	movs	r2, #32
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f009 f8f8 	bl	8009edc <memset>
                }
            }
        }

        // Small delay so this task plays nicely with others
        osDelay(10);
 8000cec:	200a      	movs	r0, #10
 8000cee:	f005 fdc3 	bl	8006878 <osDelay>
        if (HAL_UART_Receive(&huart3, (uint8_t *)&rxChar, 1, 100) == HAL_OK)
 8000cf2:	e779      	b.n	8000be8 <StartRemoteTask+0x24>
 8000cf4:	0800ae54 	.word	0x0800ae54
 8000cf8:	20000258 	.word	0x20000258
 8000cfc:	200002e0 	.word	0x200002e0
 8000d00:	0800ae98 	.word	0x0800ae98
 8000d04:	0800aea0 	.word	0x0800aea0
 8000d08:	0800aee0 	.word	0x0800aee0
 8000d0c:	0800af14 	.word	0x0800af14
 8000d10:	0800af1c 	.word	0x0800af1c

08000d14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08a      	sub	sp, #40	@ 0x28
 8000d18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d2a:	4b45      	ldr	r3, [pc, #276]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2e:	4a44      	ldr	r2, [pc, #272]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d30:	f043 0304 	orr.w	r3, r3, #4
 8000d34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d36:	4b42      	ldr	r3, [pc, #264]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d3a:	f003 0304 	and.w	r3, r3, #4
 8000d3e:	613b      	str	r3, [r7, #16]
 8000d40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d42:	4b3f      	ldr	r3, [pc, #252]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d46:	4a3e      	ldr	r2, [pc, #248]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d4e:	4b3c      	ldr	r3, [pc, #240]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	4b39      	ldr	r3, [pc, #228]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d5e:	4a38      	ldr	r2, [pc, #224]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d66:	4b36      	ldr	r3, [pc, #216]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d72:	4b33      	ldr	r3, [pc, #204]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d76:	4a32      	ldr	r2, [pc, #200]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d78:	f043 0302 	orr.w	r3, r3, #2
 8000d7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d7e:	4b30      	ldr	r3, [pc, #192]	@ (8000e40 <MX_GPIO_Init+0x12c>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Row_0_Pin|Row_1_Pin|Row_2_Pin|Row_3_Pin, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	210f      	movs	r1, #15
 8000d8e:	482d      	ldr	r0, [pc, #180]	@ (8000e44 <MX_GPIO_Init+0x130>)
 8000d90:	f001 fc14 	bl	80025bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2120      	movs	r1, #32
 8000d98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9c:	f001 fc0e 	bl	80025bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000da0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000da6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000daa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	4619      	mov	r1, r3
 8000db6:	4823      	ldr	r0, [pc, #140]	@ (8000e44 <MX_GPIO_Init+0x130>)
 8000db8:	f001 fa3e 	bl	8002238 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row_0_Pin Row_1_Pin Row_2_Pin Row_3_Pin */
  GPIO_InitStruct.Pin = Row_0_Pin|Row_1_Pin|Row_2_Pin|Row_3_Pin;
 8000dbc:	230f      	movs	r3, #15
 8000dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dcc:	f107 0314 	add.w	r3, r7, #20
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	481c      	ldr	r0, [pc, #112]	@ (8000e44 <MX_GPIO_Init+0x130>)
 8000dd4:	f001 fa30 	bl	8002238 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000dd8:	2320      	movs	r3, #32
 8000dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de4:	2300      	movs	r3, #0
 8000de6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	4619      	mov	r1, r3
 8000dee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000df2:	f001 fa21 	bl	8002238 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col_0_Pin Col_1_Pin Col_2_Pin Col_3_Pin */
  GPIO_InitStruct.Pin = Col_0_Pin|Col_1_Pin|Col_2_Pin|Col_3_Pin;
 8000df6:	23f0      	movs	r3, #240	@ 0xf0
 8000df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	480e      	ldr	r0, [pc, #56]	@ (8000e44 <MX_GPIO_Init+0x130>)
 8000e0a:	f001 fa15 	bl	8002238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e12:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4619      	mov	r1, r3
 8000e22:	4809      	ldr	r0, [pc, #36]	@ (8000e48 <MX_GPIO_Init+0x134>)
 8000e24:	f001 fa08 	bl	8002238 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2105      	movs	r1, #5
 8000e2c:	2007      	movs	r0, #7
 8000e2e:	f001 f94e 	bl	80020ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e32:	2007      	movs	r0, #7
 8000e34:	f001 f967 	bl	8002106 <HAL_NVIC_EnableIRQ>

}
 8000e38:	bf00      	nop
 8000e3a:	3728      	adds	r7, #40	@ 0x28
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40021000 	.word	0x40021000
 8000e44:	48000800 	.word	0x48000800
 8000e48:	48000400 	.word	0x48000400

08000e4c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e50:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e52:	4a1c      	ldr	r2, [pc, #112]	@ (8000ec4 <MX_I2C1_Init+0x78>)
 8000e54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000e56:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e58:	4a1b      	ldr	r2, [pc, #108]	@ (8000ec8 <MX_I2C1_Init+0x7c>)
 8000e5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e62:	4b17      	ldr	r3, [pc, #92]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e68:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e6e:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e7a:	4b11      	ldr	r3, [pc, #68]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e80:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e86:	480e      	ldr	r0, [pc, #56]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e88:	f001 fbc8 	bl	800261c <HAL_I2C_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e92:	f000 fa9c 	bl	80013ce <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e96:	2100      	movs	r1, #0
 8000e98:	4809      	ldr	r0, [pc, #36]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000e9a:	f001 fc5a 	bl	8002752 <HAL_I2CEx_ConfigAnalogFilter>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ea4:	f000 fa93 	bl	80013ce <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4805      	ldr	r0, [pc, #20]	@ (8000ec0 <MX_I2C1_Init+0x74>)
 8000eac:	f001 fc9c 	bl	80027e8 <HAL_I2CEx_ConfigDigitalFilter>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000eb6:	f000 fa8a 	bl	80013ce <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200000ac 	.word	0x200000ac
 8000ec4:	40005400 	.word	0x40005400
 8000ec8:	10d19ce4 	.word	0x10d19ce4

08000ecc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b0ac      	sub	sp, #176	@ 0xb0
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	2288      	movs	r2, #136	@ 0x88
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f008 fff5 	bl	8009edc <memset>
  if(i2cHandle->Instance==I2C1)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a21      	ldr	r2, [pc, #132]	@ (8000f7c <HAL_I2C_MspInit+0xb0>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d13b      	bne.n	8000f74 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000efc:	2340      	movs	r3, #64	@ 0x40
 8000efe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000f00:	2300      	movs	r3, #0
 8000f02:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f002 fb1d 	bl	8003548 <HAL_RCCEx_PeriphCLKConfig>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f14:	f000 fa5b 	bl	80013ce <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f18:	4b19      	ldr	r3, [pc, #100]	@ (8000f80 <HAL_I2C_MspInit+0xb4>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1c:	4a18      	ldr	r2, [pc, #96]	@ (8000f80 <HAL_I2C_MspInit+0xb4>)
 8000f1e:	f043 0302 	orr.w	r3, r3, #2
 8000f22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f24:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <HAL_I2C_MspInit+0xb4>)
 8000f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f28:	f003 0302 	and.w	r3, r3, #2
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f30:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f38:	2312      	movs	r3, #18
 8000f3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f44:	2303      	movs	r3, #3
 8000f46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f50:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f54:	4619      	mov	r1, r3
 8000f56:	480b      	ldr	r0, [pc, #44]	@ (8000f84 <HAL_I2C_MspInit+0xb8>)
 8000f58:	f001 f96e 	bl	8002238 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f5c:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <HAL_I2C_MspInit+0xb4>)
 8000f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f60:	4a07      	ldr	r2, [pc, #28]	@ (8000f80 <HAL_I2C_MspInit+0xb4>)
 8000f62:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f66:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f68:	4b05      	ldr	r3, [pc, #20]	@ (8000f80 <HAL_I2C_MspInit+0xb4>)
 8000f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000f74:	bf00      	nop
 8000f76:	37b0      	adds	r7, #176	@ 0xb0
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40005400 	.word	0x40005400
 8000f80:	40021000 	.word	0x40021000
 8000f84:	48000400 	.word	0x48000400

08000f88 <Keypad_Init>:
    {'*','0','#','D'}
};

/* Initialize keypad (set rows low at start) */
void Keypad_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(KEYPAD_PORT,
                      ROW_PINS[0] | ROW_PINS[1] | ROW_PINS[2] | ROW_PINS[3],
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	2302      	movs	r3, #2
    HAL_GPIO_WritePin(KEYPAD_PORT,
 8000f90:	4313      	orrs	r3, r2
 8000f92:	b29b      	uxth	r3, r3
                      ROW_PINS[0] | ROW_PINS[1] | ROW_PINS[2] | ROW_PINS[3],
 8000f94:	2204      	movs	r2, #4
    HAL_GPIO_WritePin(KEYPAD_PORT,
 8000f96:	4313      	orrs	r3, r2
 8000f98:	b29b      	uxth	r3, r3
                      ROW_PINS[0] | ROW_PINS[1] | ROW_PINS[2] | ROW_PINS[3],
 8000f9a:	2208      	movs	r2, #8
    HAL_GPIO_WritePin(KEYPAD_PORT,
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4802      	ldr	r0, [pc, #8]	@ (8000fb0 <Keypad_Init+0x28>)
 8000fa6:	f001 fb09 	bl	80025bc <HAL_GPIO_WritePin>
                      GPIO_PIN_RESET);
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	48000800 	.word	0x48000800

08000fb4 <Rows_AllLow>:

/* Drive all rows low */
static void Rows_AllLow(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(KEYPAD_PORT,
                      ROW_PINS[0] | ROW_PINS[1] | ROW_PINS[2] | ROW_PINS[3],
 8000fb8:	2201      	movs	r2, #1
 8000fba:	2302      	movs	r3, #2
    HAL_GPIO_WritePin(KEYPAD_PORT,
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	b29b      	uxth	r3, r3
                      ROW_PINS[0] | ROW_PINS[1] | ROW_PINS[2] | ROW_PINS[3],
 8000fc0:	2204      	movs	r2, #4
    HAL_GPIO_WritePin(KEYPAD_PORT,
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b29b      	uxth	r3, r3
                      ROW_PINS[0] | ROW_PINS[1] | ROW_PINS[2] | ROW_PINS[3],
 8000fc6:	2208      	movs	r2, #8
    HAL_GPIO_WritePin(KEYPAD_PORT,
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4802      	ldr	r0, [pc, #8]	@ (8000fdc <Rows_AllLow+0x28>)
 8000fd2:	f001 faf3 	bl	80025bc <HAL_GPIO_WritePin>
                      GPIO_PIN_RESET);
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	48000800 	.word	0x48000800

08000fe0 <Keypad_Scan>:

/* Scan keypad: returns key pressed, or 0 if none */
char Keypad_Scan(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
    Rows_AllLow();
 8000fe6:	f7ff ffe5 	bl	8000fb4 <Rows_AllLow>

    for (int r = 0; r < 4; r++)
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	e053      	b.n	8001098 <Keypad_Scan+0xb8>
    {
        HAL_GPIO_WritePin(KEYPAD_PORT, ROW_PINS[r], GPIO_PIN_SET);
 8000ff0:	4a2d      	ldr	r2, [pc, #180]	@ (80010a8 <Keypad_Scan+0xc8>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	482b      	ldr	r0, [pc, #172]	@ (80010ac <Keypad_Scan+0xcc>)
 8000ffe:	f001 fadd 	bl	80025bc <HAL_GPIO_WritePin>

        for (int c = 0; c < 4; c++)
 8001002:	2300      	movs	r3, #0
 8001004:	603b      	str	r3, [r7, #0]
 8001006:	e038      	b.n	800107a <Keypad_Scan+0x9a>
        {
            if (HAL_GPIO_ReadPin(KEYPAD_PORT, COL_PINS[c]) == GPIO_PIN_SET)
 8001008:	4a29      	ldr	r2, [pc, #164]	@ (80010b0 <Keypad_Scan+0xd0>)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001010:	4619      	mov	r1, r3
 8001012:	4826      	ldr	r0, [pc, #152]	@ (80010ac <Keypad_Scan+0xcc>)
 8001014:	f001 faba 	bl	800258c <HAL_GPIO_ReadPin>
 8001018:	4603      	mov	r3, r0
 800101a:	2b01      	cmp	r3, #1
 800101c:	d12a      	bne.n	8001074 <Keypad_Scan+0x94>
            {
                HAL_Delay(DEBOUNCE_MS);
 800101e:	2014      	movs	r0, #20
 8001020:	f000 ff56 	bl	8001ed0 <HAL_Delay>

                if (HAL_GPIO_ReadPin(KEYPAD_PORT, COL_PINS[c]) == GPIO_PIN_SET)
 8001024:	4a22      	ldr	r2, [pc, #136]	@ (80010b0 <Keypad_Scan+0xd0>)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800102c:	4619      	mov	r1, r3
 800102e:	481f      	ldr	r0, [pc, #124]	@ (80010ac <Keypad_Scan+0xcc>)
 8001030:	f001 faac 	bl	800258c <HAL_GPIO_ReadPin>
 8001034:	4603      	mov	r3, r0
 8001036:	2b01      	cmp	r3, #1
 8001038:	d11c      	bne.n	8001074 <Keypad_Scan+0x94>
                {
                    /* Wait for release */
                    while (HAL_GPIO_ReadPin(KEYPAD_PORT, COL_PINS[c]) == GPIO_PIN_SET);
 800103a:	bf00      	nop
 800103c:	4a1c      	ldr	r2, [pc, #112]	@ (80010b0 <Keypad_Scan+0xd0>)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001044:	4619      	mov	r1, r3
 8001046:	4819      	ldr	r0, [pc, #100]	@ (80010ac <Keypad_Scan+0xcc>)
 8001048:	f001 faa0 	bl	800258c <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	2b01      	cmp	r3, #1
 8001050:	d0f4      	beq.n	800103c <Keypad_Scan+0x5c>

                    HAL_GPIO_WritePin(KEYPAD_PORT, ROW_PINS[r], GPIO_PIN_RESET);
 8001052:	4a15      	ldr	r2, [pc, #84]	@ (80010a8 <Keypad_Scan+0xc8>)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800105a:	2200      	movs	r2, #0
 800105c:	4619      	mov	r1, r3
 800105e:	4813      	ldr	r0, [pc, #76]	@ (80010ac <Keypad_Scan+0xcc>)
 8001060:	f001 faac 	bl	80025bc <HAL_GPIO_WritePin>
                    return KEYMAP[r][c];
 8001064:	4a13      	ldr	r2, [pc, #76]	@ (80010b4 <Keypad_Scan+0xd4>)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	441a      	add	r2, r3
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	4413      	add	r3, r2
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	e015      	b.n	80010a0 <Keypad_Scan+0xc0>
        for (int c = 0; c < 4; c++)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	3301      	adds	r3, #1
 8001078:	603b      	str	r3, [r7, #0]
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	2b03      	cmp	r3, #3
 800107e:	ddc3      	ble.n	8001008 <Keypad_Scan+0x28>
                }
            }
        }
        HAL_GPIO_WritePin(KEYPAD_PORT, ROW_PINS[r], GPIO_PIN_RESET);
 8001080:	4a09      	ldr	r2, [pc, #36]	@ (80010a8 <Keypad_Scan+0xc8>)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001088:	2200      	movs	r2, #0
 800108a:	4619      	mov	r1, r3
 800108c:	4807      	ldr	r0, [pc, #28]	@ (80010ac <Keypad_Scan+0xcc>)
 800108e:	f001 fa95 	bl	80025bc <HAL_GPIO_WritePin>
    for (int r = 0; r < 4; r++)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3301      	adds	r3, #1
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b03      	cmp	r3, #3
 800109c:	dda8      	ble.n	8000ff0 <Keypad_Scan+0x10>
    }

    return 0; // No key pressed
 800109e:	2300      	movs	r3, #0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	0800afd0 	.word	0x0800afd0
 80010ac:	48000800 	.word	0x48000800
 80010b0:	0800afd8 	.word	0x0800afd8
 80010b4:	0800afe0 	.word	0x0800afe0

080010b8 <Servo_SetAngle>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// ---- Servo + Buzzer helper functions ----

// Servo: 0–180° to PWM pulse
void Servo_SetAngle(float angle) {
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	ed87 0a01 	vstr	s0, [r7, #4]
    if (angle < 0) angle = 0;
 80010c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80010c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ce:	d502      	bpl.n	80010d6 <Servo_SetAngle+0x1e>
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	607b      	str	r3, [r7, #4]
    if (angle > 180) angle = 180;
 80010d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80010da:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001124 <Servo_SetAngle+0x6c>
 80010de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e6:	dd01      	ble.n	80010ec <Servo_SetAngle+0x34>
 80010e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <Servo_SetAngle+0x70>)
 80010ea:	607b      	str	r3, [r7, #4]
    uint32_t pulse = 1000 + (uint32_t)((angle / 180.0f) * 1000.0f);
 80010ec:	ed97 7a01 	vldr	s14, [r7, #4]
 80010f0:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001124 <Servo_SetAngle+0x6c>
 80010f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010f8:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800112c <Servo_SetAngle+0x74>
 80010fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001100:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001104:	ee17 3a90 	vmov	r3, s15
 8001108:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800110c:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse);
 800110e:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <Servo_SetAngle+0x78>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001116:	bf00      	nop
 8001118:	3714      	adds	r7, #20
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	43340000 	.word	0x43340000
 8001128:	43340000 	.word	0x43340000
 800112c:	447a0000 	.word	0x447a0000
 8001130:	20000138 	.word	0x20000138

08001134 <Door_Lock>:

void Door_Lock(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
    Servo_SetAngle(0);
 8001138:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8001154 <Door_Lock+0x20>
 800113c:	f7ff ffbc 	bl	80010b8 <Servo_SetAngle>
    HAL_Delay(300);
 8001140:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001144:	f000 fec4 	bl	8001ed0 <HAL_Delay>
    printf("🔒 Door locked\n");
 8001148:	4803      	ldr	r0, [pc, #12]	@ (8001158 <Door_Lock+0x24>)
 800114a:	f008 fdb5 	bl	8009cb8 <puts>
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	00000000 	.word	0x00000000
 8001158:	0800af58 	.word	0x0800af58

0800115c <Door_Unlock>:

void Door_Unlock(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
    Servo_SetAngle(180);
 8001160:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 800117c <Door_Unlock+0x20>
 8001164:	f7ff ffa8 	bl	80010b8 <Servo_SetAngle>
    HAL_Delay(300);
 8001168:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800116c:	f000 feb0 	bl	8001ed0 <HAL_Delay>
    printf("🔓 Door unlocked\n");
 8001170:	4803      	ldr	r0, [pc, #12]	@ (8001180 <Door_Unlock+0x24>)
 8001172:	f008 fda1 	bl	8009cb8 <puts>
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	43340000 	.word	0x43340000
 8001180:	0800af6c 	.word	0x0800af6c

08001184 <send_event>:
#define PIN_CORRECT "PIN_CORRECT"
#define PIN_WRONG "PIN_WRONG"
#define RFID_BAD "RFID_BAD"  // Define the RFID_BAD event
#define ACCESS_GRANTED "ACCESS_GRANTED"
#define ACCESS_DENIED "ACCESS_DENIED"
void send_event(char* event_message) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
    // Send the event message to USART3 (which is connected to ESP12F)
    HAL_UART_Transmit(&huart3, (uint8_t*)event_message, strlen(event_message), HAL_MAX_DELAY);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff f829 	bl	80001e4 <strlen>
 8001192:	4603      	mov	r3, r0
 8001194:	b29a      	uxth	r2, r3
 8001196:	f04f 33ff 	mov.w	r3, #4294967295
 800119a:	6879      	ldr	r1, [r7, #4]
 800119c:	4806      	ldr	r0, [pc, #24]	@ (80011b8 <send_event+0x34>)
 800119e:	f003 fdf7 	bl	8004d90 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart3, (uint8_t*)"\n", 1, HAL_MAX_DELAY);  // Send a newline for easier parsing
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	2201      	movs	r2, #1
 80011a8:	4904      	ldr	r1, [pc, #16]	@ (80011bc <send_event+0x38>)
 80011aa:	4803      	ldr	r0, [pc, #12]	@ (80011b8 <send_event+0x34>)
 80011ac:	f003 fdf0 	bl	8004d90 <HAL_UART_Transmit>
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200002e0 	.word	0x200002e0
 80011bc:	0800af80 	.word	0x0800af80

080011c0 <buzzer_set_freq>:

static inline void buzzer_set_freq(uint32_t freq_hz) {
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
    if (freq_hz == 0) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d104      	bne.n	80011d8 <buzzer_set_freq+0x18>
        __HAL_TIM_SET_COMPARE(&BUZZ_TIM, BUZZ_CHANNEL, 0);
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <buzzer_set_freq+0x54>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2200      	movs	r2, #0
 80011d4:	635a      	str	r2, [r3, #52]	@ 0x34
        return;
 80011d6:	e017      	b.n	8001208 <buzzer_set_freq+0x48>
    }
    uint32_t period = 1000000UL / freq_hz;
 80011d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001218 <buzzer_set_freq+0x58>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e0:	60fb      	str	r3, [r7, #12]
    if (period < 2) period = 2;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d801      	bhi.n	80011ec <buzzer_set_freq+0x2c>
 80011e8:	2302      	movs	r3, #2
 80011ea:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&BUZZ_TIM, period - 1);
 80011ec:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <buzzer_set_freq+0x54>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	68fa      	ldr	r2, [r7, #12]
 80011f2:	3a01      	subs	r2, #1
 80011f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	3b01      	subs	r3, #1
 80011fa:	4a06      	ldr	r2, [pc, #24]	@ (8001214 <buzzer_set_freq+0x54>)
 80011fc:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&BUZZ_TIM, BUZZ_CHANNEL, period / 4);
 80011fe:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <buzzer_set_freq+0x54>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	68fa      	ldr	r2, [r7, #12]
 8001204:	0892      	lsrs	r2, r2, #2
 8001206:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	20000184 	.word	0x20000184
 8001218:	000f4240 	.word	0x000f4240

0800121c <buzzer_off>:

static inline void buzzer_off(void) {
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&BUZZ_TIM, BUZZ_CHANNEL, 0);
 8001220:	4b04      	ldr	r3, [pc, #16]	@ (8001234 <buzzer_off+0x18>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2200      	movs	r2, #0
 8001226:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000184 	.word	0x20000184

08001238 <play_tone>:

static void play_tone(uint32_t freq_hz, uint32_t ms) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
    buzzer_set_freq(freq_hz);
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ffbc 	bl	80011c0 <buzzer_set_freq>
    HAL_Delay(ms);
 8001248:	6838      	ldr	r0, [r7, #0]
 800124a:	f000 fe41 	bl	8001ed0 <HAL_Delay>
    buzzer_off();
 800124e:	f7ff ffe5 	bl	800121c <buzzer_off>
    HAL_Delay(30);
 8001252:	201e      	movs	r0, #30
 8001254:	f000 fe3c 	bl	8001ed0 <HAL_Delay>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <chime_ok>:

void chime_ok(void) {
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    play_tone(784, 120);
 8001264:	2178      	movs	r1, #120	@ 0x78
 8001266:	f44f 7044 	mov.w	r0, #784	@ 0x310
 800126a:	f7ff ffe5 	bl	8001238 <play_tone>
    play_tone(988, 120);
 800126e:	2178      	movs	r1, #120	@ 0x78
 8001270:	f44f 7077 	mov.w	r0, #988	@ 0x3dc
 8001274:	f7ff ffe0 	bl	8001238 <play_tone>
    play_tone(1175, 160);
 8001278:	21a0      	movs	r1, #160	@ 0xa0
 800127a:	f240 4097 	movw	r0, #1175	@ 0x497
 800127e:	f7ff ffdb 	bl	8001238 <play_tone>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}

08001286 <chime_error>:

void chime_error(void) {
 8001286:	b580      	push	{r7, lr}
 8001288:	af00      	add	r7, sp, #0
    play_tone(330, 150);
 800128a:	2196      	movs	r1, #150	@ 0x96
 800128c:	f44f 70a5 	mov.w	r0, #330	@ 0x14a
 8001290:	f7ff ffd2 	bl	8001238 <play_tone>
    play_tone(247, 250);
 8001294:	21fa      	movs	r1, #250	@ 0xfa
 8001296:	20f7      	movs	r0, #247	@ 0xf7
 8001298:	f7ff ffce 	bl	8001238 <play_tone>
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}

080012a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012a0:	b5b0      	push	{r4, r5, r7, lr}
 80012a2:	b08a      	sub	sp, #40	@ 0x28
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a6:	f000 fd97 	bl	8001dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012aa:	f000 f83f 	bl	800132c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ae:	f7ff fd31 	bl	8000d14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012b2:	f000 fc17 	bl	8001ae4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80012b6:	f7ff fdc9 	bl	8000e4c <MX_I2C1_Init>
  MX_TIM3_Init();
 80012ba:	f000 faf9 	bl	80018b0 <MX_TIM3_Init>
  MX_TIM1_Init();
 80012be:	f000 fa67 	bl	8001790 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80012c2:	f000 fbdf 	bl	8001a84 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80012c6:	f000 fc3d 	bl	8001b44 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);   // Servo
 80012ca:	2100      	movs	r1, #0
 80012cc:	4813      	ldr	r0, [pc, #76]	@ (800131c <main+0x7c>)
 80012ce:	f002 fe4f 	bl	8003f70 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&BUZZ_TIM, BUZZ_CHANNEL); // Buzzer
 80012d2:	2100      	movs	r1, #0
 80012d4:	4812      	ldr	r0, [pc, #72]	@ (8001320 <main+0x80>)
 80012d6:	f002 fe4b 	bl	8003f70 <HAL_TIM_PWM_Start>

  // UART startup message (debug)
  char start_msg[] = "\r\n=== Smart Door System Booted ===\r\n";
 80012da:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <main+0x84>)
 80012dc:	463c      	mov	r4, r7
 80012de:	461d      	mov	r5, r3
 80012e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012e8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012ec:	6020      	str	r0, [r4, #0]
 80012ee:	3404      	adds	r4, #4
 80012f0:	7021      	strb	r1, [r4, #0]
  HAL_UART_Transmit(&huart2, (uint8_t*)start_msg, strlen(start_msg), HAL_MAX_DELAY);
 80012f2:	463b      	mov	r3, r7
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7fe ff75 	bl	80001e4 <strlen>
 80012fa:	4603      	mov	r3, r0
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	4639      	mov	r1, r7
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	4808      	ldr	r0, [pc, #32]	@ (8001328 <main+0x88>)
 8001306:	f003 fd43 	bl	8004d90 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800130a:	f005 f9d9 	bl	80066c0 <osKernelInitialize>
  MX_FREERTOS_Init();
 800130e:	f7ff f95d 	bl	80005cc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001312:	f005 f9f9 	bl	8006708 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001316:	bf00      	nop
 8001318:	e7fd      	b.n	8001316 <main+0x76>
 800131a:	bf00      	nop
 800131c:	20000138 	.word	0x20000138
 8001320:	20000184 	.word	0x20000184
 8001324:	0800af84 	.word	0x0800af84
 8001328:	20000258 	.word	0x20000258

0800132c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b096      	sub	sp, #88	@ 0x58
 8001330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	2244      	movs	r2, #68	@ 0x44
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f008 fdce 	bl	8009edc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001340:	463b      	mov	r3, r7
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800134e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001352:	f001 faa3 	bl	800289c <HAL_PWREx_ControlVoltageScaling>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800135c:	f000 f837 	bl	80013ce <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001360:	2302      	movs	r3, #2
 8001362:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001364:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001368:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800136a:	2310      	movs	r3, #16
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800136e:	2302      	movs	r3, #2
 8001370:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001372:	2302      	movs	r3, #2
 8001374:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001376:	2301      	movs	r3, #1
 8001378:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800137a:	230a      	movs	r3, #10
 800137c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800137e:	2307      	movs	r3, #7
 8001380:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001382:	2302      	movs	r3, #2
 8001384:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001386:	2302      	movs	r3, #2
 8001388:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	4618      	mov	r0, r3
 8001390:	f001 fada 	bl	8002948 <HAL_RCC_OscConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800139a:	f000 f818 	bl	80013ce <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139e:	230f      	movs	r3, #15
 80013a0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a2:	2303      	movs	r3, #3
 80013a4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013b2:	463b      	mov	r3, r7
 80013b4:	2104      	movs	r1, #4
 80013b6:	4618      	mov	r0, r3
 80013b8:	f001 fea2 	bl	8003100 <HAL_RCC_ClockConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013c2:	f000 f804 	bl	80013ce <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3758      	adds	r7, #88	@ 0x58
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d2:	b672      	cpsid	i
}
 80013d4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013d6:	bf00      	nop
 80013d8:	e7fd      	b.n	80013d6 <Error_Handler+0x8>
	...

080013dc <HAL_GPIO_EXTI_Callback>:
  pir_last_ms = 0;
}

// ---- ISR path, identical philosophy to your Lab 5 ----
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == PIR_Pin) {
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d114      	bne.n	8001416 <HAL_GPIO_EXTI_Callback+0x3a>
    uint32_t now = HAL_GetTick();
 80013ec:	f000 fd64 	bl	8001eb8 <HAL_GetTick>
 80013f0:	60f8      	str	r0, [r7, #12]
    if ((now - pir_last_ms) > PIR_COOLDOWN_MS) {
 80013f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001420 <HAL_GPIO_EXTI_Callback+0x44>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	68fa      	ldr	r2, [r7, #12]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80013fe:	d90a      	bls.n	8001416 <HAL_GPIO_EXTI_Callback+0x3a>
      pir_last_ms = now;
 8001400:	4a07      	ldr	r2, [pc, #28]	@ (8001420 <HAL_GPIO_EXTI_Callback+0x44>)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6013      	str	r3, [r2, #0]
      pir_count++;
 8001406:	4b07      	ldr	r3, [pc, #28]	@ (8001424 <HAL_GPIO_EXTI_Callback+0x48>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	3301      	adds	r3, #1
 800140c:	4a05      	ldr	r2, [pc, #20]	@ (8001424 <HAL_GPIO_EXTI_Callback+0x48>)
 800140e:	6013      	str	r3, [r2, #0]
      pir_event = 1;     // notify main
 8001410:	4b05      	ldr	r3, [pc, #20]	@ (8001428 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001412:	2201      	movs	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]
    } else {
      // ignore bounces/retriggers in cooldown window
    }
  }
}
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000108 	.word	0x20000108
 8001424:	20000104 	.word	0x20000104
 8001428:	20000100 	.word	0x20000100

0800142c <RFID_Init_IT>:

/* -------------------------------------------------------------------------
 * Initialize RFID UART in interrupt mode
 * ------------------------------------------------------------------------- */
void RFID_Init_IT(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
    rfid_index      = 0;
 8001430:	4b07      	ldr	r3, [pc, #28]	@ (8001450 <RFID_Init_IT+0x24>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
    rfid_buffer[0]  = '\0';
 8001436:	4b07      	ldr	r3, [pc, #28]	@ (8001454 <RFID_Init_IT+0x28>)
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]
    rfid_tag_ready  = 0;
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <RFID_Init_IT+0x2c>)
 800143e:	2200      	movs	r2, #0
 8001440:	701a      	strb	r2, [r3, #0]

    /* Start first interrupt-based receive on USART1 */
    HAL_UART_Receive_IT(&huart1, &rfid_rx_byte, 1);
 8001442:	2201      	movs	r2, #1
 8001444:	4905      	ldr	r1, [pc, #20]	@ (800145c <RFID_Init_IT+0x30>)
 8001446:	4806      	ldr	r0, [pc, #24]	@ (8001460 <RFID_Init_IT+0x34>)
 8001448:	f003 fdf4 	bl	8005034 <HAL_UART_Receive_IT>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000130 	.word	0x20000130
 8001454:	20000110 	.word	0x20000110
 8001458:	20000131 	.word	0x20000131
 800145c:	2000010c 	.word	0x2000010c
 8001460:	200001d0 	.word	0x200001d0

08001464 <HAL_UART_RxCpltCallback>:

/* -------------------------------------------------------------------------
 * UART RX complete callback – called by HAL on each received byte
 * ------------------------------------------------------------------------- */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a1e      	ldr	r2, [pc, #120]	@ (80014ec <HAL_UART_RxCpltCallback+0x88>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d135      	bne.n	80014e2 <HAL_UART_RxCpltCallback+0x7e>
        return;   // ignore other UARTs

    uint8_t b = rfid_rx_byte;
 8001476:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <HAL_UART_RxCpltCallback+0x8c>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	73fb      	strb	r3, [r7, #15]

    if (b == RFID_START)
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	2b0a      	cmp	r3, #10
 8001480:	d106      	bne.n	8001490 <HAL_UART_RxCpltCallback+0x2c>
    {
        /* Start of new frame */
        rfid_index     = 0;
 8001482:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <HAL_UART_RxCpltCallback+0x90>)
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
        rfid_tag_ready = 0;
 8001488:	4b1b      	ldr	r3, [pc, #108]	@ (80014f8 <HAL_UART_RxCpltCallback+0x94>)
 800148a:	2200      	movs	r2, #0
 800148c:	701a      	strb	r2, [r3, #0]
 800148e:	e022      	b.n	80014d6 <HAL_UART_RxCpltCallback+0x72>
    }
    else if (b == RFID_END)
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	2b0d      	cmp	r3, #13
 8001494:	d111      	bne.n	80014ba <HAL_UART_RxCpltCallback+0x56>
    {
        /* End of frame */
        if (rfid_index < RFID_BUF_LEN)
 8001496:	4b17      	ldr	r3, [pc, #92]	@ (80014f4 <HAL_UART_RxCpltCallback+0x90>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	2b1f      	cmp	r3, #31
 800149c:	d806      	bhi.n	80014ac <HAL_UART_RxCpltCallback+0x48>
            rfid_buffer[rfid_index] = '\0';
 800149e:	4b15      	ldr	r3, [pc, #84]	@ (80014f4 <HAL_UART_RxCpltCallback+0x90>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	461a      	mov	r2, r3
 80014a4:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <HAL_UART_RxCpltCallback+0x98>)
 80014a6:	2100      	movs	r1, #0
 80014a8:	5499      	strb	r1, [r3, r2]
 80014aa:	e002      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x4e>
        else
            rfid_buffer[RFID_BUF_LEN - 1] = '\0';
 80014ac:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <HAL_UART_RxCpltCallback+0x98>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	77da      	strb	r2, [r3, #31]

        rfid_tag_ready = 1;
 80014b2:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <HAL_UART_RxCpltCallback+0x94>)
 80014b4:	2201      	movs	r2, #1
 80014b6:	701a      	strb	r2, [r3, #0]
 80014b8:	e00d      	b.n	80014d6 <HAL_UART_RxCpltCallback+0x72>
    }
    else
    {
        /* Middle of frame – store character */
        if (rfid_index < RFID_BUF_LEN - 1)
 80014ba:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <HAL_UART_RxCpltCallback+0x90>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b1e      	cmp	r3, #30
 80014c0:	d809      	bhi.n	80014d6 <HAL_UART_RxCpltCallback+0x72>
        {
            rfid_buffer[rfid_index++] = b;
 80014c2:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <HAL_UART_RxCpltCallback+0x90>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	1c5a      	adds	r2, r3, #1
 80014c8:	b2d1      	uxtb	r1, r2
 80014ca:	4a0a      	ldr	r2, [pc, #40]	@ (80014f4 <HAL_UART_RxCpltCallback+0x90>)
 80014cc:	7011      	strb	r1, [r2, #0]
 80014ce:	4619      	mov	r1, r3
 80014d0:	4a0a      	ldr	r2, [pc, #40]	@ (80014fc <HAL_UART_RxCpltCallback+0x98>)
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
 80014d4:	5453      	strb	r3, [r2, r1]
        }
        /* else: silently drop extra bytes if tag too long */
    }

    /* Arm next interrupt receive */
    HAL_UART_Receive_IT(&huart1, &rfid_rx_byte, 1);
 80014d6:	2201      	movs	r2, #1
 80014d8:	4905      	ldr	r1, [pc, #20]	@ (80014f0 <HAL_UART_RxCpltCallback+0x8c>)
 80014da:	4809      	ldr	r0, [pc, #36]	@ (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 80014dc:	f003 fdaa 	bl	8005034 <HAL_UART_Receive_IT>
 80014e0:	e000      	b.n	80014e4 <HAL_UART_RxCpltCallback+0x80>
        return;   // ignore other UARTs
 80014e2:	bf00      	nop
}
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40013800 	.word	0x40013800
 80014f0:	2000010c 	.word	0x2000010c
 80014f4:	20000130 	.word	0x20000130
 80014f8:	20000131 	.word	0x20000131
 80014fc:	20000110 	.word	0x20000110
 8001500:	200001d0 	.word	0x200001d0

08001504 <RFID_CheckTag>:
 *  return 0: no complete tag
 *         1: authorized tag (matches AUTH_TAG)
 *         2: unauthorized tag
 * ------------------------------------------------------------------------- */
uint8_t RFID_CheckTag(char *tagOut)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
    if (!rfid_tag_ready)
 800150c:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <RFID_CheckTag+0x4c>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d101      	bne.n	800151a <RFID_CheckTag+0x16>
        return 0;  // nothing new
 8001516:	2300      	movs	r3, #0
 8001518:	e016      	b.n	8001548 <RFID_CheckTag+0x44>

    /* Copy tag out and clear for next read */
    strcpy(tagOut, rfid_buffer);
 800151a:	490e      	ldr	r1, [pc, #56]	@ (8001554 <RFID_CheckTag+0x50>)
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f008 fd58 	bl	8009fd2 <strcpy>
    rfid_tag_ready = 0;
 8001522:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <RFID_CheckTag+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
    rfid_index     = 0;
 8001528:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <RFID_CheckTag+0x54>)
 800152a:	2200      	movs	r2, #0
 800152c:	701a      	strb	r2, [r3, #0]
    rfid_buffer[0] = '\0';
 800152e:	4b09      	ldr	r3, [pc, #36]	@ (8001554 <RFID_CheckTag+0x50>)
 8001530:	2200      	movs	r2, #0
 8001532:	701a      	strb	r2, [r3, #0]

    if (strcmp(tagOut, AUTH_TAG) == 0)
 8001534:	4909      	ldr	r1, [pc, #36]	@ (800155c <RFID_CheckTag+0x58>)
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7fe fe4a 	bl	80001d0 <strcmp>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d101      	bne.n	8001546 <RFID_CheckTag+0x42>
        return 1;       // authorized
 8001542:	2301      	movs	r3, #1
 8001544:	e000      	b.n	8001548 <RFID_CheckTag+0x44>
    else
        return 2;       // unauthorized
 8001546:	2302      	movs	r3, #2
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000131 	.word	0x20000131
 8001554:	20000110 	.word	0x20000110
 8001558:	20000130 	.word	0x20000130
 800155c:	0800afac 	.word	0x0800afac

08001560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001566:	4b11      	ldr	r3, [pc, #68]	@ (80015ac <HAL_MspInit+0x4c>)
 8001568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800156a:	4a10      	ldr	r2, [pc, #64]	@ (80015ac <HAL_MspInit+0x4c>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6613      	str	r3, [r2, #96]	@ 0x60
 8001572:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <HAL_MspInit+0x4c>)
 8001574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <HAL_MspInit+0x4c>)
 8001580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001582:	4a0a      	ldr	r2, [pc, #40]	@ (80015ac <HAL_MspInit+0x4c>)
 8001584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001588:	6593      	str	r3, [r2, #88]	@ 0x58
 800158a:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <HAL_MspInit+0x4c>)
 800158c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800158e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001596:	2200      	movs	r2, #0
 8001598:	210f      	movs	r1, #15
 800159a:	f06f 0001 	mvn.w	r0, #1
 800159e:	f000 fd96 	bl	80020ce <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <NMI_Handler+0x4>

080015b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <HardFault_Handler+0x4>

080015c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <MemManage_Handler+0x4>

080015c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <BusFault_Handler+0x4>

080015d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <UsageFault_Handler+0x4>

080015d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ea:	f000 fc51 	bl	8001e90 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80015ee:	f007 f997 	bl	8008920 <xTaskGetSchedulerState>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d001      	beq.n	80015fc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80015f8:	f007 ffc6 	bl	8009588 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}

08001600 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001604:	2002      	movs	r0, #2
 8001606:	f000 fff1 	bl	80025ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001614:	4802      	ldr	r0, [pc, #8]	@ (8001620 <USART1_IRQHandler+0x10>)
 8001616:	f003 fd59 	bl	80050cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200001d0 	.word	0x200001d0

08001624 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
 8001634:	e00a      	b.n	800164c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001636:	f3af 8000 	nop.w
 800163a:	4601      	mov	r1, r0
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	1c5a      	adds	r2, r3, #1
 8001640:	60ba      	str	r2, [r7, #8]
 8001642:	b2ca      	uxtb	r2, r1
 8001644:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	3301      	adds	r3, #1
 800164a:	617b      	str	r3, [r7, #20]
 800164c:	697a      	ldr	r2, [r7, #20]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	429a      	cmp	r2, r3
 8001652:	dbf0      	blt.n	8001636 <_read+0x12>
  }

  return len;
 8001654:	687b      	ldr	r3, [r7, #4]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b086      	sub	sp, #24
 8001662:	af00      	add	r7, sp, #0
 8001664:	60f8      	str	r0, [r7, #12]
 8001666:	60b9      	str	r1, [r7, #8]
 8001668:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	e009      	b.n	8001684 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	1c5a      	adds	r2, r3, #1
 8001674:	60ba      	str	r2, [r7, #8]
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	429a      	cmp	r2, r3
 800168a:	dbf1      	blt.n	8001670 <_write+0x12>
  }
  return len;
 800168c:	687b      	ldr	r3, [r7, #4]
}
 800168e:	4618      	mov	r0, r3
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <_close>:

int _close(int file)
{
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800169e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016ae:	b480      	push	{r7}
 80016b0:	b083      	sub	sp, #12
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
 80016b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016be:	605a      	str	r2, [r3, #4]
  return 0;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr

080016ce <_isatty>:

int _isatty(int file)
{
 80016ce:	b480      	push	{r7}
 80016d0:	b083      	sub	sp, #12
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016d6:	2301      	movs	r3, #1
}
 80016d8:	4618      	mov	r0, r3
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
	...

08001700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001708:	4a14      	ldr	r2, [pc, #80]	@ (800175c <_sbrk+0x5c>)
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <_sbrk+0x60>)
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <_sbrk+0x64>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d102      	bne.n	8001722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800171c:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <_sbrk+0x64>)
 800171e:	4a12      	ldr	r2, [pc, #72]	@ (8001768 <_sbrk+0x68>)
 8001720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <_sbrk+0x64>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	429a      	cmp	r2, r3
 800172e:	d207      	bcs.n	8001740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001730:	f008 fc22 	bl	8009f78 <__errno>
 8001734:	4603      	mov	r3, r0
 8001736:	220c      	movs	r2, #12
 8001738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
 800173e:	e009      	b.n	8001754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <_sbrk+0x64>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001746:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <_sbrk+0x64>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <_sbrk+0x64>)
 8001750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001752:	68fb      	ldr	r3, [r7, #12]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20018000 	.word	0x20018000
 8001760:	00000400 	.word	0x00000400
 8001764:	20000134 	.word	0x20000134
 8001768:	20001dc0 	.word	0x20001dc0

0800176c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001770:	4b06      	ldr	r3, [pc, #24]	@ (800178c <SystemInit+0x20>)
 8001772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001776:	4a05      	ldr	r2, [pc, #20]	@ (800178c <SystemInit+0x20>)
 8001778:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800177c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b096      	sub	sp, #88	@ 0x58
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001796:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017a2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
 80017b0:	611a      	str	r2, [r3, #16]
 80017b2:	615a      	str	r2, [r3, #20]
 80017b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	222c      	movs	r2, #44	@ 0x2c
 80017ba:	2100      	movs	r1, #0
 80017bc:	4618      	mov	r0, r3
 80017be:	f008 fb8d 	bl	8009edc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017c2:	4b39      	ldr	r3, [pc, #228]	@ (80018a8 <MX_TIM1_Init+0x118>)
 80017c4:	4a39      	ldr	r2, [pc, #228]	@ (80018ac <MX_TIM1_Init+0x11c>)
 80017c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 80017c8:	4b37      	ldr	r3, [pc, #220]	@ (80018a8 <MX_TIM1_Init+0x118>)
 80017ca:	224f      	movs	r2, #79	@ 0x4f
 80017cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ce:	4b36      	ldr	r3, [pc, #216]	@ (80018a8 <MX_TIM1_Init+0x118>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80017d4:	4b34      	ldr	r3, [pc, #208]	@ (80018a8 <MX_TIM1_Init+0x118>)
 80017d6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80017da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017dc:	4b32      	ldr	r3, [pc, #200]	@ (80018a8 <MX_TIM1_Init+0x118>)
 80017de:	2200      	movs	r2, #0
 80017e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017e2:	4b31      	ldr	r3, [pc, #196]	@ (80018a8 <MX_TIM1_Init+0x118>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017e8:	4b2f      	ldr	r3, [pc, #188]	@ (80018a8 <MX_TIM1_Init+0x118>)
 80017ea:	2280      	movs	r2, #128	@ 0x80
 80017ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017ee:	482e      	ldr	r0, [pc, #184]	@ (80018a8 <MX_TIM1_Init+0x118>)
 80017f0:	f002 fb66 	bl	8003ec0 <HAL_TIM_PWM_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80017fa:	f7ff fde8 	bl	80013ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017fe:	2300      	movs	r3, #0
 8001800:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001802:	2300      	movs	r3, #0
 8001804:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001806:	2300      	movs	r3, #0
 8001808:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800180a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800180e:	4619      	mov	r1, r3
 8001810:	4825      	ldr	r0, [pc, #148]	@ (80018a8 <MX_TIM1_Init+0x118>)
 8001812:	f003 f969 	bl	8004ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800181c:	f7ff fdd7 	bl	80013ce <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001820:	2360      	movs	r3, #96	@ 0x60
 8001822:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 1500;
 8001824:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001828:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800182a:	2300      	movs	r3, #0
 800182c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800182e:	2300      	movs	r3, #0
 8001830:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001832:	2300      	movs	r3, #0
 8001834:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001836:	2300      	movs	r3, #0
 8001838:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800183a:	2300      	movs	r3, #0
 800183c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800183e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001842:	2200      	movs	r2, #0
 8001844:	4619      	mov	r1, r3
 8001846:	4818      	ldr	r0, [pc, #96]	@ (80018a8 <MX_TIM1_Init+0x118>)
 8001848:	f002 fc98 	bl	800417c <HAL_TIM_PWM_ConfigChannel>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001852:	f7ff fdbc 	bl	80013ce <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800185a:	2300      	movs	r3, #0
 800185c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800186a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800186e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001874:	2300      	movs	r3, #0
 8001876:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001878:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800187c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001882:	2300      	movs	r3, #0
 8001884:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	4619      	mov	r1, r3
 800188a:	4807      	ldr	r0, [pc, #28]	@ (80018a8 <MX_TIM1_Init+0x118>)
 800188c:	f003 f9b4 	bl	8004bf8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8001896:	f7ff fd9a 	bl	80013ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800189a:	4803      	ldr	r0, [pc, #12]	@ (80018a8 <MX_TIM1_Init+0x118>)
 800189c:	f000 f896 	bl	80019cc <HAL_TIM_MspPostInit>

}
 80018a0:	bf00      	nop
 80018a2:	3758      	adds	r7, #88	@ 0x58
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000138 	.word	0x20000138
 80018ac:	40012c00 	.word	0x40012c00

080018b0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08a      	sub	sp, #40	@ 0x28
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b6:	f107 031c 	add.w	r3, r7, #28
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018c2:	463b      	mov	r3, r7
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
 80018d0:	615a      	str	r2, [r3, #20]
 80018d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018d4:	4b21      	ldr	r3, [pc, #132]	@ (800195c <MX_TIM3_Init+0xac>)
 80018d6:	4a22      	ldr	r2, [pc, #136]	@ (8001960 <MX_TIM3_Init+0xb0>)
 80018d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 80018da:	4b20      	ldr	r3, [pc, #128]	@ (800195c <MX_TIM3_Init+0xac>)
 80018dc:	224f      	movs	r2, #79	@ 0x4f
 80018de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e0:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <MX_TIM3_Init+0xac>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80018e6:	4b1d      	ldr	r3, [pc, #116]	@ (800195c <MX_TIM3_Init+0xac>)
 80018e8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ee:	4b1b      	ldr	r3, [pc, #108]	@ (800195c <MX_TIM3_Init+0xac>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f4:	4b19      	ldr	r3, [pc, #100]	@ (800195c <MX_TIM3_Init+0xac>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018fa:	4818      	ldr	r0, [pc, #96]	@ (800195c <MX_TIM3_Init+0xac>)
 80018fc:	f002 fae0 	bl	8003ec0 <HAL_TIM_PWM_Init>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001906:	f7ff fd62 	bl	80013ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190e:	2300      	movs	r3, #0
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001912:	f107 031c 	add.w	r3, r7, #28
 8001916:	4619      	mov	r1, r3
 8001918:	4810      	ldr	r0, [pc, #64]	@ (800195c <MX_TIM3_Init+0xac>)
 800191a:	f003 f8e5 	bl	8004ae8 <HAL_TIMEx_MasterConfigSynchronization>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001924:	f7ff fd53 	bl	80013ce <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001928:	2360      	movs	r3, #96	@ 0x60
 800192a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001934:	2300      	movs	r3, #0
 8001936:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001938:	463b      	mov	r3, r7
 800193a:	2200      	movs	r2, #0
 800193c:	4619      	mov	r1, r3
 800193e:	4807      	ldr	r0, [pc, #28]	@ (800195c <MX_TIM3_Init+0xac>)
 8001940:	f002 fc1c 	bl	800417c <HAL_TIM_PWM_ConfigChannel>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800194a:	f7ff fd40 	bl	80013ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800194e:	4803      	ldr	r0, [pc, #12]	@ (800195c <MX_TIM3_Init+0xac>)
 8001950:	f000 f83c 	bl	80019cc <HAL_TIM_MspPostInit>

}
 8001954:	bf00      	nop
 8001956:	3728      	adds	r7, #40	@ 0x28
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000184 	.word	0x20000184
 8001960:	40000400 	.word	0x40000400

08001964 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a13      	ldr	r2, [pc, #76]	@ (80019c0 <HAL_TIM_PWM_MspInit+0x5c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d10c      	bne.n	8001990 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001976:	4b13      	ldr	r3, [pc, #76]	@ (80019c4 <HAL_TIM_PWM_MspInit+0x60>)
 8001978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800197a:	4a12      	ldr	r2, [pc, #72]	@ (80019c4 <HAL_TIM_PWM_MspInit+0x60>)
 800197c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001980:	6613      	str	r3, [r2, #96]	@ 0x60
 8001982:	4b10      	ldr	r3, [pc, #64]	@ (80019c4 <HAL_TIM_PWM_MspInit+0x60>)
 8001984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001986:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800198e:	e010      	b.n	80019b2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM3)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a0c      	ldr	r2, [pc, #48]	@ (80019c8 <HAL_TIM_PWM_MspInit+0x64>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d10b      	bne.n	80019b2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800199a:	4b0a      	ldr	r3, [pc, #40]	@ (80019c4 <HAL_TIM_PWM_MspInit+0x60>)
 800199c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199e:	4a09      	ldr	r2, [pc, #36]	@ (80019c4 <HAL_TIM_PWM_MspInit+0x60>)
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a6:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <HAL_TIM_PWM_MspInit+0x60>)
 80019a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	60bb      	str	r3, [r7, #8]
 80019b0:	68bb      	ldr	r3, [r7, #8]
}
 80019b2:	bf00      	nop
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40012c00 	.word	0x40012c00
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40000400 	.word	0x40000400

080019cc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08a      	sub	sp, #40	@ 0x28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a23      	ldr	r2, [pc, #140]	@ (8001a78 <HAL_TIM_MspPostInit+0xac>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d11e      	bne.n	8001a2c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	4b23      	ldr	r3, [pc, #140]	@ (8001a7c <HAL_TIM_MspPostInit+0xb0>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f2:	4a22      	ldr	r2, [pc, #136]	@ (8001a7c <HAL_TIM_MspPostInit+0xb0>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019fa:	4b20      	ldr	r3, [pc, #128]	@ (8001a7c <HAL_TIM_MspPostInit+0xb0>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a26:	f000 fc07 	bl	8002238 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a2a:	e021      	b.n	8001a70 <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM3)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a13      	ldr	r2, [pc, #76]	@ (8001a80 <HAL_TIM_MspPostInit+0xb4>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d11c      	bne.n	8001a70 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <HAL_TIM_MspPostInit+0xb0>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	4a10      	ldr	r2, [pc, #64]	@ (8001a7c <HAL_TIM_MspPostInit+0xb0>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <HAL_TIM_MspPostInit+0xb0>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a4e:	2340      	movs	r3, #64	@ 0x40
 8001a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a52:	2302      	movs	r3, #2
 8001a54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a62:	f107 0314 	add.w	r3, r7, #20
 8001a66:	4619      	mov	r1, r3
 8001a68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a6c:	f000 fbe4 	bl	8002238 <HAL_GPIO_Init>
}
 8001a70:	bf00      	nop
 8001a72:	3728      	adds	r7, #40	@ 0x28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40012c00 	.word	0x40012c00
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	40000400 	.word	0x40000400

08001a84 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a88:	4b14      	ldr	r3, [pc, #80]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001a8a:	4a15      	ldr	r2, [pc, #84]	@ (8001ae0 <MX_USART1_UART_Init+0x5c>)
 8001a8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8001a8e:	4b13      	ldr	r3, [pc, #76]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001a90:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001a94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a96:	4b11      	ldr	r3, [pc, #68]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001aaa:	220c      	movs	r2, #12
 8001aac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aae:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ab4:	4b09      	ldr	r3, [pc, #36]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aba:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ac0:	4b06      	ldr	r3, [pc, #24]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ac6:	4805      	ldr	r0, [pc, #20]	@ (8001adc <MX_USART1_UART_Init+0x58>)
 8001ac8:	f003 f914 	bl	8004cf4 <HAL_UART_Init>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001ad2:	f7ff fc7c 	bl	80013ce <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	200001d0 	.word	0x200001d0
 8001ae0:	40013800 	.word	0x40013800

08001ae4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ae8:	4b14      	ldr	r3, [pc, #80]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001aea:	4a15      	ldr	r2, [pc, #84]	@ (8001b40 <MX_USART2_UART_Init+0x5c>)
 8001aec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001aee:	4b13      	ldr	r3, [pc, #76]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001af0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001af4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001af6:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001afc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b02:	4b0e      	ldr	r3, [pc, #56]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b08:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001b0a:	220c      	movs	r2, #12
 8001b0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b14:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b1a:	4b08      	ldr	r3, [pc, #32]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b26:	4805      	ldr	r0, [pc, #20]	@ (8001b3c <MX_USART2_UART_Init+0x58>)
 8001b28:	f003 f8e4 	bl	8004cf4 <HAL_UART_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b32:	f7ff fc4c 	bl	80013ce <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000258 	.word	0x20000258
 8001b40:	40004400 	.word	0x40004400

08001b44 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b48:	4b14      	ldr	r3, [pc, #80]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b4a:	4a15      	ldr	r2, [pc, #84]	@ (8001ba0 <MX_USART3_UART_Init+0x5c>)
 8001b4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001b4e:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b50:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001b54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b56:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b62:	4b0e      	ldr	r3, [pc, #56]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b68:	4b0c      	ldr	r3, [pc, #48]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b6a:	220c      	movs	r2, #12
 8001b6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b74:	4b09      	ldr	r3, [pc, #36]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b7a:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b80:	4b06      	ldr	r3, [pc, #24]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b86:	4805      	ldr	r0, [pc, #20]	@ (8001b9c <MX_USART3_UART_Init+0x58>)
 8001b88:	f003 f8b4 	bl	8004cf4 <HAL_UART_Init>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001b92:	f7ff fc1c 	bl	80013ce <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	200002e0 	.word	0x200002e0
 8001ba0:	40004800 	.word	0x40004800

08001ba4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b0b0      	sub	sp, #192	@ 0xc0
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc0:	2288      	movs	r2, #136	@ 0x88
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f008 f989 	bl	8009edc <memset>
  if(uartHandle->Instance==USART1)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a68      	ldr	r2, [pc, #416]	@ (8001d70 <HAL_UART_MspInit+0x1cc>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d145      	bne.n	8001c60 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001be0:	4618      	mov	r0, r3
 8001be2:	f001 fcb1 	bl	8003548 <HAL_RCCEx_PeriphCLKConfig>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bec:	f7ff fbef 	bl	80013ce <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bf0:	4b60      	ldr	r3, [pc, #384]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001bf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bf4:	4a5f      	ldr	r2, [pc, #380]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001bf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfa:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bfc:	4b5d      	ldr	r3, [pc, #372]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001bfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c04:	623b      	str	r3, [r7, #32]
 8001c06:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c08:	4b5a      	ldr	r3, [pc, #360]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001c0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0c:	4a59      	ldr	r2, [pc, #356]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001c0e:	f043 0301 	orr.w	r3, r3, #1
 8001c12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c14:	4b57      	ldr	r3, [pc, #348]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	61fb      	str	r3, [r7, #28]
 8001c1e:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c20:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c34:	2303      	movs	r3, #3
 8001c36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c3a:	2307      	movs	r3, #7
 8001c3c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c40:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c44:	4619      	mov	r1, r3
 8001c46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c4a:	f000 faf5 	bl	8002238 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2105      	movs	r1, #5
 8001c52:	2025      	movs	r0, #37	@ 0x25
 8001c54:	f000 fa3b 	bl	80020ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c58:	2025      	movs	r0, #37	@ 0x25
 8001c5a:	f000 fa54 	bl	8002106 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001c5e:	e082      	b.n	8001d66 <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART2)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a44      	ldr	r2, [pc, #272]	@ (8001d78 <HAL_UART_MspInit+0x1d4>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d13c      	bne.n	8001ce4 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c76:	4618      	mov	r0, r3
 8001c78:	f001 fc66 	bl	8003548 <HAL_RCCEx_PeriphCLKConfig>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001c82:	f7ff fba4 	bl	80013ce <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c86:	4b3b      	ldr	r3, [pc, #236]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8a:	4a3a      	ldr	r2, [pc, #232]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001c8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c92:	4b38      	ldr	r3, [pc, #224]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c9a:	61bb      	str	r3, [r7, #24]
 8001c9c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9e:	4b35      	ldr	r3, [pc, #212]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca2:	4a34      	ldr	r2, [pc, #208]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001caa:	4b32      	ldr	r3, [pc, #200]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001cb6:	230c      	movs	r3, #12
 8001cb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cce:	2307      	movs	r3, #7
 8001cd0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cde:	f000 faab 	bl	8002238 <HAL_GPIO_Init>
}
 8001ce2:	e040      	b.n	8001d66 <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART3)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a24      	ldr	r2, [pc, #144]	@ (8001d7c <HAL_UART_MspInit+0x1d8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d13b      	bne.n	8001d66 <HAL_UART_MspInit+0x1c2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001cee:	2304      	movs	r3, #4
 8001cf0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f001 fc24 	bl	8003548 <HAL_RCCEx_PeriphCLKConfig>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_UART_MspInit+0x166>
      Error_Handler();
 8001d06:	f7ff fb62 	bl	80013ce <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0e:	4a19      	ldr	r2, [pc, #100]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001d10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d16:	4b17      	ldr	r3, [pc, #92]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d22:	4b14      	ldr	r3, [pc, #80]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d26:	4a13      	ldr	r2, [pc, #76]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001d28:	f043 0302 	orr.w	r3, r3, #2
 8001d2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d2e:	4b11      	ldr	r3, [pc, #68]	@ (8001d74 <HAL_UART_MspInit+0x1d0>)
 8001d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d3a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d54:	2307      	movs	r3, #7
 8001d56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4807      	ldr	r0, [pc, #28]	@ (8001d80 <HAL_UART_MspInit+0x1dc>)
 8001d62:	f000 fa69 	bl	8002238 <HAL_GPIO_Init>
}
 8001d66:	bf00      	nop
 8001d68:	37c0      	adds	r7, #192	@ 0xc0
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40013800 	.word	0x40013800
 8001d74:	40021000 	.word	0x40021000
 8001d78:	40004400 	.word	0x40004400
 8001d7c:	40004800 	.word	0x40004800
 8001d80:	48000400 	.word	0x48000400

08001d84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dbc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d88:	f7ff fcf0 	bl	800176c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d8c:	480c      	ldr	r0, [pc, #48]	@ (8001dc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d8e:	490d      	ldr	r1, [pc, #52]	@ (8001dc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <LoopForever+0xe>)
  movs r3, #0
 8001d92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d94:	e002      	b.n	8001d9c <LoopCopyDataInit>

08001d96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d9a:	3304      	adds	r3, #4

08001d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001da0:	d3f9      	bcc.n	8001d96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001da2:	4a0a      	ldr	r2, [pc, #40]	@ (8001dcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001da4:	4c0a      	ldr	r4, [pc, #40]	@ (8001dd0 <LoopForever+0x16>)
  movs r3, #0
 8001da6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da8:	e001      	b.n	8001dae <LoopFillZerobss>

08001daa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001daa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dac:	3204      	adds	r2, #4

08001dae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001db0:	d3fb      	bcc.n	8001daa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db2:	f008 f8e7 	bl	8009f84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001db6:	f7ff fa73 	bl	80012a0 <main>

08001dba <LoopForever>:

LoopForever:
    b LoopForever
 8001dba:	e7fe      	b.n	8001dba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001dbc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001dc8:	0800b07c 	.word	0x0800b07c
  ldr r2, =_sbss
 8001dcc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001dd0:	20001dc0 	.word	0x20001dc0

08001dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dd4:	e7fe      	b.n	8001dd4 <ADC1_2_IRQHandler>
	...

08001dd8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <HAL_Init+0x3c>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a0b      	ldr	r2, [pc, #44]	@ (8001e14 <HAL_Init+0x3c>)
 8001de8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dee:	2003      	movs	r0, #3
 8001df0:	f000 f962 	bl	80020b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001df4:	200f      	movs	r0, #15
 8001df6:	f000 f80f 	bl	8001e18 <HAL_InitTick>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d002      	beq.n	8001e06 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	71fb      	strb	r3, [r7, #7]
 8001e04:	e001      	b.n	8001e0a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e06:	f7ff fbab 	bl	8001560 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40022000 	.word	0x40022000

08001e18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e20:	2300      	movs	r3, #0
 8001e22:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e24:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <HAL_InitTick+0x6c>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d023      	beq.n	8001e74 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e2c:	4b16      	ldr	r3, [pc, #88]	@ (8001e88 <HAL_InitTick+0x70>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <HAL_InitTick+0x6c>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	4619      	mov	r1, r3
 8001e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e42:	4618      	mov	r0, r3
 8001e44:	f000 f96d 	bl	8002122 <HAL_SYSTICK_Config>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d10f      	bne.n	8001e6e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b0f      	cmp	r3, #15
 8001e52:	d809      	bhi.n	8001e68 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e54:	2200      	movs	r2, #0
 8001e56:	6879      	ldr	r1, [r7, #4]
 8001e58:	f04f 30ff 	mov.w	r0, #4294967295
 8001e5c:	f000 f937 	bl	80020ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e60:	4a0a      	ldr	r2, [pc, #40]	@ (8001e8c <HAL_InitTick+0x74>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	e007      	b.n	8001e78 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	73fb      	strb	r3, [r7, #15]
 8001e6c:	e004      	b.n	8001e78 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	73fb      	strb	r3, [r7, #15]
 8001e72:	e001      	b.n	8001e78 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000010 	.word	0x20000010
 8001e88:	20000008 	.word	0x20000008
 8001e8c:	2000000c 	.word	0x2000000c

08001e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e94:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <HAL_IncTick+0x20>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <HAL_IncTick+0x24>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	4a04      	ldr	r2, [pc, #16]	@ (8001eb4 <HAL_IncTick+0x24>)
 8001ea2:	6013      	str	r3, [r2, #0]
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20000010 	.word	0x20000010
 8001eb4:	20000368 	.word	0x20000368

08001eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  return uwTick;
 8001ebc:	4b03      	ldr	r3, [pc, #12]	@ (8001ecc <HAL_GetTick+0x14>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000368 	.word	0x20000368

08001ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed8:	f7ff ffee 	bl	8001eb8 <HAL_GetTick>
 8001edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee8:	d005      	beq.n	8001ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001eea:	4b0a      	ldr	r3, [pc, #40]	@ (8001f14 <HAL_Delay+0x44>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ef6:	bf00      	nop
 8001ef8:	f7ff ffde 	bl	8001eb8 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d8f7      	bhi.n	8001ef8 <HAL_Delay+0x28>
  {
  }
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000010 	.word	0x20000010

08001f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f003 0307 	and.w	r3, r3, #7
 8001f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <__NVIC_SetPriorityGrouping+0x44>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f34:	4013      	ands	r3, r2
 8001f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f4a:	4a04      	ldr	r2, [pc, #16]	@ (8001f5c <__NVIC_SetPriorityGrouping+0x44>)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	60d3      	str	r3, [r2, #12]
}
 8001f50:	bf00      	nop
 8001f52:	3714      	adds	r7, #20
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	e000ed00 	.word	0xe000ed00

08001f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f64:	4b04      	ldr	r3, [pc, #16]	@ (8001f78 <__NVIC_GetPriorityGrouping+0x18>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	0a1b      	lsrs	r3, r3, #8
 8001f6a:	f003 0307 	and.w	r3, r3, #7
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	db0b      	blt.n	8001fa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	f003 021f 	and.w	r2, r3, #31
 8001f94:	4907      	ldr	r1, [pc, #28]	@ (8001fb4 <__NVIC_EnableIRQ+0x38>)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	095b      	lsrs	r3, r3, #5
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000e100 	.word	0xe000e100

08001fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	6039      	str	r1, [r7, #0]
 8001fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	db0a      	blt.n	8001fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	490c      	ldr	r1, [pc, #48]	@ (8002004 <__NVIC_SetPriority+0x4c>)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	0112      	lsls	r2, r2, #4
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	440b      	add	r3, r1
 8001fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fe0:	e00a      	b.n	8001ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	4908      	ldr	r1, [pc, #32]	@ (8002008 <__NVIC_SetPriority+0x50>)
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	3b04      	subs	r3, #4
 8001ff0:	0112      	lsls	r2, r2, #4
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	761a      	strb	r2, [r3, #24]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000e100 	.word	0xe000e100
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800200c:	b480      	push	{r7}
 800200e:	b089      	sub	sp, #36	@ 0x24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f1c3 0307 	rsb	r3, r3, #7
 8002026:	2b04      	cmp	r3, #4
 8002028:	bf28      	it	cs
 800202a:	2304      	movcs	r3, #4
 800202c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3304      	adds	r3, #4
 8002032:	2b06      	cmp	r3, #6
 8002034:	d902      	bls.n	800203c <NVIC_EncodePriority+0x30>
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3b03      	subs	r3, #3
 800203a:	e000      	b.n	800203e <NVIC_EncodePriority+0x32>
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002040:	f04f 32ff 	mov.w	r2, #4294967295
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43da      	mvns	r2, r3
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	401a      	ands	r2, r3
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002054:	f04f 31ff 	mov.w	r1, #4294967295
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	fa01 f303 	lsl.w	r3, r1, r3
 800205e:	43d9      	mvns	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002064:	4313      	orrs	r3, r2
         );
}
 8002066:	4618      	mov	r0, r3
 8002068:	3724      	adds	r7, #36	@ 0x24
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3b01      	subs	r3, #1
 8002080:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002084:	d301      	bcc.n	800208a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002086:	2301      	movs	r3, #1
 8002088:	e00f      	b.n	80020aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800208a:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <SysTick_Config+0x40>)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3b01      	subs	r3, #1
 8002090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002092:	210f      	movs	r1, #15
 8002094:	f04f 30ff 	mov.w	r0, #4294967295
 8002098:	f7ff ff8e 	bl	8001fb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800209c:	4b05      	ldr	r3, [pc, #20]	@ (80020b4 <SysTick_Config+0x40>)
 800209e:	2200      	movs	r2, #0
 80020a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020a2:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <SysTick_Config+0x40>)
 80020a4:	2207      	movs	r2, #7
 80020a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	e000e010 	.word	0xe000e010

080020b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff ff29 	bl	8001f18 <__NVIC_SetPriorityGrouping>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b086      	sub	sp, #24
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	4603      	mov	r3, r0
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
 80020da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020e0:	f7ff ff3e 	bl	8001f60 <__NVIC_GetPriorityGrouping>
 80020e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68b9      	ldr	r1, [r7, #8]
 80020ea:	6978      	ldr	r0, [r7, #20]
 80020ec:	f7ff ff8e 	bl	800200c <NVIC_EncodePriority>
 80020f0:	4602      	mov	r2, r0
 80020f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff ff5d 	bl	8001fb8 <__NVIC_SetPriority>
}
 80020fe:	bf00      	nop
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	4603      	mov	r3, r0
 800210e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff31 	bl	8001f7c <__NVIC_EnableIRQ>
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff ffa2 	bl	8002074 <SysTick_Config>
 8002130:	4603      	mov	r3, r0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800213a:	b480      	push	{r7}
 800213c:	b085      	sub	sp, #20
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002142:	2300      	movs	r3, #0
 8002144:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d008      	beq.n	8002164 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2204      	movs	r2, #4
 8002156:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e022      	b.n	80021aa <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 020e 	bic.w	r2, r2, #14
 8002172:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0201 	bic.w	r2, r2, #1
 8002182:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002188:	f003 021c 	and.w	r2, r3, #28
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	2101      	movs	r1, #1
 8002192:	fa01 f202 	lsl.w	r2, r1, r2
 8002196:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3714      	adds	r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b084      	sub	sp, #16
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021be:	2300      	movs	r3, #0
 80021c0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d005      	beq.n	80021da <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2204      	movs	r2, #4
 80021d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	73fb      	strb	r3, [r7, #15]
 80021d8:	e029      	b.n	800222e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 020e 	bic.w	r2, r2, #14
 80021e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 0201 	bic.w	r2, r2, #1
 80021f8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	f003 021c 	and.w	r2, r3, #28
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	2101      	movs	r1, #1
 8002208:	fa01 f202 	lsl.w	r2, r1, r2
 800220c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2201      	movs	r2, #1
 8002212:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	4798      	blx	r3
    }
  }
  return status;
 800222e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002238:	b480      	push	{r7}
 800223a:	b087      	sub	sp, #28
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002242:	2300      	movs	r3, #0
 8002244:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002246:	e17f      	b.n	8002548 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	2101      	movs	r1, #1
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	fa01 f303 	lsl.w	r3, r1, r3
 8002254:	4013      	ands	r3, r2
 8002256:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	f000 8171 	beq.w	8002542 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 0303 	and.w	r3, r3, #3
 8002268:	2b01      	cmp	r3, #1
 800226a:	d005      	beq.n	8002278 <HAL_GPIO_Init+0x40>
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d130      	bne.n	80022da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	2203      	movs	r2, #3
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	4013      	ands	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	4313      	orrs	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022ae:	2201      	movs	r2, #1
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	091b      	lsrs	r3, r3, #4
 80022c4:	f003 0201 	and.w	r2, r3, #1
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 0303 	and.w	r3, r3, #3
 80022e2:	2b03      	cmp	r3, #3
 80022e4:	d118      	bne.n	8002318 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80022ec:	2201      	movs	r2, #1
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4013      	ands	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	08db      	lsrs	r3, r3, #3
 8002302:	f003 0201 	and.w	r2, r3, #1
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4313      	orrs	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	2b03      	cmp	r3, #3
 8002322:	d017      	beq.n	8002354 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	2203      	movs	r2, #3
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4013      	ands	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 0303 	and.w	r3, r3, #3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d123      	bne.n	80023a8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	08da      	lsrs	r2, r3, #3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3208      	adds	r2, #8
 8002368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800236c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	220f      	movs	r2, #15
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	691a      	ldr	r2, [r3, #16]
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f003 0307 	and.w	r3, r3, #7
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	08da      	lsrs	r2, r3, #3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3208      	adds	r2, #8
 80023a2:	6939      	ldr	r1, [r7, #16]
 80023a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	2203      	movs	r2, #3
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	43db      	mvns	r3, r3
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4013      	ands	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f003 0203 	and.w	r2, r3, #3
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 80ac 	beq.w	8002542 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002568 <HAL_GPIO_Init+0x330>)
 80023ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ee:	4a5e      	ldr	r2, [pc, #376]	@ (8002568 <HAL_GPIO_Init+0x330>)
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80023f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002568 <HAL_GPIO_Init+0x330>)
 80023f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	60bb      	str	r3, [r7, #8]
 8002400:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002402:	4a5a      	ldr	r2, [pc, #360]	@ (800256c <HAL_GPIO_Init+0x334>)
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	089b      	lsrs	r3, r3, #2
 8002408:	3302      	adds	r3, #2
 800240a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800240e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	220f      	movs	r2, #15
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43db      	mvns	r3, r3
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	4013      	ands	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800242c:	d025      	beq.n	800247a <HAL_GPIO_Init+0x242>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a4f      	ldr	r2, [pc, #316]	@ (8002570 <HAL_GPIO_Init+0x338>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d01f      	beq.n	8002476 <HAL_GPIO_Init+0x23e>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a4e      	ldr	r2, [pc, #312]	@ (8002574 <HAL_GPIO_Init+0x33c>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d019      	beq.n	8002472 <HAL_GPIO_Init+0x23a>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a4d      	ldr	r2, [pc, #308]	@ (8002578 <HAL_GPIO_Init+0x340>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d013      	beq.n	800246e <HAL_GPIO_Init+0x236>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a4c      	ldr	r2, [pc, #304]	@ (800257c <HAL_GPIO_Init+0x344>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d00d      	beq.n	800246a <HAL_GPIO_Init+0x232>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a4b      	ldr	r2, [pc, #300]	@ (8002580 <HAL_GPIO_Init+0x348>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d007      	beq.n	8002466 <HAL_GPIO_Init+0x22e>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a4a      	ldr	r2, [pc, #296]	@ (8002584 <HAL_GPIO_Init+0x34c>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d101      	bne.n	8002462 <HAL_GPIO_Init+0x22a>
 800245e:	2306      	movs	r3, #6
 8002460:	e00c      	b.n	800247c <HAL_GPIO_Init+0x244>
 8002462:	2307      	movs	r3, #7
 8002464:	e00a      	b.n	800247c <HAL_GPIO_Init+0x244>
 8002466:	2305      	movs	r3, #5
 8002468:	e008      	b.n	800247c <HAL_GPIO_Init+0x244>
 800246a:	2304      	movs	r3, #4
 800246c:	e006      	b.n	800247c <HAL_GPIO_Init+0x244>
 800246e:	2303      	movs	r3, #3
 8002470:	e004      	b.n	800247c <HAL_GPIO_Init+0x244>
 8002472:	2302      	movs	r3, #2
 8002474:	e002      	b.n	800247c <HAL_GPIO_Init+0x244>
 8002476:	2301      	movs	r3, #1
 8002478:	e000      	b.n	800247c <HAL_GPIO_Init+0x244>
 800247a:	2300      	movs	r3, #0
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	f002 0203 	and.w	r2, r2, #3
 8002482:	0092      	lsls	r2, r2, #2
 8002484:	4093      	lsls	r3, r2
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800248c:	4937      	ldr	r1, [pc, #220]	@ (800256c <HAL_GPIO_Init+0x334>)
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	089b      	lsrs	r3, r3, #2
 8002492:	3302      	adds	r3, #2
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800249a:	4b3b      	ldr	r3, [pc, #236]	@ (8002588 <HAL_GPIO_Init+0x350>)
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	43db      	mvns	r3, r3
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4013      	ands	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024be:	4a32      	ldr	r2, [pc, #200]	@ (8002588 <HAL_GPIO_Init+0x350>)
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80024c4:	4b30      	ldr	r3, [pc, #192]	@ (8002588 <HAL_GPIO_Init+0x350>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	43db      	mvns	r3, r3
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	4013      	ands	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024e8:	4a27      	ldr	r2, [pc, #156]	@ (8002588 <HAL_GPIO_Init+0x350>)
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80024ee:	4b26      	ldr	r3, [pc, #152]	@ (8002588 <HAL_GPIO_Init+0x350>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	43db      	mvns	r3, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002512:	4a1d      	ldr	r2, [pc, #116]	@ (8002588 <HAL_GPIO_Init+0x350>)
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002518:	4b1b      	ldr	r3, [pc, #108]	@ (8002588 <HAL_GPIO_Init+0x350>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	43db      	mvns	r3, r3
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	4013      	ands	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d003      	beq.n	800253c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800253c:	4a12      	ldr	r2, [pc, #72]	@ (8002588 <HAL_GPIO_Init+0x350>)
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	3301      	adds	r3, #1
 8002546:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa22 f303 	lsr.w	r3, r2, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	f47f ae78 	bne.w	8002248 <HAL_GPIO_Init+0x10>
  }
}
 8002558:	bf00      	nop
 800255a:	bf00      	nop
 800255c:	371c      	adds	r7, #28
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40021000 	.word	0x40021000
 800256c:	40010000 	.word	0x40010000
 8002570:	48000400 	.word	0x48000400
 8002574:	48000800 	.word	0x48000800
 8002578:	48000c00 	.word	0x48000c00
 800257c:	48001000 	.word	0x48001000
 8002580:	48001400 	.word	0x48001400
 8002584:	48001800 	.word	0x48001800
 8002588:	40010400 	.word	0x40010400

0800258c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691a      	ldr	r2, [r3, #16]
 800259c:	887b      	ldrh	r3, [r7, #2]
 800259e:	4013      	ands	r3, r2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d002      	beq.n	80025aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025a4:	2301      	movs	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
 80025a8:	e001      	b.n	80025ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025aa:	2300      	movs	r3, #0
 80025ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	807b      	strh	r3, [r7, #2]
 80025c8:	4613      	mov	r3, r2
 80025ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025cc:	787b      	ldrb	r3, [r7, #1]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d003      	beq.n	80025da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025d2:	887a      	ldrh	r2, [r7, #2]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025d8:	e002      	b.n	80025e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025da:	887a      	ldrh	r2, [r7, #2]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80025f6:	4b08      	ldr	r3, [pc, #32]	@ (8002618 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025f8:	695a      	ldr	r2, [r3, #20]
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	4013      	ands	r3, r2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d006      	beq.n	8002610 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002602:	4a05      	ldr	r2, [pc, #20]	@ (8002618 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002604:	88fb      	ldrh	r3, [r7, #6]
 8002606:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002608:	88fb      	ldrh	r3, [r7, #6]
 800260a:	4618      	mov	r0, r3
 800260c:	f7fe fee6 	bl	80013dc <HAL_GPIO_EXTI_Callback>
  }
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40010400 	.word	0x40010400

0800261c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e08d      	b.n	800274a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d106      	bne.n	8002648 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f7fe fc42 	bl	8000ecc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2224      	movs	r2, #36	@ 0x24
 800264c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0201 	bic.w	r2, r2, #1
 800265e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800266c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800267c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d107      	bne.n	8002696 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689a      	ldr	r2, [r3, #8]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002692:	609a      	str	r2, [r3, #8]
 8002694:	e006      	b.n	80026a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	689a      	ldr	r2, [r3, #8]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80026a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d108      	bne.n	80026be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026ba:	605a      	str	r2, [r3, #4]
 80026bc:	e007      	b.n	80026ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80026dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	691a      	ldr	r2, [r3, #16]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	69d9      	ldr	r1, [r3, #28]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a1a      	ldr	r2, [r3, #32]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 0201 	orr.w	r2, r2, #1
 800272a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2220      	movs	r2, #32
 8002736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
 800275a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b20      	cmp	r3, #32
 8002766:	d138      	bne.n	80027da <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800276e:	2b01      	cmp	r3, #1
 8002770:	d101      	bne.n	8002776 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002772:	2302      	movs	r3, #2
 8002774:	e032      	b.n	80027dc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2224      	movs	r2, #36	@ 0x24
 8002782:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f022 0201 	bic.w	r2, r2, #1
 8002794:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80027a4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6819      	ldr	r1, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f042 0201 	orr.w	r2, r2, #1
 80027c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2220      	movs	r2, #32
 80027ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80027da:	2302      	movs	r3, #2
  }
}
 80027dc:	4618      	mov	r0, r3
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b20      	cmp	r3, #32
 80027fc:	d139      	bne.n	8002872 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002808:	2302      	movs	r3, #2
 800280a:	e033      	b.n	8002874 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2224      	movs	r2, #36	@ 0x24
 8002818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 0201 	bic.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800283a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	021b      	lsls	r3, r3, #8
 8002840:	68fa      	ldr	r2, [r7, #12]
 8002842:	4313      	orrs	r3, r2
 8002844:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f042 0201 	orr.w	r2, r2, #1
 800285c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2220      	movs	r2, #32
 8002862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	e000      	b.n	8002874 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002872:	2302      	movs	r3, #2
  }
}
 8002874:	4618      	mov	r0, r3
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002884:	4b04      	ldr	r3, [pc, #16]	@ (8002898 <HAL_PWREx_GetVoltageRange+0x18>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800288c:	4618      	mov	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40007000 	.word	0x40007000

0800289c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028aa:	d130      	bne.n	800290e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028ac:	4b23      	ldr	r3, [pc, #140]	@ (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028b8:	d038      	beq.n	800292c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028ba:	4b20      	ldr	r3, [pc, #128]	@ (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028c2:	4a1e      	ldr	r2, [pc, #120]	@ (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002940 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2232      	movs	r2, #50	@ 0x32
 80028d0:	fb02 f303 	mul.w	r3, r2, r3
 80028d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002944 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80028d6:	fba2 2303 	umull	r2, r3, r2, r3
 80028da:	0c9b      	lsrs	r3, r3, #18
 80028dc:	3301      	adds	r3, #1
 80028de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028e0:	e002      	b.n	80028e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	3b01      	subs	r3, #1
 80028e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028e8:	4b14      	ldr	r3, [pc, #80]	@ (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028f4:	d102      	bne.n	80028fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1f2      	bne.n	80028e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028fc:	4b0f      	ldr	r3, [pc, #60]	@ (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002908:	d110      	bne.n	800292c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e00f      	b.n	800292e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800290e:	4b0b      	ldr	r3, [pc, #44]	@ (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002916:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800291a:	d007      	beq.n	800292c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800291c:	4b07      	ldr	r3, [pc, #28]	@ (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002924:	4a05      	ldr	r2, [pc, #20]	@ (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002926:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800292a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40007000 	.word	0x40007000
 8002940:	20000008 	.word	0x20000008
 8002944:	431bde83 	.word	0x431bde83

08002948 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e3ca      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800295a:	4b97      	ldr	r3, [pc, #604]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 030c 	and.w	r3, r3, #12
 8002962:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002964:	4b94      	ldr	r3, [pc, #592]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f003 0303 	and.w	r3, r3, #3
 800296c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0310 	and.w	r3, r3, #16
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 80e4 	beq.w	8002b44 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d007      	beq.n	8002992 <HAL_RCC_OscConfig+0x4a>
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	2b0c      	cmp	r3, #12
 8002986:	f040 808b 	bne.w	8002aa0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	2b01      	cmp	r3, #1
 800298e:	f040 8087 	bne.w	8002aa0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002992:	4b89      	ldr	r3, [pc, #548]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d005      	beq.n	80029aa <HAL_RCC_OscConfig+0x62>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e3a2      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a1a      	ldr	r2, [r3, #32]
 80029ae:	4b82      	ldr	r3, [pc, #520]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_RCC_OscConfig+0x7c>
 80029ba:	4b7f      	ldr	r3, [pc, #508]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029c2:	e005      	b.n	80029d0 <HAL_RCC_OscConfig+0x88>
 80029c4:	4b7c      	ldr	r3, [pc, #496]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 80029c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ca:	091b      	lsrs	r3, r3, #4
 80029cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d223      	bcs.n	8002a1c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	4618      	mov	r0, r3
 80029da:	f000 fd55 	bl	8003488 <RCC_SetFlashLatencyFromMSIRange>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e383      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029e8:	4b73      	ldr	r3, [pc, #460]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a72      	ldr	r2, [pc, #456]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 80029ee:	f043 0308 	orr.w	r3, r3, #8
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b70      	ldr	r3, [pc, #448]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	496d      	ldr	r1, [pc, #436]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a06:	4b6c      	ldr	r3, [pc, #432]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	021b      	lsls	r3, r3, #8
 8002a14:	4968      	ldr	r1, [pc, #416]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	604b      	str	r3, [r1, #4]
 8002a1a:	e025      	b.n	8002a68 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a1c:	4b66      	ldr	r3, [pc, #408]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a65      	ldr	r2, [pc, #404]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a22:	f043 0308 	orr.w	r3, r3, #8
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	4b63      	ldr	r3, [pc, #396]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	4960      	ldr	r1, [pc, #384]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a3a:	4b5f      	ldr	r3, [pc, #380]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	021b      	lsls	r3, r3, #8
 8002a48:	495b      	ldr	r1, [pc, #364]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d109      	bne.n	8002a68 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f000 fd15 	bl	8003488 <RCC_SetFlashLatencyFromMSIRange>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e343      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a68:	f000 fc4a 	bl	8003300 <HAL_RCC_GetSysClockFreq>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	4b52      	ldr	r3, [pc, #328]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	091b      	lsrs	r3, r3, #4
 8002a74:	f003 030f 	and.w	r3, r3, #15
 8002a78:	4950      	ldr	r1, [pc, #320]	@ (8002bbc <HAL_RCC_OscConfig+0x274>)
 8002a7a:	5ccb      	ldrb	r3, [r1, r3]
 8002a7c:	f003 031f 	and.w	r3, r3, #31
 8002a80:	fa22 f303 	lsr.w	r3, r2, r3
 8002a84:	4a4e      	ldr	r2, [pc, #312]	@ (8002bc0 <HAL_RCC_OscConfig+0x278>)
 8002a86:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a88:	4b4e      	ldr	r3, [pc, #312]	@ (8002bc4 <HAL_RCC_OscConfig+0x27c>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff f9c3 	bl	8001e18 <HAL_InitTick>
 8002a92:	4603      	mov	r3, r0
 8002a94:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d052      	beq.n	8002b42 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002a9c:	7bfb      	ldrb	r3, [r7, #15]
 8002a9e:	e327      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d032      	beq.n	8002b0e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002aa8:	4b43      	ldr	r3, [pc, #268]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a42      	ldr	r2, [pc, #264]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ab4:	f7ff fa00 	bl	8001eb8 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002abc:	f7ff f9fc 	bl	8001eb8 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e310      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ace:	4b3a      	ldr	r3, [pc, #232]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ada:	4b37      	ldr	r3, [pc, #220]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a36      	ldr	r2, [pc, #216]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002ae0:	f043 0308 	orr.w	r3, r3, #8
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	4b34      	ldr	r3, [pc, #208]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	4931      	ldr	r1, [pc, #196]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002af8:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	021b      	lsls	r3, r3, #8
 8002b06:	492c      	ldr	r1, [pc, #176]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	604b      	str	r3, [r1, #4]
 8002b0c:	e01a      	b.n	8002b44 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a29      	ldr	r2, [pc, #164]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002b14:	f023 0301 	bic.w	r3, r3, #1
 8002b18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b1a:	f7ff f9cd 	bl	8001eb8 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b22:	f7ff f9c9 	bl	8001eb8 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e2dd      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b34:	4b20      	ldr	r3, [pc, #128]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1f0      	bne.n	8002b22 <HAL_RCC_OscConfig+0x1da>
 8002b40:	e000      	b.n	8002b44 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b42:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d074      	beq.n	8002c3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	2b08      	cmp	r3, #8
 8002b54:	d005      	beq.n	8002b62 <HAL_RCC_OscConfig+0x21a>
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	2b0c      	cmp	r3, #12
 8002b5a:	d10e      	bne.n	8002b7a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d10b      	bne.n	8002b7a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b62:	4b15      	ldr	r3, [pc, #84]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d064      	beq.n	8002c38 <HAL_RCC_OscConfig+0x2f0>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d160      	bne.n	8002c38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e2ba      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b82:	d106      	bne.n	8002b92 <HAL_RCC_OscConfig+0x24a>
 8002b84:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a0b      	ldr	r2, [pc, #44]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002b8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	e026      	b.n	8002be0 <HAL_RCC_OscConfig+0x298>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b9a:	d115      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x280>
 8002b9c:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a05      	ldr	r2, [pc, #20]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002ba2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ba6:	6013      	str	r3, [r2, #0]
 8002ba8:	4b03      	ldr	r3, [pc, #12]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a02      	ldr	r2, [pc, #8]	@ (8002bb8 <HAL_RCC_OscConfig+0x270>)
 8002bae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	e014      	b.n	8002be0 <HAL_RCC_OscConfig+0x298>
 8002bb6:	bf00      	nop
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	0800aff0 	.word	0x0800aff0
 8002bc0:	20000008 	.word	0x20000008
 8002bc4:	2000000c 	.word	0x2000000c
 8002bc8:	4ba0      	ldr	r3, [pc, #640]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a9f      	ldr	r2, [pc, #636]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002bce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bd2:	6013      	str	r3, [r2, #0]
 8002bd4:	4b9d      	ldr	r3, [pc, #628]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a9c      	ldr	r2, [pc, #624]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002bda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d013      	beq.n	8002c10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7ff f966 	bl	8001eb8 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf0:	f7ff f962 	bl	8001eb8 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b64      	cmp	r3, #100	@ 0x64
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e276      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c02:	4b92      	ldr	r3, [pc, #584]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d0f0      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x2a8>
 8002c0e:	e014      	b.n	8002c3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7ff f952 	bl	8001eb8 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c18:	f7ff f94e 	bl	8001eb8 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b64      	cmp	r3, #100	@ 0x64
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e262      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c2a:	4b88      	ldr	r3, [pc, #544]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x2d0>
 8002c36:	e000      	b.n	8002c3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d060      	beq.n	8002d08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_OscConfig+0x310>
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	2b0c      	cmp	r3, #12
 8002c50:	d119      	bne.n	8002c86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d116      	bne.n	8002c86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c58:	4b7c      	ldr	r3, [pc, #496]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <HAL_RCC_OscConfig+0x328>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d101      	bne.n	8002c70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e23f      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c70:	4b76      	ldr	r3, [pc, #472]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	061b      	lsls	r3, r3, #24
 8002c7e:	4973      	ldr	r1, [pc, #460]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c84:	e040      	b.n	8002d08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d023      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c8e:	4b6f      	ldr	r3, [pc, #444]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a6e      	ldr	r2, [pc, #440]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9a:	f7ff f90d 	bl	8001eb8 <HAL_GetTick>
 8002c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ca0:	e008      	b.n	8002cb4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca2:	f7ff f909 	bl	8001eb8 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d901      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e21d      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cb4:	4b65      	ldr	r3, [pc, #404]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d0f0      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc0:	4b62      	ldr	r3, [pc, #392]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	061b      	lsls	r3, r3, #24
 8002cce:	495f      	ldr	r1, [pc, #380]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	604b      	str	r3, [r1, #4]
 8002cd4:	e018      	b.n	8002d08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cd6:	4b5d      	ldr	r3, [pc, #372]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a5c      	ldr	r2, [pc, #368]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ce0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce2:	f7ff f8e9 	bl	8001eb8 <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cea:	f7ff f8e5 	bl	8001eb8 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e1f9      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cfc:	4b53      	ldr	r3, [pc, #332]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1f0      	bne.n	8002cea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0308 	and.w	r3, r3, #8
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d03c      	beq.n	8002d8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d01c      	beq.n	8002d56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d1c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d22:	4a4a      	ldr	r2, [pc, #296]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2c:	f7ff f8c4 	bl	8001eb8 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d34:	f7ff f8c0 	bl	8001eb8 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e1d4      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d46:	4b41      	ldr	r3, [pc, #260]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0ef      	beq.n	8002d34 <HAL_RCC_OscConfig+0x3ec>
 8002d54:	e01b      	b.n	8002d8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d56:	4b3d      	ldr	r3, [pc, #244]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d5c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002d5e:	f023 0301 	bic.w	r3, r3, #1
 8002d62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d66:	f7ff f8a7 	bl	8001eb8 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d6e:	f7ff f8a3 	bl	8001eb8 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e1b7      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d80:	4b32      	ldr	r3, [pc, #200]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1ef      	bne.n	8002d6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0304 	and.w	r3, r3, #4
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 80a6 	beq.w	8002ee8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002da0:	4b2a      	ldr	r3, [pc, #168]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10d      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dac:	4b27      	ldr	r3, [pc, #156]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db0:	4a26      	ldr	r2, [pc, #152]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002db6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002db8:	4b24      	ldr	r3, [pc, #144]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dc8:	4b21      	ldr	r3, [pc, #132]	@ (8002e50 <HAL_RCC_OscConfig+0x508>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d118      	bne.n	8002e06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e50 <HAL_RCC_OscConfig+0x508>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a1d      	ldr	r2, [pc, #116]	@ (8002e50 <HAL_RCC_OscConfig+0x508>)
 8002dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de0:	f7ff f86a 	bl	8001eb8 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de8:	f7ff f866 	bl	8001eb8 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e17a      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dfa:	4b15      	ldr	r3, [pc, #84]	@ (8002e50 <HAL_RCC_OscConfig+0x508>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d108      	bne.n	8002e20 <HAL_RCC_OscConfig+0x4d8>
 8002e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e14:	4a0d      	ldr	r2, [pc, #52]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002e16:	f043 0301 	orr.w	r3, r3, #1
 8002e1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e1e:	e029      	b.n	8002e74 <HAL_RCC_OscConfig+0x52c>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2b05      	cmp	r3, #5
 8002e26:	d115      	bne.n	8002e54 <HAL_RCC_OscConfig+0x50c>
 8002e28:	4b08      	ldr	r3, [pc, #32]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e2e:	4a07      	ldr	r2, [pc, #28]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002e30:	f043 0304 	orr.w	r3, r3, #4
 8002e34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e38:	4b04      	ldr	r3, [pc, #16]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3e:	4a03      	ldr	r2, [pc, #12]	@ (8002e4c <HAL_RCC_OscConfig+0x504>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e48:	e014      	b.n	8002e74 <HAL_RCC_OscConfig+0x52c>
 8002e4a:	bf00      	nop
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	40007000 	.word	0x40007000
 8002e54:	4b9c      	ldr	r3, [pc, #624]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e5a:	4a9b      	ldr	r2, [pc, #620]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002e5c:	f023 0301 	bic.w	r3, r3, #1
 8002e60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e64:	4b98      	ldr	r3, [pc, #608]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e6a:	4a97      	ldr	r2, [pc, #604]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002e6c:	f023 0304 	bic.w	r3, r3, #4
 8002e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d016      	beq.n	8002eaa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e7c:	f7ff f81c 	bl	8001eb8 <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e82:	e00a      	b.n	8002e9a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e84:	f7ff f818 	bl	8001eb8 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e12a      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e9a:	4b8b      	ldr	r3, [pc, #556]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0ed      	beq.n	8002e84 <HAL_RCC_OscConfig+0x53c>
 8002ea8:	e015      	b.n	8002ed6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eaa:	f7ff f805 	bl	8001eb8 <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002eb0:	e00a      	b.n	8002ec8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb2:	f7ff f801 	bl	8001eb8 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d901      	bls.n	8002ec8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e113      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ec8:	4b7f      	ldr	r3, [pc, #508]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1ed      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ed6:	7ffb      	ldrb	r3, [r7, #31]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d105      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002edc:	4b7a      	ldr	r3, [pc, #488]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee0:	4a79      	ldr	r2, [pc, #484]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002ee2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ee6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 80fe 	beq.w	80030ee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	f040 80d0 	bne.w	800309c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002efc:	4b72      	ldr	r3, [pc, #456]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f003 0203 	and.w	r2, r3, #3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d130      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d127      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d11f      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f3c:	2a07      	cmp	r2, #7
 8002f3e:	bf14      	ite	ne
 8002f40:	2201      	movne	r2, #1
 8002f42:	2200      	moveq	r2, #0
 8002f44:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d113      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f54:	085b      	lsrs	r3, r3, #1
 8002f56:	3b01      	subs	r3, #1
 8002f58:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d109      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f68:	085b      	lsrs	r3, r3, #1
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d06e      	beq.n	8003050 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	2b0c      	cmp	r3, #12
 8002f76:	d069      	beq.n	800304c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f78:	4b53      	ldr	r3, [pc, #332]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d105      	bne.n	8002f90 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f84:	4b50      	ldr	r3, [pc, #320]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d001      	beq.n	8002f94 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0ad      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f94:	4b4c      	ldr	r3, [pc, #304]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a4b      	ldr	r2, [pc, #300]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002f9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f9e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fa0:	f7fe ff8a 	bl	8001eb8 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa8:	f7fe ff86 	bl	8001eb8 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e09a      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fba:	4b43      	ldr	r3, [pc, #268]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f0      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fc6:	4b40      	ldr	r3, [pc, #256]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8002fc8:	68da      	ldr	r2, [r3, #12]
 8002fca:	4b40      	ldr	r3, [pc, #256]	@ (80030cc <HAL_RCC_OscConfig+0x784>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002fd6:	3a01      	subs	r2, #1
 8002fd8:	0112      	lsls	r2, r2, #4
 8002fda:	4311      	orrs	r1, r2
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002fe0:	0212      	lsls	r2, r2, #8
 8002fe2:	4311      	orrs	r1, r2
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002fe8:	0852      	lsrs	r2, r2, #1
 8002fea:	3a01      	subs	r2, #1
 8002fec:	0552      	lsls	r2, r2, #21
 8002fee:	4311      	orrs	r1, r2
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002ff4:	0852      	lsrs	r2, r2, #1
 8002ff6:	3a01      	subs	r2, #1
 8002ff8:	0652      	lsls	r2, r2, #25
 8002ffa:	4311      	orrs	r1, r2
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003000:	0912      	lsrs	r2, r2, #4
 8003002:	0452      	lsls	r2, r2, #17
 8003004:	430a      	orrs	r2, r1
 8003006:	4930      	ldr	r1, [pc, #192]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8003008:	4313      	orrs	r3, r2
 800300a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800300c:	4b2e      	ldr	r3, [pc, #184]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a2d      	ldr	r2, [pc, #180]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8003012:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003016:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003018:	4b2b      	ldr	r3, [pc, #172]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	4a2a      	ldr	r2, [pc, #168]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 800301e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003022:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003024:	f7fe ff48 	bl	8001eb8 <HAL_GetTick>
 8003028:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800302a:	e008      	b.n	800303e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302c:	f7fe ff44 	bl	8001eb8 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b02      	cmp	r3, #2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e058      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800303e:	4b22      	ldr	r3, [pc, #136]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0f0      	beq.n	800302c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800304a:	e050      	b.n	80030ee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e04f      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003050:	4b1d      	ldr	r3, [pc, #116]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d148      	bne.n	80030ee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800305c:	4b1a      	ldr	r3, [pc, #104]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a19      	ldr	r2, [pc, #100]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8003062:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003066:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003068:	4b17      	ldr	r3, [pc, #92]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	4a16      	ldr	r2, [pc, #88]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 800306e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003072:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003074:	f7fe ff20 	bl	8001eb8 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800307c:	f7fe ff1c 	bl	8001eb8 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e030      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800308e:	4b0e      	ldr	r3, [pc, #56]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0f0      	beq.n	800307c <HAL_RCC_OscConfig+0x734>
 800309a:	e028      	b.n	80030ee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	2b0c      	cmp	r3, #12
 80030a0:	d023      	beq.n	80030ea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a2:	4b09      	ldr	r3, [pc, #36]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a08      	ldr	r2, [pc, #32]	@ (80030c8 <HAL_RCC_OscConfig+0x780>)
 80030a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ae:	f7fe ff03 	bl	8001eb8 <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030b4:	e00c      	b.n	80030d0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b6:	f7fe feff 	bl	8001eb8 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d905      	bls.n	80030d0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e013      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
 80030c8:	40021000 	.word	0x40021000
 80030cc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030d0:	4b09      	ldr	r3, [pc, #36]	@ (80030f8 <HAL_RCC_OscConfig+0x7b0>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1ec      	bne.n	80030b6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80030dc:	4b06      	ldr	r3, [pc, #24]	@ (80030f8 <HAL_RCC_OscConfig+0x7b0>)
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	4905      	ldr	r1, [pc, #20]	@ (80030f8 <HAL_RCC_OscConfig+0x7b0>)
 80030e2:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <HAL_RCC_OscConfig+0x7b4>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	60cb      	str	r3, [r1, #12]
 80030e8:	e001      	b.n	80030ee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3720      	adds	r7, #32
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40021000 	.word	0x40021000
 80030fc:	feeefffc 	.word	0xfeeefffc

08003100 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0e7      	b.n	80032e4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003114:	4b75      	ldr	r3, [pc, #468]	@ (80032ec <HAL_RCC_ClockConfig+0x1ec>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0307 	and.w	r3, r3, #7
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	429a      	cmp	r2, r3
 8003120:	d910      	bls.n	8003144 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003122:	4b72      	ldr	r3, [pc, #456]	@ (80032ec <HAL_RCC_ClockConfig+0x1ec>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f023 0207 	bic.w	r2, r3, #7
 800312a:	4970      	ldr	r1, [pc, #448]	@ (80032ec <HAL_RCC_ClockConfig+0x1ec>)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003132:	4b6e      	ldr	r3, [pc, #440]	@ (80032ec <HAL_RCC_ClockConfig+0x1ec>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	429a      	cmp	r2, r3
 800313e:	d001      	beq.n	8003144 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e0cf      	b.n	80032e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d010      	beq.n	8003172 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	4b66      	ldr	r3, [pc, #408]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800315c:	429a      	cmp	r2, r3
 800315e:	d908      	bls.n	8003172 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003160:	4b63      	ldr	r3, [pc, #396]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	4960      	ldr	r1, [pc, #384]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 800316e:	4313      	orrs	r3, r2
 8003170:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d04c      	beq.n	8003218 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b03      	cmp	r3, #3
 8003184:	d107      	bne.n	8003196 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003186:	4b5a      	ldr	r3, [pc, #360]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d121      	bne.n	80031d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e0a6      	b.n	80032e4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b02      	cmp	r3, #2
 800319c:	d107      	bne.n	80031ae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800319e:	4b54      	ldr	r3, [pc, #336]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d115      	bne.n	80031d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e09a      	b.n	80032e4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d107      	bne.n	80031c6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031b6:	4b4e      	ldr	r3, [pc, #312]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d109      	bne.n	80031d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e08e      	b.n	80032e4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031c6:	4b4a      	ldr	r3, [pc, #296]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e086      	b.n	80032e4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031d6:	4b46      	ldr	r3, [pc, #280]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f023 0203 	bic.w	r2, r3, #3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	4943      	ldr	r1, [pc, #268]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031e8:	f7fe fe66 	bl	8001eb8 <HAL_GetTick>
 80031ec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ee:	e00a      	b.n	8003206 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f0:	f7fe fe62 	bl	8001eb8 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031fe:	4293      	cmp	r3, r2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e06e      	b.n	80032e4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003206:	4b3a      	ldr	r3, [pc, #232]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 020c 	and.w	r2, r3, #12
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	429a      	cmp	r2, r3
 8003216:	d1eb      	bne.n	80031f0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0302 	and.w	r3, r3, #2
 8003220:	2b00      	cmp	r3, #0
 8003222:	d010      	beq.n	8003246 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	4b31      	ldr	r3, [pc, #196]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003230:	429a      	cmp	r2, r3
 8003232:	d208      	bcs.n	8003246 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003234:	4b2e      	ldr	r3, [pc, #184]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	492b      	ldr	r1, [pc, #172]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003242:	4313      	orrs	r3, r2
 8003244:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003246:	4b29      	ldr	r3, [pc, #164]	@ (80032ec <HAL_RCC_ClockConfig+0x1ec>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d210      	bcs.n	8003276 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003254:	4b25      	ldr	r3, [pc, #148]	@ (80032ec <HAL_RCC_ClockConfig+0x1ec>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f023 0207 	bic.w	r2, r3, #7
 800325c:	4923      	ldr	r1, [pc, #140]	@ (80032ec <HAL_RCC_ClockConfig+0x1ec>)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	4313      	orrs	r3, r2
 8003262:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003264:	4b21      	ldr	r3, [pc, #132]	@ (80032ec <HAL_RCC_ClockConfig+0x1ec>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d001      	beq.n	8003276 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e036      	b.n	80032e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0304 	and.w	r3, r3, #4
 800327e:	2b00      	cmp	r3, #0
 8003280:	d008      	beq.n	8003294 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003282:	4b1b      	ldr	r3, [pc, #108]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	4918      	ldr	r1, [pc, #96]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003290:	4313      	orrs	r3, r2
 8003292:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0308 	and.w	r3, r3, #8
 800329c:	2b00      	cmp	r3, #0
 800329e:	d009      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032a0:	4b13      	ldr	r3, [pc, #76]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	4910      	ldr	r1, [pc, #64]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032b4:	f000 f824 	bl	8003300 <HAL_RCC_GetSysClockFreq>
 80032b8:	4602      	mov	r2, r0
 80032ba:	4b0d      	ldr	r3, [pc, #52]	@ (80032f0 <HAL_RCC_ClockConfig+0x1f0>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	091b      	lsrs	r3, r3, #4
 80032c0:	f003 030f 	and.w	r3, r3, #15
 80032c4:	490b      	ldr	r1, [pc, #44]	@ (80032f4 <HAL_RCC_ClockConfig+0x1f4>)
 80032c6:	5ccb      	ldrb	r3, [r1, r3]
 80032c8:	f003 031f 	and.w	r3, r3, #31
 80032cc:	fa22 f303 	lsr.w	r3, r2, r3
 80032d0:	4a09      	ldr	r2, [pc, #36]	@ (80032f8 <HAL_RCC_ClockConfig+0x1f8>)
 80032d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032d4:	4b09      	ldr	r3, [pc, #36]	@ (80032fc <HAL_RCC_ClockConfig+0x1fc>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4618      	mov	r0, r3
 80032da:	f7fe fd9d 	bl	8001e18 <HAL_InitTick>
 80032de:	4603      	mov	r3, r0
 80032e0:	72fb      	strb	r3, [r7, #11]

  return status;
 80032e2:	7afb      	ldrb	r3, [r7, #11]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3710      	adds	r7, #16
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	40022000 	.word	0x40022000
 80032f0:	40021000 	.word	0x40021000
 80032f4:	0800aff0 	.word	0x0800aff0
 80032f8:	20000008 	.word	0x20000008
 80032fc:	2000000c 	.word	0x2000000c

08003300 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003300:	b480      	push	{r7}
 8003302:	b089      	sub	sp, #36	@ 0x24
 8003304:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003306:	2300      	movs	r3, #0
 8003308:	61fb      	str	r3, [r7, #28]
 800330a:	2300      	movs	r3, #0
 800330c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800330e:	4b3e      	ldr	r3, [pc, #248]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f003 030c 	and.w	r3, r3, #12
 8003316:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003318:	4b3b      	ldr	r3, [pc, #236]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f003 0303 	and.w	r3, r3, #3
 8003320:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d005      	beq.n	8003334 <HAL_RCC_GetSysClockFreq+0x34>
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	2b0c      	cmp	r3, #12
 800332c:	d121      	bne.n	8003372 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d11e      	bne.n	8003372 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003334:	4b34      	ldr	r3, [pc, #208]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0308 	and.w	r3, r3, #8
 800333c:	2b00      	cmp	r3, #0
 800333e:	d107      	bne.n	8003350 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003340:	4b31      	ldr	r3, [pc, #196]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 8003342:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003346:	0a1b      	lsrs	r3, r3, #8
 8003348:	f003 030f 	and.w	r3, r3, #15
 800334c:	61fb      	str	r3, [r7, #28]
 800334e:	e005      	b.n	800335c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003350:	4b2d      	ldr	r3, [pc, #180]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	091b      	lsrs	r3, r3, #4
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800335c:	4a2b      	ldr	r2, [pc, #172]	@ (800340c <HAL_RCC_GetSysClockFreq+0x10c>)
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003364:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10d      	bne.n	8003388 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003370:	e00a      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	2b04      	cmp	r3, #4
 8003376:	d102      	bne.n	800337e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003378:	4b25      	ldr	r3, [pc, #148]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x110>)
 800337a:	61bb      	str	r3, [r7, #24]
 800337c:	e004      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	2b08      	cmp	r3, #8
 8003382:	d101      	bne.n	8003388 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003384:	4b23      	ldr	r3, [pc, #140]	@ (8003414 <HAL_RCC_GetSysClockFreq+0x114>)
 8003386:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	2b0c      	cmp	r3, #12
 800338c:	d134      	bne.n	80033f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800338e:	4b1e      	ldr	r3, [pc, #120]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	f003 0303 	and.w	r3, r3, #3
 8003396:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b02      	cmp	r3, #2
 800339c:	d003      	beq.n	80033a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2b03      	cmp	r3, #3
 80033a2:	d003      	beq.n	80033ac <HAL_RCC_GetSysClockFreq+0xac>
 80033a4:	e005      	b.n	80033b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x110>)
 80033a8:	617b      	str	r3, [r7, #20]
      break;
 80033aa:	e005      	b.n	80033b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80033ac:	4b19      	ldr	r3, [pc, #100]	@ (8003414 <HAL_RCC_GetSysClockFreq+0x114>)
 80033ae:	617b      	str	r3, [r7, #20]
      break;
 80033b0:	e002      	b.n	80033b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	617b      	str	r3, [r7, #20]
      break;
 80033b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033b8:	4b13      	ldr	r3, [pc, #76]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	091b      	lsrs	r3, r3, #4
 80033be:	f003 0307 	and.w	r3, r3, #7
 80033c2:	3301      	adds	r3, #1
 80033c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033c6:	4b10      	ldr	r3, [pc, #64]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	0a1b      	lsrs	r3, r3, #8
 80033cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	fb03 f202 	mul.w	r2, r3, r2
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033de:	4b0a      	ldr	r3, [pc, #40]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x108>)
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	0e5b      	lsrs	r3, r3, #25
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	3301      	adds	r3, #1
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80033f8:	69bb      	ldr	r3, [r7, #24]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3724      	adds	r7, #36	@ 0x24
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	40021000 	.word	0x40021000
 800340c:	0800b008 	.word	0x0800b008
 8003410:	00f42400 	.word	0x00f42400
 8003414:	007a1200 	.word	0x007a1200

08003418 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800341c:	4b03      	ldr	r3, [pc, #12]	@ (800342c <HAL_RCC_GetHCLKFreq+0x14>)
 800341e:	681b      	ldr	r3, [r3, #0]
}
 8003420:	4618      	mov	r0, r3
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	20000008 	.word	0x20000008

08003430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003434:	f7ff fff0 	bl	8003418 <HAL_RCC_GetHCLKFreq>
 8003438:	4602      	mov	r2, r0
 800343a:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <HAL_RCC_GetPCLK1Freq+0x24>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	0a1b      	lsrs	r3, r3, #8
 8003440:	f003 0307 	and.w	r3, r3, #7
 8003444:	4904      	ldr	r1, [pc, #16]	@ (8003458 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003446:	5ccb      	ldrb	r3, [r1, r3]
 8003448:	f003 031f 	and.w	r3, r3, #31
 800344c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003450:	4618      	mov	r0, r3
 8003452:	bd80      	pop	{r7, pc}
 8003454:	40021000 	.word	0x40021000
 8003458:	0800b000 	.word	0x0800b000

0800345c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003460:	f7ff ffda 	bl	8003418 <HAL_RCC_GetHCLKFreq>
 8003464:	4602      	mov	r2, r0
 8003466:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	0adb      	lsrs	r3, r3, #11
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	4904      	ldr	r1, [pc, #16]	@ (8003484 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003472:	5ccb      	ldrb	r3, [r1, r3]
 8003474:	f003 031f 	and.w	r3, r3, #31
 8003478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800347c:	4618      	mov	r0, r3
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40021000 	.word	0x40021000
 8003484:	0800b000 	.word	0x0800b000

08003488 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003490:	2300      	movs	r3, #0
 8003492:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003494:	4b2a      	ldr	r3, [pc, #168]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003498:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80034a0:	f7ff f9ee 	bl	8002880 <HAL_PWREx_GetVoltageRange>
 80034a4:	6178      	str	r0, [r7, #20]
 80034a6:	e014      	b.n	80034d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80034a8:	4b25      	ldr	r3, [pc, #148]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ac:	4a24      	ldr	r2, [pc, #144]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80034b4:	4b22      	ldr	r3, [pc, #136]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034bc:	60fb      	str	r3, [r7, #12]
 80034be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80034c0:	f7ff f9de 	bl	8002880 <HAL_PWREx_GetVoltageRange>
 80034c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80034c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034d8:	d10b      	bne.n	80034f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b80      	cmp	r3, #128	@ 0x80
 80034de:	d919      	bls.n	8003514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80034e4:	d902      	bls.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034e6:	2302      	movs	r3, #2
 80034e8:	613b      	str	r3, [r7, #16]
 80034ea:	e013      	b.n	8003514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034ec:	2301      	movs	r3, #1
 80034ee:	613b      	str	r3, [r7, #16]
 80034f0:	e010      	b.n	8003514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2b80      	cmp	r3, #128	@ 0x80
 80034f6:	d902      	bls.n	80034fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034f8:	2303      	movs	r3, #3
 80034fa:	613b      	str	r3, [r7, #16]
 80034fc:	e00a      	b.n	8003514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b80      	cmp	r3, #128	@ 0x80
 8003502:	d102      	bne.n	800350a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003504:	2302      	movs	r3, #2
 8003506:	613b      	str	r3, [r7, #16]
 8003508:	e004      	b.n	8003514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b70      	cmp	r3, #112	@ 0x70
 800350e:	d101      	bne.n	8003514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003510:	2301      	movs	r3, #1
 8003512:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003514:	4b0b      	ldr	r3, [pc, #44]	@ (8003544 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f023 0207 	bic.w	r2, r3, #7
 800351c:	4909      	ldr	r1, [pc, #36]	@ (8003544 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003524:	4b07      	ldr	r3, [pc, #28]	@ (8003544 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	693a      	ldr	r2, [r7, #16]
 800352e:	429a      	cmp	r2, r3
 8003530:	d001      	beq.n	8003536 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40021000 	.word	0x40021000
 8003544:	40022000 	.word	0x40022000

08003548 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003550:	2300      	movs	r3, #0
 8003552:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003554:	2300      	movs	r3, #0
 8003556:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003560:	2b00      	cmp	r3, #0
 8003562:	d041      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003568:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800356c:	d02a      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800356e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003572:	d824      	bhi.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003574:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003578:	d008      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800357a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800357e:	d81e      	bhi.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00a      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003584:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003588:	d010      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800358a:	e018      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800358c:	4b86      	ldr	r3, [pc, #536]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	4a85      	ldr	r2, [pc, #532]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003592:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003596:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003598:	e015      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	3304      	adds	r3, #4
 800359e:	2100      	movs	r1, #0
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 fabb 	bl	8003b1c <RCCEx_PLLSAI1_Config>
 80035a6:	4603      	mov	r3, r0
 80035a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035aa:	e00c      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3320      	adds	r3, #32
 80035b0:	2100      	movs	r1, #0
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 fba6 	bl	8003d04 <RCCEx_PLLSAI2_Config>
 80035b8:	4603      	mov	r3, r0
 80035ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035bc:	e003      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	74fb      	strb	r3, [r7, #19]
      break;
 80035c2:	e000      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80035c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035c6:	7cfb      	ldrb	r3, [r7, #19]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10b      	bne.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035cc:	4b76      	ldr	r3, [pc, #472]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035da:	4973      	ldr	r1, [pc, #460]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80035e2:	e001      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e4:	7cfb      	ldrb	r3, [r7, #19]
 80035e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d041      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80035fc:	d02a      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003602:	d824      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003604:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003608:	d008      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800360a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800360e:	d81e      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00a      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003614:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003618:	d010      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800361a:	e018      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800361c:	4b62      	ldr	r3, [pc, #392]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	4a61      	ldr	r2, [pc, #388]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003626:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003628:	e015      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	3304      	adds	r3, #4
 800362e:	2100      	movs	r1, #0
 8003630:	4618      	mov	r0, r3
 8003632:	f000 fa73 	bl	8003b1c <RCCEx_PLLSAI1_Config>
 8003636:	4603      	mov	r3, r0
 8003638:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800363a:	e00c      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	3320      	adds	r3, #32
 8003640:	2100      	movs	r1, #0
 8003642:	4618      	mov	r0, r3
 8003644:	f000 fb5e 	bl	8003d04 <RCCEx_PLLSAI2_Config>
 8003648:	4603      	mov	r3, r0
 800364a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800364c:	e003      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	74fb      	strb	r3, [r7, #19]
      break;
 8003652:	e000      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003654:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003656:	7cfb      	ldrb	r3, [r7, #19]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10b      	bne.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800365c:	4b52      	ldr	r3, [pc, #328]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003662:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800366a:	494f      	ldr	r1, [pc, #316]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003672:	e001      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003674:	7cfb      	ldrb	r3, [r7, #19]
 8003676:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 80a0 	beq.w	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003686:	2300      	movs	r3, #0
 8003688:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800368a:	4b47      	ldr	r3, [pc, #284]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800368c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800368e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800369a:	2300      	movs	r3, #0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00d      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036a0:	4b41      	ldr	r3, [pc, #260]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a4:	4a40      	ldr	r2, [pc, #256]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80036ac:	4b3e      	ldr	r3, [pc, #248]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b4:	60bb      	str	r3, [r7, #8]
 80036b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036b8:	2301      	movs	r3, #1
 80036ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036bc:	4b3b      	ldr	r3, [pc, #236]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a3a      	ldr	r2, [pc, #232]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036c8:	f7fe fbf6 	bl	8001eb8 <HAL_GetTick>
 80036cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036ce:	e009      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d0:	f7fe fbf2 	bl	8001eb8 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d902      	bls.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	74fb      	strb	r3, [r7, #19]
        break;
 80036e2:	e005      	b.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036e4:	4b31      	ldr	r3, [pc, #196]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0ef      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80036f0:	7cfb      	ldrb	r3, [r7, #19]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d15c      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036f6:	4b2c      	ldr	r3, [pc, #176]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003700:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d01f      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	429a      	cmp	r2, r3
 8003712:	d019      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003714:	4b24      	ldr	r3, [pc, #144]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800371e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003720:	4b21      	ldr	r3, [pc, #132]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003722:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003726:	4a20      	ldr	r2, [pc, #128]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800372c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003730:	4b1d      	ldr	r3, [pc, #116]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003736:	4a1c      	ldr	r2, [pc, #112]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800373c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003740:	4a19      	ldr	r2, [pc, #100]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d016      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003752:	f7fe fbb1 	bl	8001eb8 <HAL_GetTick>
 8003756:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003758:	e00b      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375a:	f7fe fbad 	bl	8001eb8 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003768:	4293      	cmp	r3, r2
 800376a:	d902      	bls.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	74fb      	strb	r3, [r7, #19]
            break;
 8003770:	e006      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003772:	4b0d      	ldr	r3, [pc, #52]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003774:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0ec      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003780:	7cfb      	ldrb	r3, [r7, #19]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10c      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003786:	4b08      	ldr	r3, [pc, #32]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800378c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003796:	4904      	ldr	r1, [pc, #16]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003798:	4313      	orrs	r3, r2
 800379a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800379e:	e009      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037a0:	7cfb      	ldrb	r3, [r7, #19]
 80037a2:	74bb      	strb	r3, [r7, #18]
 80037a4:	e006      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80037a6:	bf00      	nop
 80037a8:	40021000 	.word	0x40021000
 80037ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b0:	7cfb      	ldrb	r3, [r7, #19]
 80037b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037b4:	7c7b      	ldrb	r3, [r7, #17]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d105      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ba:	4b9e      	ldr	r3, [pc, #632]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037be:	4a9d      	ldr	r2, [pc, #628]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00a      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037d2:	4b98      	ldr	r3, [pc, #608]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d8:	f023 0203 	bic.w	r2, r3, #3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e0:	4994      	ldr	r1, [pc, #592]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00a      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037f4:	4b8f      	ldr	r3, [pc, #572]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fa:	f023 020c 	bic.w	r2, r3, #12
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003802:	498c      	ldr	r1, [pc, #560]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	4313      	orrs	r3, r2
 8003806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003816:	4b87      	ldr	r3, [pc, #540]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003824:	4983      	ldr	r1, [pc, #524]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	4313      	orrs	r3, r2
 8003828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0308 	and.w	r3, r3, #8
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003838:	4b7e      	ldr	r3, [pc, #504]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003846:	497b      	ldr	r1, [pc, #492]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0310 	and.w	r3, r3, #16
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800385a:	4b76      	ldr	r3, [pc, #472]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003868:	4972      	ldr	r1, [pc, #456]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00a      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800387c:	4b6d      	ldr	r3, [pc, #436]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003882:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800388a:	496a      	ldr	r1, [pc, #424]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800389e:	4b65      	ldr	r3, [pc, #404]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ac:	4961      	ldr	r1, [pc, #388]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00a      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038c0:	4b5c      	ldr	r3, [pc, #368]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ce:	4959      	ldr	r1, [pc, #356]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00a      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038e2:	4b54      	ldr	r3, [pc, #336]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f0:	4950      	ldr	r1, [pc, #320]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00a      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003904:	4b4b      	ldr	r3, [pc, #300]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800390a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003912:	4948      	ldr	r1, [pc, #288]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00a      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003926:	4b43      	ldr	r3, [pc, #268]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003934:	493f      	ldr	r1, [pc, #252]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003936:	4313      	orrs	r3, r2
 8003938:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d028      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003948:	4b3a      	ldr	r3, [pc, #232]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800394a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003956:	4937      	ldr	r1, [pc, #220]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003958:	4313      	orrs	r3, r2
 800395a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003962:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003966:	d106      	bne.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003968:	4b32      	ldr	r3, [pc, #200]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	4a31      	ldr	r2, [pc, #196]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003972:	60d3      	str	r3, [r2, #12]
 8003974:	e011      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800397a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800397e:	d10c      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3304      	adds	r3, #4
 8003984:	2101      	movs	r1, #1
 8003986:	4618      	mov	r0, r3
 8003988:	f000 f8c8 	bl	8003b1c <RCCEx_PLLSAI1_Config>
 800398c:	4603      	mov	r3, r0
 800398e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003990:	7cfb      	ldrb	r3, [r7, #19]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003996:	7cfb      	ldrb	r3, [r7, #19]
 8003998:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d028      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039a6:	4b23      	ldr	r3, [pc, #140]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b4:	491f      	ldr	r1, [pc, #124]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039c4:	d106      	bne.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	4a1a      	ldr	r2, [pc, #104]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039d0:	60d3      	str	r3, [r2, #12]
 80039d2:	e011      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039dc:	d10c      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	3304      	adds	r3, #4
 80039e2:	2101      	movs	r1, #1
 80039e4:	4618      	mov	r0, r3
 80039e6:	f000 f899 	bl	8003b1c <RCCEx_PLLSAI1_Config>
 80039ea:	4603      	mov	r3, r0
 80039ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039ee:	7cfb      	ldrb	r3, [r7, #19]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80039f4:	7cfb      	ldrb	r3, [r7, #19]
 80039f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d02b      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a04:	4b0b      	ldr	r3, [pc, #44]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a12:	4908      	ldr	r1, [pc, #32]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a22:	d109      	bne.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a24:	4b03      	ldr	r3, [pc, #12]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	4a02      	ldr	r2, [pc, #8]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a2e:	60d3      	str	r3, [r2, #12]
 8003a30:	e014      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a40:	d10c      	bne.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3304      	adds	r3, #4
 8003a46:	2101      	movs	r1, #1
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f000 f867 	bl	8003b1c <RCCEx_PLLSAI1_Config>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a52:	7cfb      	ldrb	r3, [r7, #19]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a58:	7cfb      	ldrb	r3, [r7, #19]
 8003a5a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d02f      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a68:	4b2b      	ldr	r3, [pc, #172]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a6e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a76:	4928      	ldr	r1, [pc, #160]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a86:	d10d      	bne.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3304      	adds	r3, #4
 8003a8c:	2102      	movs	r1, #2
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 f844 	bl	8003b1c <RCCEx_PLLSAI1_Config>
 8003a94:	4603      	mov	r3, r0
 8003a96:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a98:	7cfb      	ldrb	r3, [r7, #19]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d014      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a9e:	7cfb      	ldrb	r3, [r7, #19]
 8003aa0:	74bb      	strb	r3, [r7, #18]
 8003aa2:	e011      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003aa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003aac:	d10c      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3320      	adds	r3, #32
 8003ab2:	2102      	movs	r1, #2
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 f925 	bl	8003d04 <RCCEx_PLLSAI2_Config>
 8003aba:	4603      	mov	r3, r0
 8003abc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003abe:	7cfb      	ldrb	r3, [r7, #19]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003ac4:	7cfb      	ldrb	r3, [r7, #19]
 8003ac6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00a      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ad4:	4b10      	ldr	r3, [pc, #64]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ada:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ae2:	490d      	ldr	r1, [pc, #52]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00b      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003af6:	4b08      	ldr	r3, [pc, #32]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b06:	4904      	ldr	r1, [pc, #16]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b0e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3718      	adds	r7, #24
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	40021000 	.word	0x40021000

08003b1c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b26:	2300      	movs	r3, #0
 8003b28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b2a:	4b75      	ldr	r3, [pc, #468]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	f003 0303 	and.w	r3, r3, #3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d018      	beq.n	8003b68 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b36:	4b72      	ldr	r3, [pc, #456]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	f003 0203 	and.w	r2, r3, #3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d10d      	bne.n	8003b62 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
       ||
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d009      	beq.n	8003b62 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b4e:	4b6c      	ldr	r3, [pc, #432]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	091b      	lsrs	r3, r3, #4
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	1c5a      	adds	r2, r3, #1
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
       ||
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d047      	beq.n	8003bf2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	73fb      	strb	r3, [r7, #15]
 8003b66:	e044      	b.n	8003bf2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d018      	beq.n	8003ba2 <RCCEx_PLLSAI1_Config+0x86>
 8003b70:	2b03      	cmp	r3, #3
 8003b72:	d825      	bhi.n	8003bc0 <RCCEx_PLLSAI1_Config+0xa4>
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d002      	beq.n	8003b7e <RCCEx_PLLSAI1_Config+0x62>
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d009      	beq.n	8003b90 <RCCEx_PLLSAI1_Config+0x74>
 8003b7c:	e020      	b.n	8003bc0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b7e:	4b60      	ldr	r3, [pc, #384]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d11d      	bne.n	8003bc6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b8e:	e01a      	b.n	8003bc6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b90:	4b5b      	ldr	r3, [pc, #364]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d116      	bne.n	8003bca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ba0:	e013      	b.n	8003bca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ba2:	4b57      	ldr	r3, [pc, #348]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10f      	bne.n	8003bce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bae:	4b54      	ldr	r3, [pc, #336]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d109      	bne.n	8003bce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bbe:	e006      	b.n	8003bce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc4:	e004      	b.n	8003bd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bc6:	bf00      	nop
 8003bc8:	e002      	b.n	8003bd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bca:	bf00      	nop
 8003bcc:	e000      	b.n	8003bd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bce:	bf00      	nop
    }

    if(status == HAL_OK)
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10d      	bne.n	8003bf2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003bd6:	4b4a      	ldr	r3, [pc, #296]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6819      	ldr	r1, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	430b      	orrs	r3, r1
 8003bec:	4944      	ldr	r1, [pc, #272]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d17d      	bne.n	8003cf4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003bf8:	4b41      	ldr	r3, [pc, #260]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a40      	ldr	r2, [pc, #256]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bfe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c04:	f7fe f958 	bl	8001eb8 <HAL_GetTick>
 8003c08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c0a:	e009      	b.n	8003c20 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c0c:	f7fe f954 	bl	8001eb8 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d902      	bls.n	8003c20 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c1e:	e005      	b.n	8003c2c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c20:	4b37      	ldr	r3, [pc, #220]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1ef      	bne.n	8003c0c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d160      	bne.n	8003cf4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d111      	bne.n	8003c5c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c38:	4b31      	ldr	r3, [pc, #196]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c3a:	691b      	ldr	r3, [r3, #16]
 8003c3c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003c40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	6892      	ldr	r2, [r2, #8]
 8003c48:	0211      	lsls	r1, r2, #8
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	68d2      	ldr	r2, [r2, #12]
 8003c4e:	0912      	lsrs	r2, r2, #4
 8003c50:	0452      	lsls	r2, r2, #17
 8003c52:	430a      	orrs	r2, r1
 8003c54:	492a      	ldr	r1, [pc, #168]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	610b      	str	r3, [r1, #16]
 8003c5a:	e027      	b.n	8003cac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d112      	bne.n	8003c88 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c62:	4b27      	ldr	r3, [pc, #156]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003c6a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6892      	ldr	r2, [r2, #8]
 8003c72:	0211      	lsls	r1, r2, #8
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6912      	ldr	r2, [r2, #16]
 8003c78:	0852      	lsrs	r2, r2, #1
 8003c7a:	3a01      	subs	r2, #1
 8003c7c:	0552      	lsls	r2, r2, #21
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	491f      	ldr	r1, [pc, #124]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	610b      	str	r3, [r1, #16]
 8003c86:	e011      	b.n	8003cac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c88:	4b1d      	ldr	r3, [pc, #116]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003c90:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6892      	ldr	r2, [r2, #8]
 8003c98:	0211      	lsls	r1, r2, #8
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6952      	ldr	r2, [r2, #20]
 8003c9e:	0852      	lsrs	r2, r2, #1
 8003ca0:	3a01      	subs	r2, #1
 8003ca2:	0652      	lsls	r2, r2, #25
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	4916      	ldr	r1, [pc, #88]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003cac:	4b14      	ldr	r3, [pc, #80]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a13      	ldr	r2, [pc, #76]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003cb6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb8:	f7fe f8fe 	bl	8001eb8 <HAL_GetTick>
 8003cbc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cbe:	e009      	b.n	8003cd4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cc0:	f7fe f8fa 	bl	8001eb8 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d902      	bls.n	8003cd4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	73fb      	strb	r3, [r7, #15]
          break;
 8003cd2:	e005      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0ef      	beq.n	8003cc0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003ce0:	7bfb      	ldrb	r3, [r7, #15]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d106      	bne.n	8003cf4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003ce6:	4b06      	ldr	r3, [pc, #24]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce8:	691a      	ldr	r2, [r3, #16]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	4904      	ldr	r1, [pc, #16]	@ (8003d00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40021000 	.word	0x40021000

08003d04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d12:	4b6a      	ldr	r3, [pc, #424]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d018      	beq.n	8003d50 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d1e:	4b67      	ldr	r3, [pc, #412]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	f003 0203 	and.w	r2, r3, #3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d10d      	bne.n	8003d4a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
       ||
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d009      	beq.n	8003d4a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d36:	4b61      	ldr	r3, [pc, #388]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	091b      	lsrs	r3, r3, #4
 8003d3c:	f003 0307 	and.w	r3, r3, #7
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
       ||
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d047      	beq.n	8003dda <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	73fb      	strb	r3, [r7, #15]
 8003d4e:	e044      	b.n	8003dda <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d018      	beq.n	8003d8a <RCCEx_PLLSAI2_Config+0x86>
 8003d58:	2b03      	cmp	r3, #3
 8003d5a:	d825      	bhi.n	8003da8 <RCCEx_PLLSAI2_Config+0xa4>
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d002      	beq.n	8003d66 <RCCEx_PLLSAI2_Config+0x62>
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d009      	beq.n	8003d78 <RCCEx_PLLSAI2_Config+0x74>
 8003d64:	e020      	b.n	8003da8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d66:	4b55      	ldr	r3, [pc, #340]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d11d      	bne.n	8003dae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d76:	e01a      	b.n	8003dae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d78:	4b50      	ldr	r3, [pc, #320]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d116      	bne.n	8003db2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d88:	e013      	b.n	8003db2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d8a:	4b4c      	ldr	r3, [pc, #304]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10f      	bne.n	8003db6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d96:	4b49      	ldr	r3, [pc, #292]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d109      	bne.n	8003db6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003da6:	e006      	b.n	8003db6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	73fb      	strb	r3, [r7, #15]
      break;
 8003dac:	e004      	b.n	8003db8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003dae:	bf00      	nop
 8003db0:	e002      	b.n	8003db8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003db2:	bf00      	nop
 8003db4:	e000      	b.n	8003db8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003db6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10d      	bne.n	8003dda <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003dbe:	4b3f      	ldr	r3, [pc, #252]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6819      	ldr	r1, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	011b      	lsls	r3, r3, #4
 8003dd2:	430b      	orrs	r3, r1
 8003dd4:	4939      	ldr	r1, [pc, #228]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003dda:	7bfb      	ldrb	r3, [r7, #15]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d167      	bne.n	8003eb0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003de0:	4b36      	ldr	r3, [pc, #216]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a35      	ldr	r2, [pc, #212]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dec:	f7fe f864 	bl	8001eb8 <HAL_GetTick>
 8003df0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003df2:	e009      	b.n	8003e08 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003df4:	f7fe f860 	bl	8001eb8 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d902      	bls.n	8003e08 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	73fb      	strb	r3, [r7, #15]
        break;
 8003e06:	e005      	b.n	8003e14 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e08:	4b2c      	ldr	r3, [pc, #176]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1ef      	bne.n	8003df4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d14a      	bne.n	8003eb0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d111      	bne.n	8003e44 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e20:	4b26      	ldr	r3, [pc, #152]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003e28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	6892      	ldr	r2, [r2, #8]
 8003e30:	0211      	lsls	r1, r2, #8
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	68d2      	ldr	r2, [r2, #12]
 8003e36:	0912      	lsrs	r2, r2, #4
 8003e38:	0452      	lsls	r2, r2, #17
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	491f      	ldr	r1, [pc, #124]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	614b      	str	r3, [r1, #20]
 8003e42:	e011      	b.n	8003e68 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e44:	4b1d      	ldr	r3, [pc, #116]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	6892      	ldr	r2, [r2, #8]
 8003e54:	0211      	lsls	r1, r2, #8
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	6912      	ldr	r2, [r2, #16]
 8003e5a:	0852      	lsrs	r2, r2, #1
 8003e5c:	3a01      	subs	r2, #1
 8003e5e:	0652      	lsls	r2, r2, #25
 8003e60:	430a      	orrs	r2, r1
 8003e62:	4916      	ldr	r1, [pc, #88]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e68:	4b14      	ldr	r3, [pc, #80]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a13      	ldr	r2, [pc, #76]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e74:	f7fe f820 	bl	8001eb8 <HAL_GetTick>
 8003e78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e7a:	e009      	b.n	8003e90 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e7c:	f7fe f81c 	bl	8001eb8 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d902      	bls.n	8003e90 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	73fb      	strb	r3, [r7, #15]
          break;
 8003e8e:	e005      	b.n	8003e9c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e90:	4b0a      	ldr	r3, [pc, #40]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d0ef      	beq.n	8003e7c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d106      	bne.n	8003eb0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003ea2:	4b06      	ldr	r3, [pc, #24]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea4:	695a      	ldr	r2, [r3, #20]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	4904      	ldr	r1, [pc, #16]	@ (8003ebc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40021000 	.word	0x40021000

08003ec0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e049      	b.n	8003f66 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d106      	bne.n	8003eec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7fd fd3c 	bl	8001964 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3304      	adds	r3, #4
 8003efc:	4619      	mov	r1, r3
 8003efe:	4610      	mov	r0, r2
 8003f00:	f000 fa50 	bl	80043a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d109      	bne.n	8003f94 <HAL_TIM_PWM_Start+0x24>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	bf14      	ite	ne
 8003f8c:	2301      	movne	r3, #1
 8003f8e:	2300      	moveq	r3, #0
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	e03c      	b.n	800400e <HAL_TIM_PWM_Start+0x9e>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2b04      	cmp	r3, #4
 8003f98:	d109      	bne.n	8003fae <HAL_TIM_PWM_Start+0x3e>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	bf14      	ite	ne
 8003fa6:	2301      	movne	r3, #1
 8003fa8:	2300      	moveq	r3, #0
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	e02f      	b.n	800400e <HAL_TIM_PWM_Start+0x9e>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	d109      	bne.n	8003fc8 <HAL_TIM_PWM_Start+0x58>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	bf14      	ite	ne
 8003fc0:	2301      	movne	r3, #1
 8003fc2:	2300      	moveq	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	e022      	b.n	800400e <HAL_TIM_PWM_Start+0x9e>
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b0c      	cmp	r3, #12
 8003fcc:	d109      	bne.n	8003fe2 <HAL_TIM_PWM_Start+0x72>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	bf14      	ite	ne
 8003fda:	2301      	movne	r3, #1
 8003fdc:	2300      	moveq	r3, #0
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	e015      	b.n	800400e <HAL_TIM_PWM_Start+0x9e>
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	2b10      	cmp	r3, #16
 8003fe6:	d109      	bne.n	8003ffc <HAL_TIM_PWM_Start+0x8c>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	bf14      	ite	ne
 8003ff4:	2301      	movne	r3, #1
 8003ff6:	2300      	moveq	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	e008      	b.n	800400e <HAL_TIM_PWM_Start+0x9e>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b01      	cmp	r3, #1
 8004006:	bf14      	ite	ne
 8004008:	2301      	movne	r3, #1
 800400a:	2300      	moveq	r3, #0
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e09c      	b.n	8004150 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d104      	bne.n	8004026 <HAL_TIM_PWM_Start+0xb6>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004024:	e023      	b.n	800406e <HAL_TIM_PWM_Start+0xfe>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b04      	cmp	r3, #4
 800402a:	d104      	bne.n	8004036 <HAL_TIM_PWM_Start+0xc6>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004034:	e01b      	b.n	800406e <HAL_TIM_PWM_Start+0xfe>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b08      	cmp	r3, #8
 800403a:	d104      	bne.n	8004046 <HAL_TIM_PWM_Start+0xd6>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004044:	e013      	b.n	800406e <HAL_TIM_PWM_Start+0xfe>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2b0c      	cmp	r3, #12
 800404a:	d104      	bne.n	8004056 <HAL_TIM_PWM_Start+0xe6>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004054:	e00b      	b.n	800406e <HAL_TIM_PWM_Start+0xfe>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	2b10      	cmp	r3, #16
 800405a:	d104      	bne.n	8004066 <HAL_TIM_PWM_Start+0xf6>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2202      	movs	r2, #2
 8004060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004064:	e003      	b.n	800406e <HAL_TIM_PWM_Start+0xfe>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2202      	movs	r2, #2
 800406a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2201      	movs	r2, #1
 8004074:	6839      	ldr	r1, [r7, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f000 fd10 	bl	8004a9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a35      	ldr	r2, [pc, #212]	@ (8004158 <HAL_TIM_PWM_Start+0x1e8>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d013      	beq.n	80040ae <HAL_TIM_PWM_Start+0x13e>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a34      	ldr	r2, [pc, #208]	@ (800415c <HAL_TIM_PWM_Start+0x1ec>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d00e      	beq.n	80040ae <HAL_TIM_PWM_Start+0x13e>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a32      	ldr	r2, [pc, #200]	@ (8004160 <HAL_TIM_PWM_Start+0x1f0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d009      	beq.n	80040ae <HAL_TIM_PWM_Start+0x13e>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a31      	ldr	r2, [pc, #196]	@ (8004164 <HAL_TIM_PWM_Start+0x1f4>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d004      	beq.n	80040ae <HAL_TIM_PWM_Start+0x13e>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a2f      	ldr	r2, [pc, #188]	@ (8004168 <HAL_TIM_PWM_Start+0x1f8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d101      	bne.n	80040b2 <HAL_TIM_PWM_Start+0x142>
 80040ae:	2301      	movs	r3, #1
 80040b0:	e000      	b.n	80040b4 <HAL_TIM_PWM_Start+0x144>
 80040b2:	2300      	movs	r3, #0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d007      	beq.n	80040c8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040c6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a22      	ldr	r2, [pc, #136]	@ (8004158 <HAL_TIM_PWM_Start+0x1e8>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d01d      	beq.n	800410e <HAL_TIM_PWM_Start+0x19e>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040da:	d018      	beq.n	800410e <HAL_TIM_PWM_Start+0x19e>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a22      	ldr	r2, [pc, #136]	@ (800416c <HAL_TIM_PWM_Start+0x1fc>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d013      	beq.n	800410e <HAL_TIM_PWM_Start+0x19e>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a21      	ldr	r2, [pc, #132]	@ (8004170 <HAL_TIM_PWM_Start+0x200>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d00e      	beq.n	800410e <HAL_TIM_PWM_Start+0x19e>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004174 <HAL_TIM_PWM_Start+0x204>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d009      	beq.n	800410e <HAL_TIM_PWM_Start+0x19e>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a17      	ldr	r2, [pc, #92]	@ (800415c <HAL_TIM_PWM_Start+0x1ec>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d004      	beq.n	800410e <HAL_TIM_PWM_Start+0x19e>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a15      	ldr	r2, [pc, #84]	@ (8004160 <HAL_TIM_PWM_Start+0x1f0>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d115      	bne.n	800413a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689a      	ldr	r2, [r3, #8]
 8004114:	4b18      	ldr	r3, [pc, #96]	@ (8004178 <HAL_TIM_PWM_Start+0x208>)
 8004116:	4013      	ands	r3, r2
 8004118:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2b06      	cmp	r3, #6
 800411e:	d015      	beq.n	800414c <HAL_TIM_PWM_Start+0x1dc>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004126:	d011      	beq.n	800414c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f042 0201 	orr.w	r2, r2, #1
 8004136:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004138:	e008      	b.n	800414c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f042 0201 	orr.w	r2, r2, #1
 8004148:	601a      	str	r2, [r3, #0]
 800414a:	e000      	b.n	800414e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800414c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3710      	adds	r7, #16
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40012c00 	.word	0x40012c00
 800415c:	40013400 	.word	0x40013400
 8004160:	40014000 	.word	0x40014000
 8004164:	40014400 	.word	0x40014400
 8004168:	40014800 	.word	0x40014800
 800416c:	40000400 	.word	0x40000400
 8004170:	40000800 	.word	0x40000800
 8004174:	40000c00 	.word	0x40000c00
 8004178:	00010007 	.word	0x00010007

0800417c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004188:	2300      	movs	r3, #0
 800418a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004192:	2b01      	cmp	r3, #1
 8004194:	d101      	bne.n	800419a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004196:	2302      	movs	r3, #2
 8004198:	e0ff      	b.n	800439a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2b14      	cmp	r3, #20
 80041a6:	f200 80f0 	bhi.w	800438a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80041aa:	a201      	add	r2, pc, #4	@ (adr r2, 80041b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80041ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b0:	08004205 	.word	0x08004205
 80041b4:	0800438b 	.word	0x0800438b
 80041b8:	0800438b 	.word	0x0800438b
 80041bc:	0800438b 	.word	0x0800438b
 80041c0:	08004245 	.word	0x08004245
 80041c4:	0800438b 	.word	0x0800438b
 80041c8:	0800438b 	.word	0x0800438b
 80041cc:	0800438b 	.word	0x0800438b
 80041d0:	08004287 	.word	0x08004287
 80041d4:	0800438b 	.word	0x0800438b
 80041d8:	0800438b 	.word	0x0800438b
 80041dc:	0800438b 	.word	0x0800438b
 80041e0:	080042c7 	.word	0x080042c7
 80041e4:	0800438b 	.word	0x0800438b
 80041e8:	0800438b 	.word	0x0800438b
 80041ec:	0800438b 	.word	0x0800438b
 80041f0:	08004309 	.word	0x08004309
 80041f4:	0800438b 	.word	0x0800438b
 80041f8:	0800438b 	.word	0x0800438b
 80041fc:	0800438b 	.word	0x0800438b
 8004200:	08004349 	.word	0x08004349
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68b9      	ldr	r1, [r7, #8]
 800420a:	4618      	mov	r0, r3
 800420c:	f000 f970 	bl	80044f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699a      	ldr	r2, [r3, #24]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0208 	orr.w	r2, r2, #8
 800421e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	699a      	ldr	r2, [r3, #24]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f022 0204 	bic.w	r2, r2, #4
 800422e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	6999      	ldr	r1, [r3, #24]
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	691a      	ldr	r2, [r3, #16]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	619a      	str	r2, [r3, #24]
      break;
 8004242:	e0a5      	b.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68b9      	ldr	r1, [r7, #8]
 800424a:	4618      	mov	r0, r3
 800424c:	f000 f9e0 	bl	8004610 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	699a      	ldr	r2, [r3, #24]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800425e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699a      	ldr	r2, [r3, #24]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800426e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6999      	ldr	r1, [r3, #24]
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	021a      	lsls	r2, r3, #8
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	430a      	orrs	r2, r1
 8004282:	619a      	str	r2, [r3, #24]
      break;
 8004284:	e084      	b.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68b9      	ldr	r1, [r7, #8]
 800428c:	4618      	mov	r0, r3
 800428e:	f000 fa49 	bl	8004724 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	69da      	ldr	r2, [r3, #28]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f042 0208 	orr.w	r2, r2, #8
 80042a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	69da      	ldr	r2, [r3, #28]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0204 	bic.w	r2, r2, #4
 80042b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	69d9      	ldr	r1, [r3, #28]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	691a      	ldr	r2, [r3, #16]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	61da      	str	r2, [r3, #28]
      break;
 80042c4:	e064      	b.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68b9      	ldr	r1, [r7, #8]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f000 fab1 	bl	8004834 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	69da      	ldr	r2, [r3, #28]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	69da      	ldr	r2, [r3, #28]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69d9      	ldr	r1, [r3, #28]
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	021a      	lsls	r2, r3, #8
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	61da      	str	r2, [r3, #28]
      break;
 8004306:	e043      	b.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68b9      	ldr	r1, [r7, #8]
 800430e:	4618      	mov	r0, r3
 8004310:	f000 fafa 	bl	8004908 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f042 0208 	orr.w	r2, r2, #8
 8004322:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0204 	bic.w	r2, r2, #4
 8004332:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	691a      	ldr	r2, [r3, #16]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004346:	e023      	b.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68b9      	ldr	r1, [r7, #8]
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fb3e 	bl	80049d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004362:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004372:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	021a      	lsls	r2, r3, #8
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	430a      	orrs	r2, r1
 8004386:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004388:	e002      	b.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	75fb      	strb	r3, [r7, #23]
      break;
 800438e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004398:	7dfb      	ldrb	r3, [r7, #23]
}
 800439a:	4618      	mov	r0, r3
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop

080043a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a46      	ldr	r2, [pc, #280]	@ (80044d0 <TIM_Base_SetConfig+0x12c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d013      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043c2:	d00f      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a43      	ldr	r2, [pc, #268]	@ (80044d4 <TIM_Base_SetConfig+0x130>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d00b      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a42      	ldr	r2, [pc, #264]	@ (80044d8 <TIM_Base_SetConfig+0x134>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d007      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a41      	ldr	r2, [pc, #260]	@ (80044dc <TIM_Base_SetConfig+0x138>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d003      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a40      	ldr	r2, [pc, #256]	@ (80044e0 <TIM_Base_SetConfig+0x13c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d108      	bne.n	80043f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a35      	ldr	r2, [pc, #212]	@ (80044d0 <TIM_Base_SetConfig+0x12c>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d01f      	beq.n	800443e <TIM_Base_SetConfig+0x9a>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004404:	d01b      	beq.n	800443e <TIM_Base_SetConfig+0x9a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a32      	ldr	r2, [pc, #200]	@ (80044d4 <TIM_Base_SetConfig+0x130>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d017      	beq.n	800443e <TIM_Base_SetConfig+0x9a>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a31      	ldr	r2, [pc, #196]	@ (80044d8 <TIM_Base_SetConfig+0x134>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d013      	beq.n	800443e <TIM_Base_SetConfig+0x9a>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a30      	ldr	r2, [pc, #192]	@ (80044dc <TIM_Base_SetConfig+0x138>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d00f      	beq.n	800443e <TIM_Base_SetConfig+0x9a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a2f      	ldr	r2, [pc, #188]	@ (80044e0 <TIM_Base_SetConfig+0x13c>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d00b      	beq.n	800443e <TIM_Base_SetConfig+0x9a>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a2e      	ldr	r2, [pc, #184]	@ (80044e4 <TIM_Base_SetConfig+0x140>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d007      	beq.n	800443e <TIM_Base_SetConfig+0x9a>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a2d      	ldr	r2, [pc, #180]	@ (80044e8 <TIM_Base_SetConfig+0x144>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d003      	beq.n	800443e <TIM_Base_SetConfig+0x9a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a2c      	ldr	r2, [pc, #176]	@ (80044ec <TIM_Base_SetConfig+0x148>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d108      	bne.n	8004450 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	4313      	orrs	r3, r2
 800444e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	4313      	orrs	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	689a      	ldr	r2, [r3, #8]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a16      	ldr	r2, [pc, #88]	@ (80044d0 <TIM_Base_SetConfig+0x12c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d00f      	beq.n	800449c <TIM_Base_SetConfig+0xf8>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a18      	ldr	r2, [pc, #96]	@ (80044e0 <TIM_Base_SetConfig+0x13c>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d00b      	beq.n	800449c <TIM_Base_SetConfig+0xf8>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a17      	ldr	r2, [pc, #92]	@ (80044e4 <TIM_Base_SetConfig+0x140>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d007      	beq.n	800449c <TIM_Base_SetConfig+0xf8>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a16      	ldr	r2, [pc, #88]	@ (80044e8 <TIM_Base_SetConfig+0x144>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d003      	beq.n	800449c <TIM_Base_SetConfig+0xf8>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a15      	ldr	r2, [pc, #84]	@ (80044ec <TIM_Base_SetConfig+0x148>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d103      	bne.n	80044a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d105      	bne.n	80044c2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	f023 0201 	bic.w	r2, r3, #1
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	611a      	str	r2, [r3, #16]
  }
}
 80044c2:	bf00      	nop
 80044c4:	3714      	adds	r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	40012c00 	.word	0x40012c00
 80044d4:	40000400 	.word	0x40000400
 80044d8:	40000800 	.word	0x40000800
 80044dc:	40000c00 	.word	0x40000c00
 80044e0:	40013400 	.word	0x40013400
 80044e4:	40014000 	.word	0x40014000
 80044e8:	40014400 	.word	0x40014400
 80044ec:	40014800 	.word	0x40014800

080044f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b087      	sub	sp, #28
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a1b      	ldr	r3, [r3, #32]
 80044fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	f023 0201 	bic.w	r2, r3, #1
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800451e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f023 0303 	bic.w	r3, r3, #3
 800452a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	4313      	orrs	r3, r2
 8004534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f023 0302 	bic.w	r3, r3, #2
 800453c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	4313      	orrs	r3, r2
 8004546:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a2c      	ldr	r2, [pc, #176]	@ (80045fc <TIM_OC1_SetConfig+0x10c>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d00f      	beq.n	8004570 <TIM_OC1_SetConfig+0x80>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4a2b      	ldr	r2, [pc, #172]	@ (8004600 <TIM_OC1_SetConfig+0x110>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d00b      	beq.n	8004570 <TIM_OC1_SetConfig+0x80>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a2a      	ldr	r2, [pc, #168]	@ (8004604 <TIM_OC1_SetConfig+0x114>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d007      	beq.n	8004570 <TIM_OC1_SetConfig+0x80>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a29      	ldr	r2, [pc, #164]	@ (8004608 <TIM_OC1_SetConfig+0x118>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d003      	beq.n	8004570 <TIM_OC1_SetConfig+0x80>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a28      	ldr	r2, [pc, #160]	@ (800460c <TIM_OC1_SetConfig+0x11c>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d10c      	bne.n	800458a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	f023 0308 	bic.w	r3, r3, #8
 8004576:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	4313      	orrs	r3, r2
 8004580:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	f023 0304 	bic.w	r3, r3, #4
 8004588:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a1b      	ldr	r2, [pc, #108]	@ (80045fc <TIM_OC1_SetConfig+0x10c>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d00f      	beq.n	80045b2 <TIM_OC1_SetConfig+0xc2>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a1a      	ldr	r2, [pc, #104]	@ (8004600 <TIM_OC1_SetConfig+0x110>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d00b      	beq.n	80045b2 <TIM_OC1_SetConfig+0xc2>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a19      	ldr	r2, [pc, #100]	@ (8004604 <TIM_OC1_SetConfig+0x114>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d007      	beq.n	80045b2 <TIM_OC1_SetConfig+0xc2>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a18      	ldr	r2, [pc, #96]	@ (8004608 <TIM_OC1_SetConfig+0x118>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d003      	beq.n	80045b2 <TIM_OC1_SetConfig+0xc2>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a17      	ldr	r2, [pc, #92]	@ (800460c <TIM_OC1_SetConfig+0x11c>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d111      	bne.n	80045d6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	68fa      	ldr	r2, [r7, #12]
 80045e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	697a      	ldr	r2, [r7, #20]
 80045ee:	621a      	str	r2, [r3, #32]
}
 80045f0:	bf00      	nop
 80045f2:	371c      	adds	r7, #28
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	40012c00 	.word	0x40012c00
 8004600:	40013400 	.word	0x40013400
 8004604:	40014000 	.word	0x40014000
 8004608:	40014400 	.word	0x40014400
 800460c:	40014800 	.word	0x40014800

08004610 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004610:	b480      	push	{r7}
 8004612:	b087      	sub	sp, #28
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	f023 0210 	bic.w	r2, r3, #16
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800463e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800464a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	021b      	lsls	r3, r3, #8
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	4313      	orrs	r3, r2
 8004656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f023 0320 	bic.w	r3, r3, #32
 800465e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	4313      	orrs	r3, r2
 800466a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a28      	ldr	r2, [pc, #160]	@ (8004710 <TIM_OC2_SetConfig+0x100>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d003      	beq.n	800467c <TIM_OC2_SetConfig+0x6c>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a27      	ldr	r2, [pc, #156]	@ (8004714 <TIM_OC2_SetConfig+0x104>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d10d      	bne.n	8004698 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004696:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a1d      	ldr	r2, [pc, #116]	@ (8004710 <TIM_OC2_SetConfig+0x100>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d00f      	beq.n	80046c0 <TIM_OC2_SetConfig+0xb0>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a1c      	ldr	r2, [pc, #112]	@ (8004714 <TIM_OC2_SetConfig+0x104>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d00b      	beq.n	80046c0 <TIM_OC2_SetConfig+0xb0>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a1b      	ldr	r2, [pc, #108]	@ (8004718 <TIM_OC2_SetConfig+0x108>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d007      	beq.n	80046c0 <TIM_OC2_SetConfig+0xb0>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a1a      	ldr	r2, [pc, #104]	@ (800471c <TIM_OC2_SetConfig+0x10c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d003      	beq.n	80046c0 <TIM_OC2_SetConfig+0xb0>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a19      	ldr	r2, [pc, #100]	@ (8004720 <TIM_OC2_SetConfig+0x110>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d113      	bne.n	80046e8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	bf00      	nop
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40012c00 	.word	0x40012c00
 8004714:	40013400 	.word	0x40013400
 8004718:	40014000 	.word	0x40014000
 800471c:	40014400 	.word	0x40014400
 8004720:	40014800 	.word	0x40014800

08004724 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004724:	b480      	push	{r7}
 8004726:	b087      	sub	sp, #28
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004752:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f023 0303 	bic.w	r3, r3, #3
 800475e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	4313      	orrs	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004770:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	021b      	lsls	r3, r3, #8
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4313      	orrs	r3, r2
 800477c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a27      	ldr	r2, [pc, #156]	@ (8004820 <TIM_OC3_SetConfig+0xfc>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d003      	beq.n	800478e <TIM_OC3_SetConfig+0x6a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a26      	ldr	r2, [pc, #152]	@ (8004824 <TIM_OC3_SetConfig+0x100>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d10d      	bne.n	80047aa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004794:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	021b      	lsls	r3, r3, #8
 800479c:	697a      	ldr	r2, [r7, #20]
 800479e:	4313      	orrs	r3, r2
 80047a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004820 <TIM_OC3_SetConfig+0xfc>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d00f      	beq.n	80047d2 <TIM_OC3_SetConfig+0xae>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004824 <TIM_OC3_SetConfig+0x100>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00b      	beq.n	80047d2 <TIM_OC3_SetConfig+0xae>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004828 <TIM_OC3_SetConfig+0x104>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d007      	beq.n	80047d2 <TIM_OC3_SetConfig+0xae>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a19      	ldr	r2, [pc, #100]	@ (800482c <TIM_OC3_SetConfig+0x108>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d003      	beq.n	80047d2 <TIM_OC3_SetConfig+0xae>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a18      	ldr	r2, [pc, #96]	@ (8004830 <TIM_OC3_SetConfig+0x10c>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d113      	bne.n	80047fa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	011b      	lsls	r3, r3, #4
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	621a      	str	r2, [r3, #32]
}
 8004814:	bf00      	nop
 8004816:	371c      	adds	r7, #28
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr
 8004820:	40012c00 	.word	0x40012c00
 8004824:	40013400 	.word	0x40013400
 8004828:	40014000 	.word	0x40014000
 800482c:	40014400 	.word	0x40014400
 8004830:	40014800 	.word	0x40014800

08004834 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a1b      	ldr	r3, [r3, #32]
 8004848:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004862:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004866:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800486e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	021b      	lsls	r3, r3, #8
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	4313      	orrs	r3, r2
 800487a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004882:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	031b      	lsls	r3, r3, #12
 800488a:	693a      	ldr	r2, [r7, #16]
 800488c:	4313      	orrs	r3, r2
 800488e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a18      	ldr	r2, [pc, #96]	@ (80048f4 <TIM_OC4_SetConfig+0xc0>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d00f      	beq.n	80048b8 <TIM_OC4_SetConfig+0x84>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a17      	ldr	r2, [pc, #92]	@ (80048f8 <TIM_OC4_SetConfig+0xc4>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d00b      	beq.n	80048b8 <TIM_OC4_SetConfig+0x84>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a16      	ldr	r2, [pc, #88]	@ (80048fc <TIM_OC4_SetConfig+0xc8>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d007      	beq.n	80048b8 <TIM_OC4_SetConfig+0x84>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a15      	ldr	r2, [pc, #84]	@ (8004900 <TIM_OC4_SetConfig+0xcc>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d003      	beq.n	80048b8 <TIM_OC4_SetConfig+0x84>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a14      	ldr	r2, [pc, #80]	@ (8004904 <TIM_OC4_SetConfig+0xd0>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d109      	bne.n	80048cc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	019b      	lsls	r3, r3, #6
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685a      	ldr	r2, [r3, #4]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	621a      	str	r2, [r3, #32]
}
 80048e6:	bf00      	nop
 80048e8:	371c      	adds	r7, #28
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	40012c00 	.word	0x40012c00
 80048f8:	40013400 	.word	0x40013400
 80048fc:	40014000 	.word	0x40014000
 8004900:	40014400 	.word	0x40014400
 8004904:	40014800 	.word	0x40014800

08004908 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004908:	b480      	push	{r7}
 800490a:	b087      	sub	sp, #28
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a1b      	ldr	r3, [r3, #32]
 800491c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800492e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800493a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800494c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	041b      	lsls	r3, r3, #16
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a17      	ldr	r2, [pc, #92]	@ (80049bc <TIM_OC5_SetConfig+0xb4>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d00f      	beq.n	8004982 <TIM_OC5_SetConfig+0x7a>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a16      	ldr	r2, [pc, #88]	@ (80049c0 <TIM_OC5_SetConfig+0xb8>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d00b      	beq.n	8004982 <TIM_OC5_SetConfig+0x7a>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a15      	ldr	r2, [pc, #84]	@ (80049c4 <TIM_OC5_SetConfig+0xbc>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d007      	beq.n	8004982 <TIM_OC5_SetConfig+0x7a>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a14      	ldr	r2, [pc, #80]	@ (80049c8 <TIM_OC5_SetConfig+0xc0>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d003      	beq.n	8004982 <TIM_OC5_SetConfig+0x7a>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a13      	ldr	r2, [pc, #76]	@ (80049cc <TIM_OC5_SetConfig+0xc4>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d109      	bne.n	8004996 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004988:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	021b      	lsls	r3, r3, #8
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	697a      	ldr	r2, [r7, #20]
 800499a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685a      	ldr	r2, [r3, #4]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	621a      	str	r2, [r3, #32]
}
 80049b0:	bf00      	nop
 80049b2:	371c      	adds	r7, #28
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr
 80049bc:	40012c00 	.word	0x40012c00
 80049c0:	40013400 	.word	0x40013400
 80049c4:	40014000 	.word	0x40014000
 80049c8:	40014400 	.word	0x40014400
 80049cc:	40014800 	.word	0x40014800

080049d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b087      	sub	sp, #28
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	021b      	lsls	r3, r3, #8
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	051b      	lsls	r3, r3, #20
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a18      	ldr	r2, [pc, #96]	@ (8004a88 <TIM_OC6_SetConfig+0xb8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d00f      	beq.n	8004a4c <TIM_OC6_SetConfig+0x7c>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a17      	ldr	r2, [pc, #92]	@ (8004a8c <TIM_OC6_SetConfig+0xbc>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d00b      	beq.n	8004a4c <TIM_OC6_SetConfig+0x7c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a16      	ldr	r2, [pc, #88]	@ (8004a90 <TIM_OC6_SetConfig+0xc0>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d007      	beq.n	8004a4c <TIM_OC6_SetConfig+0x7c>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a15      	ldr	r2, [pc, #84]	@ (8004a94 <TIM_OC6_SetConfig+0xc4>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d003      	beq.n	8004a4c <TIM_OC6_SetConfig+0x7c>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a14      	ldr	r2, [pc, #80]	@ (8004a98 <TIM_OC6_SetConfig+0xc8>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d109      	bne.n	8004a60 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	029b      	lsls	r3, r3, #10
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	bf00      	nop
 8004a7c:	371c      	adds	r7, #28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	40012c00 	.word	0x40012c00
 8004a8c:	40013400 	.word	0x40013400
 8004a90:	40014000 	.word	0x40014000
 8004a94:	40014400 	.word	0x40014400
 8004a98:	40014800 	.word	0x40014800

08004a9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	f003 031f 	and.w	r3, r3, #31
 8004aae:	2201      	movs	r2, #1
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6a1a      	ldr	r2, [r3, #32]
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	43db      	mvns	r3, r3
 8004abe:	401a      	ands	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6a1a      	ldr	r2, [r3, #32]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	f003 031f 	and.w	r3, r3, #31
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad4:	431a      	orrs	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	621a      	str	r2, [r3, #32]
}
 8004ada:	bf00      	nop
 8004adc:	371c      	adds	r7, #28
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr
	...

08004ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d101      	bne.n	8004b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004afc:	2302      	movs	r3, #2
 8004afe:	e068      	b.n	8004bd2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a2e      	ldr	r2, [pc, #184]	@ (8004be0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d004      	beq.n	8004b34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8004be4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d108      	bne.n	8004b46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004b3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a1e      	ldr	r2, [pc, #120]	@ (8004be0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d01d      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b72:	d018      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a1b      	ldr	r2, [pc, #108]	@ (8004be8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d013      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a1a      	ldr	r2, [pc, #104]	@ (8004bec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d00e      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a18      	ldr	r2, [pc, #96]	@ (8004bf0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d009      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a13      	ldr	r2, [pc, #76]	@ (8004be4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d004      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a14      	ldr	r2, [pc, #80]	@ (8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d10c      	bne.n	8004bc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	68ba      	ldr	r2, [r7, #8]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68ba      	ldr	r2, [r7, #8]
 8004bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	40012c00 	.word	0x40012c00
 8004be4:	40013400 	.word	0x40013400
 8004be8:	40000400 	.word	0x40000400
 8004bec:	40000800 	.word	0x40000800
 8004bf0:	40000c00 	.word	0x40000c00
 8004bf4:	40014000 	.word	0x40014000

08004bf8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c02:	2300      	movs	r3, #0
 8004c04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d101      	bne.n	8004c14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c10:	2302      	movs	r3, #2
 8004c12:	e065      	b.n	8004ce0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	695b      	ldr	r3, [r3, #20]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	041b      	lsls	r3, r3, #16
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a16      	ldr	r2, [pc, #88]	@ (8004cec <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d004      	beq.n	8004ca2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a14      	ldr	r2, [pc, #80]	@ (8004cf0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d115      	bne.n	8004cce <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cac:	051b      	lsls	r3, r3, #20
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr
 8004cec:	40012c00 	.word	0x40012c00
 8004cf0:	40013400 	.word	0x40013400

08004cf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e040      	b.n	8004d88 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d106      	bne.n	8004d1c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7fc ff44 	bl	8001ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2224      	movs	r2, #36	@ 0x24
 8004d20:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0201 	bic.w	r2, r2, #1
 8004d30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d002      	beq.n	8004d40 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 ffa4 	bl	8005c88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 fce9 	bl	8005718 <UART_SetConfig>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d101      	bne.n	8004d50 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e01b      	b.n	8004d88 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f001 f823 	bl	8005dcc <UART_CheckIdleState>
 8004d86:	4603      	mov	r3, r0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3708      	adds	r7, #8
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b08a      	sub	sp, #40	@ 0x28
 8004d94:	af02      	add	r7, sp, #8
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	603b      	str	r3, [r7, #0]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004da4:	2b20      	cmp	r3, #32
 8004da6:	d177      	bne.n	8004e98 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <HAL_UART_Transmit+0x24>
 8004dae:	88fb      	ldrh	r3, [r7, #6]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e070      	b.n	8004e9a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2221      	movs	r2, #33	@ 0x21
 8004dc4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dc6:	f7fd f877 	bl	8001eb8 <HAL_GetTick>
 8004dca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	88fa      	ldrh	r2, [r7, #6]
 8004dd0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	88fa      	ldrh	r2, [r7, #6]
 8004dd8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004de4:	d108      	bne.n	8004df8 <HAL_UART_Transmit+0x68>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d104      	bne.n	8004df8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004dee:	2300      	movs	r3, #0
 8004df0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	61bb      	str	r3, [r7, #24]
 8004df6:	e003      	b.n	8004e00 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e00:	e02f      	b.n	8004e62 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	2180      	movs	r1, #128	@ 0x80
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f001 f885 	bl	8005f1c <UART_WaitOnFlagUntilTimeout>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d004      	beq.n	8004e22 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e03b      	b.n	8004e9a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10b      	bne.n	8004e40 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	881a      	ldrh	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e34:	b292      	uxth	r2, r2
 8004e36:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	3302      	adds	r3, #2
 8004e3c:	61bb      	str	r3, [r7, #24]
 8004e3e:	e007      	b.n	8004e50 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	781a      	ldrb	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	b29a      	uxth	r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1c9      	bne.n	8004e02 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	9300      	str	r3, [sp, #0]
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	2200      	movs	r2, #0
 8004e76:	2140      	movs	r1, #64	@ 0x40
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f001 f84f 	bl	8005f1c <UART_WaitOnFlagUntilTimeout>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d004      	beq.n	8004e8e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2220      	movs	r2, #32
 8004e88:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e005      	b.n	8004e9a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2220      	movs	r2, #32
 8004e92:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e94:	2300      	movs	r3, #0
 8004e96:	e000      	b.n	8004e9a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004e98:	2302      	movs	r3, #2
  }
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3720      	adds	r7, #32
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ea2:	b580      	push	{r7, lr}
 8004ea4:	b08a      	sub	sp, #40	@ 0x28
 8004ea6:	af02      	add	r7, sp, #8
 8004ea8:	60f8      	str	r0, [r7, #12]
 8004eaa:	60b9      	str	r1, [r7, #8]
 8004eac:	603b      	str	r3, [r7, #0]
 8004eae:	4613      	mov	r3, r2
 8004eb0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	f040 80b6 	bne.w	800502a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d002      	beq.n	8004eca <HAL_UART_Receive+0x28>
 8004ec4:	88fb      	ldrh	r3, [r7, #6]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e0ae      	b.n	800502c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2222      	movs	r2, #34	@ 0x22
 8004eda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ee4:	f7fc ffe8 	bl	8001eb8 <HAL_GetTick>
 8004ee8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	88fa      	ldrh	r2, [r7, #6]
 8004eee:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	88fa      	ldrh	r2, [r7, #6]
 8004ef6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f02:	d10e      	bne.n	8004f22 <HAL_UART_Receive+0x80>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d105      	bne.n	8004f18 <HAL_UART_Receive+0x76>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004f12:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f16:	e02d      	b.n	8004f74 <HAL_UART_Receive+0xd2>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	22ff      	movs	r2, #255	@ 0xff
 8004f1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f20:	e028      	b.n	8004f74 <HAL_UART_Receive+0xd2>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10d      	bne.n	8004f46 <HAL_UART_Receive+0xa4>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	691b      	ldr	r3, [r3, #16]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d104      	bne.n	8004f3c <HAL_UART_Receive+0x9a>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	22ff      	movs	r2, #255	@ 0xff
 8004f36:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f3a:	e01b      	b.n	8004f74 <HAL_UART_Receive+0xd2>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	227f      	movs	r2, #127	@ 0x7f
 8004f40:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f44:	e016      	b.n	8004f74 <HAL_UART_Receive+0xd2>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f4e:	d10d      	bne.n	8004f6c <HAL_UART_Receive+0xca>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d104      	bne.n	8004f62 <HAL_UART_Receive+0xc0>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	227f      	movs	r2, #127	@ 0x7f
 8004f5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f60:	e008      	b.n	8004f74 <HAL_UART_Receive+0xd2>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	223f      	movs	r2, #63	@ 0x3f
 8004f66:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f6a:	e003      	b.n	8004f74 <HAL_UART_Receive+0xd2>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004f7a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f84:	d108      	bne.n	8004f98 <HAL_UART_Receive+0xf6>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d104      	bne.n	8004f98 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	61bb      	str	r3, [r7, #24]
 8004f96:	e003      	b.n	8004fa0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004fa0:	e037      	b.n	8005012 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	2120      	movs	r1, #32
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 ffb5 	bl	8005f1c <UART_WaitOnFlagUntilTimeout>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d005      	beq.n	8004fc4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e033      	b.n	800502c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10c      	bne.n	8004fe4 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004fd0:	b29a      	uxth	r2, r3
 8004fd2:	8a7b      	ldrh	r3, [r7, #18]
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	b29a      	uxth	r2, r3
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	3302      	adds	r3, #2
 8004fe0:	61bb      	str	r3, [r7, #24]
 8004fe2:	e00d      	b.n	8005000 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	8a7b      	ldrh	r3, [r7, #18]
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	b2da      	uxtb	r2, r3
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005006:	b29b      	uxth	r3, r3
 8005008:	3b01      	subs	r3, #1
 800500a:	b29a      	uxth	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005018:	b29b      	uxth	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1c1      	bne.n	8004fa2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2220      	movs	r2, #32
 8005022:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8005026:	2300      	movs	r3, #0
 8005028:	e000      	b.n	800502c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800502a:	2302      	movs	r3, #2
  }
}
 800502c:	4618      	mov	r0, r3
 800502e:	3720      	adds	r7, #32
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b08a      	sub	sp, #40	@ 0x28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	4613      	mov	r3, r2
 8005040:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005048:	2b20      	cmp	r3, #32
 800504a:	d137      	bne.n	80050bc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d002      	beq.n	8005058 <HAL_UART_Receive_IT+0x24>
 8005052:	88fb      	ldrh	r3, [r7, #6]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e030      	b.n	80050be <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a18      	ldr	r2, [pc, #96]	@ (80050c8 <HAL_UART_Receive_IT+0x94>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d01f      	beq.n	80050ac <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d018      	beq.n	80050ac <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	e853 3f00 	ldrex	r3, [r3]
 8005086:	613b      	str	r3, [r7, #16]
   return(result);
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800508e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	461a      	mov	r2, r3
 8005096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005098:	623b      	str	r3, [r7, #32]
 800509a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509c:	69f9      	ldr	r1, [r7, #28]
 800509e:	6a3a      	ldr	r2, [r7, #32]
 80050a0:	e841 2300 	strex	r3, r2, [r1]
 80050a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1e6      	bne.n	800507a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80050ac:	88fb      	ldrh	r3, [r7, #6]
 80050ae:	461a      	mov	r2, r3
 80050b0:	68b9      	ldr	r1, [r7, #8]
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 ffa0 	bl	8005ff8 <UART_Start_Receive_IT>
 80050b8:	4603      	mov	r3, r0
 80050ba:	e000      	b.n	80050be <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050bc:	2302      	movs	r3, #2
  }
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3728      	adds	r7, #40	@ 0x28
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	40008000 	.word	0x40008000

080050cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b0ba      	sub	sp, #232	@ 0xe8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80050f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80050fa:	4013      	ands	r3, r2
 80050fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005100:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005104:	2b00      	cmp	r3, #0
 8005106:	d115      	bne.n	8005134 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800510c:	f003 0320 	and.w	r3, r3, #32
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00f      	beq.n	8005134 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005118:	f003 0320 	and.w	r3, r3, #32
 800511c:	2b00      	cmp	r3, #0
 800511e:	d009      	beq.n	8005134 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 82ca 	beq.w	80056be <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	4798      	blx	r3
      }
      return;
 8005132:	e2c4      	b.n	80056be <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005134:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 8117 	beq.w	800536c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800513e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d106      	bne.n	8005158 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800514a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800514e:	4b85      	ldr	r3, [pc, #532]	@ (8005364 <HAL_UART_IRQHandler+0x298>)
 8005150:	4013      	ands	r3, r2
 8005152:	2b00      	cmp	r3, #0
 8005154:	f000 810a 	beq.w	800536c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800515c:	f003 0301 	and.w	r3, r3, #1
 8005160:	2b00      	cmp	r3, #0
 8005162:	d011      	beq.n	8005188 <HAL_UART_IRQHandler+0xbc>
 8005164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00b      	beq.n	8005188 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2201      	movs	r2, #1
 8005176:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800517e:	f043 0201 	orr.w	r2, r3, #1
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d011      	beq.n	80051b8 <HAL_UART_IRQHandler+0xec>
 8005194:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005198:	f003 0301 	and.w	r3, r3, #1
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00b      	beq.n	80051b8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2202      	movs	r2, #2
 80051a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051ae:	f043 0204 	orr.w	r2, r3, #4
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051bc:	f003 0304 	and.w	r3, r3, #4
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d011      	beq.n	80051e8 <HAL_UART_IRQHandler+0x11c>
 80051c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00b      	beq.n	80051e8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2204      	movs	r2, #4
 80051d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051de:	f043 0202 	orr.w	r2, r3, #2
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80051e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051ec:	f003 0308 	and.w	r3, r3, #8
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d017      	beq.n	8005224 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051f8:	f003 0320 	and.w	r3, r3, #32
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d105      	bne.n	800520c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005200:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005204:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00b      	beq.n	8005224 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2208      	movs	r2, #8
 8005212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800521a:	f043 0208 	orr.w	r2, r3, #8
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005228:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800522c:	2b00      	cmp	r3, #0
 800522e:	d012      	beq.n	8005256 <HAL_UART_IRQHandler+0x18a>
 8005230:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005234:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00c      	beq.n	8005256 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005244:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800524c:	f043 0220 	orr.w	r2, r3, #32
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 8230 	beq.w	80056c2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00d      	beq.n	800528a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800526e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005272:	f003 0320 	and.w	r3, r3, #32
 8005276:	2b00      	cmp	r3, #0
 8005278:	d007      	beq.n	800528a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800527e:	2b00      	cmp	r3, #0
 8005280:	d003      	beq.n	800528a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005290:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529e:	2b40      	cmp	r3, #64	@ 0x40
 80052a0:	d005      	beq.n	80052ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80052a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d04f      	beq.n	800534e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 ff68 	bl	8006184 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052be:	2b40      	cmp	r3, #64	@ 0x40
 80052c0:	d141      	bne.n	8005346 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	3308      	adds	r3, #8
 80052c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052d0:	e853 3f00 	ldrex	r3, [r3]
 80052d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80052d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80052dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	3308      	adds	r3, #8
 80052ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80052ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80052f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80052fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80052fe:	e841 2300 	strex	r3, r2, [r1]
 8005302:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005306:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1d9      	bne.n	80052c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005312:	2b00      	cmp	r3, #0
 8005314:	d013      	beq.n	800533e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800531a:	4a13      	ldr	r2, [pc, #76]	@ (8005368 <HAL_UART_IRQHandler+0x29c>)
 800531c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005322:	4618      	mov	r0, r3
 8005324:	f7fc ff47 	bl	80021b6 <HAL_DMA_Abort_IT>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d017      	beq.n	800535e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005338:	4610      	mov	r0, r2
 800533a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800533c:	e00f      	b.n	800535e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f9d4 	bl	80056ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005344:	e00b      	b.n	800535e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f9d0 	bl	80056ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800534c:	e007      	b.n	800535e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f9cc 	bl	80056ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800535c:	e1b1      	b.n	80056c2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800535e:	bf00      	nop
    return;
 8005360:	e1af      	b.n	80056c2 <HAL_UART_IRQHandler+0x5f6>
 8005362:	bf00      	nop
 8005364:	04000120 	.word	0x04000120
 8005368:	0800624d 	.word	0x0800624d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005370:	2b01      	cmp	r3, #1
 8005372:	f040 816a 	bne.w	800564a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800537a:	f003 0310 	and.w	r3, r3, #16
 800537e:	2b00      	cmp	r3, #0
 8005380:	f000 8163 	beq.w	800564a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005388:	f003 0310 	and.w	r3, r3, #16
 800538c:	2b00      	cmp	r3, #0
 800538e:	f000 815c 	beq.w	800564a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2210      	movs	r2, #16
 8005398:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a4:	2b40      	cmp	r3, #64	@ 0x40
 80053a6:	f040 80d4 	bne.w	8005552 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80053b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 80ad 	beq.w	800551a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80053c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053ca:	429a      	cmp	r2, r3
 80053cc:	f080 80a5 	bcs.w	800551a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0320 	and.w	r3, r3, #32
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f040 8086 	bne.w	80054f8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80053f8:	e853 3f00 	ldrex	r3, [r3]
 80053fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005400:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005408:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	461a      	mov	r2, r3
 8005412:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005416:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800541a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005422:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005426:	e841 2300 	strex	r3, r2, [r1]
 800542a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800542e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1da      	bne.n	80053ec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3308      	adds	r3, #8
 800543c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005440:	e853 3f00 	ldrex	r3, [r3]
 8005444:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005446:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005448:	f023 0301 	bic.w	r3, r3, #1
 800544c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	3308      	adds	r3, #8
 8005456:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800545a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800545e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005460:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005462:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005466:	e841 2300 	strex	r3, r2, [r1]
 800546a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800546c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1e1      	bne.n	8005436 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	3308      	adds	r3, #8
 8005478:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800547c:	e853 3f00 	ldrex	r3, [r3]
 8005480:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005482:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005484:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005488:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3308      	adds	r3, #8
 8005492:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005496:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005498:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800549c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800549e:	e841 2300 	strex	r3, r2, [r1]
 80054a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80054a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1e3      	bne.n	8005472 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054c0:	e853 3f00 	ldrex	r3, [r3]
 80054c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054c8:	f023 0310 	bic.w	r3, r3, #16
 80054cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	461a      	mov	r2, r3
 80054d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054e2:	e841 2300 	strex	r3, r2, [r1]
 80054e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80054e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d1e4      	bne.n	80054b8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7fc fe21 	bl	800213a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2202      	movs	r2, #2
 80054fc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800550a:	b29b      	uxth	r3, r3
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	b29b      	uxth	r3, r3
 8005510:	4619      	mov	r1, r3
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f8f4 	bl	8005700 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005518:	e0d5      	b.n	80056c6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005520:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005524:	429a      	cmp	r2, r3
 8005526:	f040 80ce 	bne.w	80056c6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0320 	and.w	r3, r3, #32
 8005536:	2b20      	cmp	r3, #32
 8005538:	f040 80c5 	bne.w	80056c6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005548:	4619      	mov	r1, r3
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f8d8 	bl	8005700 <HAL_UARTEx_RxEventCallback>
      return;
 8005550:	e0b9      	b.n	80056c6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800555e:	b29b      	uxth	r3, r3
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800556c:	b29b      	uxth	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 80ab 	beq.w	80056ca <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005574:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 80a6 	beq.w	80056ca <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005586:	e853 3f00 	ldrex	r3, [r3]
 800558a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800558c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800558e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005592:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	461a      	mov	r2, r3
 800559c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80055a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80055a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055a8:	e841 2300 	strex	r3, r2, [r1]
 80055ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1e4      	bne.n	800557e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	3308      	adds	r3, #8
 80055ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055be:	e853 3f00 	ldrex	r3, [r3]
 80055c2:	623b      	str	r3, [r7, #32]
   return(result);
 80055c4:	6a3b      	ldr	r3, [r7, #32]
 80055c6:	f023 0301 	bic.w	r3, r3, #1
 80055ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	3308      	adds	r3, #8
 80055d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80055d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80055da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055e0:	e841 2300 	strex	r3, r2, [r1]
 80055e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1e3      	bne.n	80055b4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2220      	movs	r2, #32
 80055f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	e853 3f00 	ldrex	r3, [r3]
 800560c:	60fb      	str	r3, [r7, #12]
   return(result);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f023 0310 	bic.w	r3, r3, #16
 8005614:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	461a      	mov	r2, r3
 800561e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005622:	61fb      	str	r3, [r7, #28]
 8005624:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	69b9      	ldr	r1, [r7, #24]
 8005628:	69fa      	ldr	r2, [r7, #28]
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	617b      	str	r3, [r7, #20]
   return(result);
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1e4      	bne.n	8005600 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2202      	movs	r2, #2
 800563a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800563c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005640:	4619      	mov	r1, r3
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f85c 	bl	8005700 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005648:	e03f      	b.n	80056ca <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800564a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800564e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00e      	beq.n	8005674 <HAL_UART_IRQHandler+0x5a8>
 8005656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800565a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d008      	beq.n	8005674 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800566a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 ffe9 	bl	8006644 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005672:	e02d      	b.n	80056d0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800567c:	2b00      	cmp	r3, #0
 800567e:	d00e      	beq.n	800569e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005688:	2b00      	cmp	r3, #0
 800568a:	d008      	beq.n	800569e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005690:	2b00      	cmp	r3, #0
 8005692:	d01c      	beq.n	80056ce <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	4798      	blx	r3
    }
    return;
 800569c:	e017      	b.n	80056ce <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800569e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d012      	beq.n	80056d0 <HAL_UART_IRQHandler+0x604>
 80056aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00c      	beq.n	80056d0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 fdde 	bl	8006278 <UART_EndTransmit_IT>
    return;
 80056bc:	e008      	b.n	80056d0 <HAL_UART_IRQHandler+0x604>
      return;
 80056be:	bf00      	nop
 80056c0:	e006      	b.n	80056d0 <HAL_UART_IRQHandler+0x604>
    return;
 80056c2:	bf00      	nop
 80056c4:	e004      	b.n	80056d0 <HAL_UART_IRQHandler+0x604>
      return;
 80056c6:	bf00      	nop
 80056c8:	e002      	b.n	80056d0 <HAL_UART_IRQHandler+0x604>
      return;
 80056ca:	bf00      	nop
 80056cc:	e000      	b.n	80056d0 <HAL_UART_IRQHandler+0x604>
    return;
 80056ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80056d0:	37e8      	adds	r7, #232	@ 0xe8
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop

080056d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	460b      	mov	r3, r1
 800570a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800571c:	b08a      	sub	sp, #40	@ 0x28
 800571e:	af00      	add	r7, sp, #0
 8005720:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005722:	2300      	movs	r3, #0
 8005724:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	431a      	orrs	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	431a      	orrs	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	4313      	orrs	r3, r2
 800573e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	4ba4      	ldr	r3, [pc, #656]	@ (80059d8 <UART_SetConfig+0x2c0>)
 8005748:	4013      	ands	r3, r2
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	6812      	ldr	r2, [r2, #0]
 800574e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005750:	430b      	orrs	r3, r1
 8005752:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	68da      	ldr	r2, [r3, #12]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	430a      	orrs	r2, r1
 8005768:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a99      	ldr	r2, [pc, #612]	@ (80059dc <UART_SetConfig+0x2c4>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d004      	beq.n	8005784 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005780:	4313      	orrs	r3, r2
 8005782:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005794:	430a      	orrs	r2, r1
 8005796:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a90      	ldr	r2, [pc, #576]	@ (80059e0 <UART_SetConfig+0x2c8>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d126      	bne.n	80057f0 <UART_SetConfig+0xd8>
 80057a2:	4b90      	ldr	r3, [pc, #576]	@ (80059e4 <UART_SetConfig+0x2cc>)
 80057a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a8:	f003 0303 	and.w	r3, r3, #3
 80057ac:	2b03      	cmp	r3, #3
 80057ae:	d81b      	bhi.n	80057e8 <UART_SetConfig+0xd0>
 80057b0:	a201      	add	r2, pc, #4	@ (adr r2, 80057b8 <UART_SetConfig+0xa0>)
 80057b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b6:	bf00      	nop
 80057b8:	080057c9 	.word	0x080057c9
 80057bc:	080057d9 	.word	0x080057d9
 80057c0:	080057d1 	.word	0x080057d1
 80057c4:	080057e1 	.word	0x080057e1
 80057c8:	2301      	movs	r3, #1
 80057ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ce:	e116      	b.n	80059fe <UART_SetConfig+0x2e6>
 80057d0:	2302      	movs	r3, #2
 80057d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057d6:	e112      	b.n	80059fe <UART_SetConfig+0x2e6>
 80057d8:	2304      	movs	r3, #4
 80057da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057de:	e10e      	b.n	80059fe <UART_SetConfig+0x2e6>
 80057e0:	2308      	movs	r3, #8
 80057e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057e6:	e10a      	b.n	80059fe <UART_SetConfig+0x2e6>
 80057e8:	2310      	movs	r3, #16
 80057ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ee:	e106      	b.n	80059fe <UART_SetConfig+0x2e6>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a7c      	ldr	r2, [pc, #496]	@ (80059e8 <UART_SetConfig+0x2d0>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d138      	bne.n	800586c <UART_SetConfig+0x154>
 80057fa:	4b7a      	ldr	r3, [pc, #488]	@ (80059e4 <UART_SetConfig+0x2cc>)
 80057fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005800:	f003 030c 	and.w	r3, r3, #12
 8005804:	2b0c      	cmp	r3, #12
 8005806:	d82d      	bhi.n	8005864 <UART_SetConfig+0x14c>
 8005808:	a201      	add	r2, pc, #4	@ (adr r2, 8005810 <UART_SetConfig+0xf8>)
 800580a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800580e:	bf00      	nop
 8005810:	08005845 	.word	0x08005845
 8005814:	08005865 	.word	0x08005865
 8005818:	08005865 	.word	0x08005865
 800581c:	08005865 	.word	0x08005865
 8005820:	08005855 	.word	0x08005855
 8005824:	08005865 	.word	0x08005865
 8005828:	08005865 	.word	0x08005865
 800582c:	08005865 	.word	0x08005865
 8005830:	0800584d 	.word	0x0800584d
 8005834:	08005865 	.word	0x08005865
 8005838:	08005865 	.word	0x08005865
 800583c:	08005865 	.word	0x08005865
 8005840:	0800585d 	.word	0x0800585d
 8005844:	2300      	movs	r3, #0
 8005846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800584a:	e0d8      	b.n	80059fe <UART_SetConfig+0x2e6>
 800584c:	2302      	movs	r3, #2
 800584e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005852:	e0d4      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005854:	2304      	movs	r3, #4
 8005856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800585a:	e0d0      	b.n	80059fe <UART_SetConfig+0x2e6>
 800585c:	2308      	movs	r3, #8
 800585e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005862:	e0cc      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005864:	2310      	movs	r3, #16
 8005866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800586a:	e0c8      	b.n	80059fe <UART_SetConfig+0x2e6>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a5e      	ldr	r2, [pc, #376]	@ (80059ec <UART_SetConfig+0x2d4>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d125      	bne.n	80058c2 <UART_SetConfig+0x1aa>
 8005876:	4b5b      	ldr	r3, [pc, #364]	@ (80059e4 <UART_SetConfig+0x2cc>)
 8005878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800587c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005880:	2b30      	cmp	r3, #48	@ 0x30
 8005882:	d016      	beq.n	80058b2 <UART_SetConfig+0x19a>
 8005884:	2b30      	cmp	r3, #48	@ 0x30
 8005886:	d818      	bhi.n	80058ba <UART_SetConfig+0x1a2>
 8005888:	2b20      	cmp	r3, #32
 800588a:	d00a      	beq.n	80058a2 <UART_SetConfig+0x18a>
 800588c:	2b20      	cmp	r3, #32
 800588e:	d814      	bhi.n	80058ba <UART_SetConfig+0x1a2>
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <UART_SetConfig+0x182>
 8005894:	2b10      	cmp	r3, #16
 8005896:	d008      	beq.n	80058aa <UART_SetConfig+0x192>
 8005898:	e00f      	b.n	80058ba <UART_SetConfig+0x1a2>
 800589a:	2300      	movs	r3, #0
 800589c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058a0:	e0ad      	b.n	80059fe <UART_SetConfig+0x2e6>
 80058a2:	2302      	movs	r3, #2
 80058a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058a8:	e0a9      	b.n	80059fe <UART_SetConfig+0x2e6>
 80058aa:	2304      	movs	r3, #4
 80058ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058b0:	e0a5      	b.n	80059fe <UART_SetConfig+0x2e6>
 80058b2:	2308      	movs	r3, #8
 80058b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058b8:	e0a1      	b.n	80059fe <UART_SetConfig+0x2e6>
 80058ba:	2310      	movs	r3, #16
 80058bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058c0:	e09d      	b.n	80059fe <UART_SetConfig+0x2e6>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a4a      	ldr	r2, [pc, #296]	@ (80059f0 <UART_SetConfig+0x2d8>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d125      	bne.n	8005918 <UART_SetConfig+0x200>
 80058cc:	4b45      	ldr	r3, [pc, #276]	@ (80059e4 <UART_SetConfig+0x2cc>)
 80058ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80058d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80058d8:	d016      	beq.n	8005908 <UART_SetConfig+0x1f0>
 80058da:	2bc0      	cmp	r3, #192	@ 0xc0
 80058dc:	d818      	bhi.n	8005910 <UART_SetConfig+0x1f8>
 80058de:	2b80      	cmp	r3, #128	@ 0x80
 80058e0:	d00a      	beq.n	80058f8 <UART_SetConfig+0x1e0>
 80058e2:	2b80      	cmp	r3, #128	@ 0x80
 80058e4:	d814      	bhi.n	8005910 <UART_SetConfig+0x1f8>
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d002      	beq.n	80058f0 <UART_SetConfig+0x1d8>
 80058ea:	2b40      	cmp	r3, #64	@ 0x40
 80058ec:	d008      	beq.n	8005900 <UART_SetConfig+0x1e8>
 80058ee:	e00f      	b.n	8005910 <UART_SetConfig+0x1f8>
 80058f0:	2300      	movs	r3, #0
 80058f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058f6:	e082      	b.n	80059fe <UART_SetConfig+0x2e6>
 80058f8:	2302      	movs	r3, #2
 80058fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058fe:	e07e      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005900:	2304      	movs	r3, #4
 8005902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005906:	e07a      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005908:	2308      	movs	r3, #8
 800590a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800590e:	e076      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005910:	2310      	movs	r3, #16
 8005912:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005916:	e072      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a35      	ldr	r2, [pc, #212]	@ (80059f4 <UART_SetConfig+0x2dc>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d12a      	bne.n	8005978 <UART_SetConfig+0x260>
 8005922:	4b30      	ldr	r3, [pc, #192]	@ (80059e4 <UART_SetConfig+0x2cc>)
 8005924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005928:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800592c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005930:	d01a      	beq.n	8005968 <UART_SetConfig+0x250>
 8005932:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005936:	d81b      	bhi.n	8005970 <UART_SetConfig+0x258>
 8005938:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800593c:	d00c      	beq.n	8005958 <UART_SetConfig+0x240>
 800593e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005942:	d815      	bhi.n	8005970 <UART_SetConfig+0x258>
 8005944:	2b00      	cmp	r3, #0
 8005946:	d003      	beq.n	8005950 <UART_SetConfig+0x238>
 8005948:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800594c:	d008      	beq.n	8005960 <UART_SetConfig+0x248>
 800594e:	e00f      	b.n	8005970 <UART_SetConfig+0x258>
 8005950:	2300      	movs	r3, #0
 8005952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005956:	e052      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005958:	2302      	movs	r3, #2
 800595a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800595e:	e04e      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005960:	2304      	movs	r3, #4
 8005962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005966:	e04a      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005968:	2308      	movs	r3, #8
 800596a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800596e:	e046      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005970:	2310      	movs	r3, #16
 8005972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005976:	e042      	b.n	80059fe <UART_SetConfig+0x2e6>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a17      	ldr	r2, [pc, #92]	@ (80059dc <UART_SetConfig+0x2c4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d13a      	bne.n	80059f8 <UART_SetConfig+0x2e0>
 8005982:	4b18      	ldr	r3, [pc, #96]	@ (80059e4 <UART_SetConfig+0x2cc>)
 8005984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005988:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800598c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005990:	d01a      	beq.n	80059c8 <UART_SetConfig+0x2b0>
 8005992:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005996:	d81b      	bhi.n	80059d0 <UART_SetConfig+0x2b8>
 8005998:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800599c:	d00c      	beq.n	80059b8 <UART_SetConfig+0x2a0>
 800599e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059a2:	d815      	bhi.n	80059d0 <UART_SetConfig+0x2b8>
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <UART_SetConfig+0x298>
 80059a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ac:	d008      	beq.n	80059c0 <UART_SetConfig+0x2a8>
 80059ae:	e00f      	b.n	80059d0 <UART_SetConfig+0x2b8>
 80059b0:	2300      	movs	r3, #0
 80059b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059b6:	e022      	b.n	80059fe <UART_SetConfig+0x2e6>
 80059b8:	2302      	movs	r3, #2
 80059ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059be:	e01e      	b.n	80059fe <UART_SetConfig+0x2e6>
 80059c0:	2304      	movs	r3, #4
 80059c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059c6:	e01a      	b.n	80059fe <UART_SetConfig+0x2e6>
 80059c8:	2308      	movs	r3, #8
 80059ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ce:	e016      	b.n	80059fe <UART_SetConfig+0x2e6>
 80059d0:	2310      	movs	r3, #16
 80059d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059d6:	e012      	b.n	80059fe <UART_SetConfig+0x2e6>
 80059d8:	efff69f3 	.word	0xefff69f3
 80059dc:	40008000 	.word	0x40008000
 80059e0:	40013800 	.word	0x40013800
 80059e4:	40021000 	.word	0x40021000
 80059e8:	40004400 	.word	0x40004400
 80059ec:	40004800 	.word	0x40004800
 80059f0:	40004c00 	.word	0x40004c00
 80059f4:	40005000 	.word	0x40005000
 80059f8:	2310      	movs	r3, #16
 80059fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a9f      	ldr	r2, [pc, #636]	@ (8005c80 <UART_SetConfig+0x568>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d17a      	bne.n	8005afe <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	d824      	bhi.n	8005a5a <UART_SetConfig+0x342>
 8005a10:	a201      	add	r2, pc, #4	@ (adr r2, 8005a18 <UART_SetConfig+0x300>)
 8005a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a16:	bf00      	nop
 8005a18:	08005a3d 	.word	0x08005a3d
 8005a1c:	08005a5b 	.word	0x08005a5b
 8005a20:	08005a45 	.word	0x08005a45
 8005a24:	08005a5b 	.word	0x08005a5b
 8005a28:	08005a4b 	.word	0x08005a4b
 8005a2c:	08005a5b 	.word	0x08005a5b
 8005a30:	08005a5b 	.word	0x08005a5b
 8005a34:	08005a5b 	.word	0x08005a5b
 8005a38:	08005a53 	.word	0x08005a53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a3c:	f7fd fcf8 	bl	8003430 <HAL_RCC_GetPCLK1Freq>
 8005a40:	61f8      	str	r0, [r7, #28]
        break;
 8005a42:	e010      	b.n	8005a66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a44:	4b8f      	ldr	r3, [pc, #572]	@ (8005c84 <UART_SetConfig+0x56c>)
 8005a46:	61fb      	str	r3, [r7, #28]
        break;
 8005a48:	e00d      	b.n	8005a66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a4a:	f7fd fc59 	bl	8003300 <HAL_RCC_GetSysClockFreq>
 8005a4e:	61f8      	str	r0, [r7, #28]
        break;
 8005a50:	e009      	b.n	8005a66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a56:	61fb      	str	r3, [r7, #28]
        break;
 8005a58:	e005      	b.n	8005a66 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005a64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f000 80fb 	beq.w	8005c64 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	4613      	mov	r3, r2
 8005a74:	005b      	lsls	r3, r3, #1
 8005a76:	4413      	add	r3, r2
 8005a78:	69fa      	ldr	r2, [r7, #28]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d305      	bcc.n	8005a8a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a84:	69fa      	ldr	r2, [r7, #28]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d903      	bls.n	8005a92 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a90:	e0e8      	b.n	8005c64 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	2200      	movs	r2, #0
 8005a96:	461c      	mov	r4, r3
 8005a98:	4615      	mov	r5, r2
 8005a9a:	f04f 0200 	mov.w	r2, #0
 8005a9e:	f04f 0300 	mov.w	r3, #0
 8005aa2:	022b      	lsls	r3, r5, #8
 8005aa4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005aa8:	0222      	lsls	r2, r4, #8
 8005aaa:	68f9      	ldr	r1, [r7, #12]
 8005aac:	6849      	ldr	r1, [r1, #4]
 8005aae:	0849      	lsrs	r1, r1, #1
 8005ab0:	2000      	movs	r0, #0
 8005ab2:	4688      	mov	r8, r1
 8005ab4:	4681      	mov	r9, r0
 8005ab6:	eb12 0a08 	adds.w	sl, r2, r8
 8005aba:	eb43 0b09 	adc.w	fp, r3, r9
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	603b      	str	r3, [r7, #0]
 8005ac6:	607a      	str	r2, [r7, #4]
 8005ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005acc:	4650      	mov	r0, sl
 8005ace:	4659      	mov	r1, fp
 8005ad0:	f7fa fbe6 	bl	80002a0 <__aeabi_uldivmod>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	4613      	mov	r3, r2
 8005ada:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ae2:	d308      	bcc.n	8005af6 <UART_SetConfig+0x3de>
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005aea:	d204      	bcs.n	8005af6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	60da      	str	r2, [r3, #12]
 8005af4:	e0b6      	b.n	8005c64 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005afc:	e0b2      	b.n	8005c64 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b06:	d15e      	bne.n	8005bc6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005b08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b0c:	2b08      	cmp	r3, #8
 8005b0e:	d828      	bhi.n	8005b62 <UART_SetConfig+0x44a>
 8005b10:	a201      	add	r2, pc, #4	@ (adr r2, 8005b18 <UART_SetConfig+0x400>)
 8005b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b16:	bf00      	nop
 8005b18:	08005b3d 	.word	0x08005b3d
 8005b1c:	08005b45 	.word	0x08005b45
 8005b20:	08005b4d 	.word	0x08005b4d
 8005b24:	08005b63 	.word	0x08005b63
 8005b28:	08005b53 	.word	0x08005b53
 8005b2c:	08005b63 	.word	0x08005b63
 8005b30:	08005b63 	.word	0x08005b63
 8005b34:	08005b63 	.word	0x08005b63
 8005b38:	08005b5b 	.word	0x08005b5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b3c:	f7fd fc78 	bl	8003430 <HAL_RCC_GetPCLK1Freq>
 8005b40:	61f8      	str	r0, [r7, #28]
        break;
 8005b42:	e014      	b.n	8005b6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b44:	f7fd fc8a 	bl	800345c <HAL_RCC_GetPCLK2Freq>
 8005b48:	61f8      	str	r0, [r7, #28]
        break;
 8005b4a:	e010      	b.n	8005b6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b4c:	4b4d      	ldr	r3, [pc, #308]	@ (8005c84 <UART_SetConfig+0x56c>)
 8005b4e:	61fb      	str	r3, [r7, #28]
        break;
 8005b50:	e00d      	b.n	8005b6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b52:	f7fd fbd5 	bl	8003300 <HAL_RCC_GetSysClockFreq>
 8005b56:	61f8      	str	r0, [r7, #28]
        break;
 8005b58:	e009      	b.n	8005b6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b5e:	61fb      	str	r3, [r7, #28]
        break;
 8005b60:	e005      	b.n	8005b6e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005b62:	2300      	movs	r3, #0
 8005b64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d077      	beq.n	8005c64 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	005a      	lsls	r2, r3, #1
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	085b      	lsrs	r3, r3, #1
 8005b7e:	441a      	add	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b88:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	2b0f      	cmp	r3, #15
 8005b8e:	d916      	bls.n	8005bbe <UART_SetConfig+0x4a6>
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b96:	d212      	bcs.n	8005bbe <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	f023 030f 	bic.w	r3, r3, #15
 8005ba0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	085b      	lsrs	r3, r3, #1
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	f003 0307 	and.w	r3, r3, #7
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	8afb      	ldrh	r3, [r7, #22]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	8afa      	ldrh	r2, [r7, #22]
 8005bba:	60da      	str	r2, [r3, #12]
 8005bbc:	e052      	b.n	8005c64 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005bc4:	e04e      	b.n	8005c64 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005bc6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005bca:	2b08      	cmp	r3, #8
 8005bcc:	d827      	bhi.n	8005c1e <UART_SetConfig+0x506>
 8005bce:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd4 <UART_SetConfig+0x4bc>)
 8005bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bd4:	08005bf9 	.word	0x08005bf9
 8005bd8:	08005c01 	.word	0x08005c01
 8005bdc:	08005c09 	.word	0x08005c09
 8005be0:	08005c1f 	.word	0x08005c1f
 8005be4:	08005c0f 	.word	0x08005c0f
 8005be8:	08005c1f 	.word	0x08005c1f
 8005bec:	08005c1f 	.word	0x08005c1f
 8005bf0:	08005c1f 	.word	0x08005c1f
 8005bf4:	08005c17 	.word	0x08005c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bf8:	f7fd fc1a 	bl	8003430 <HAL_RCC_GetPCLK1Freq>
 8005bfc:	61f8      	str	r0, [r7, #28]
        break;
 8005bfe:	e014      	b.n	8005c2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c00:	f7fd fc2c 	bl	800345c <HAL_RCC_GetPCLK2Freq>
 8005c04:	61f8      	str	r0, [r7, #28]
        break;
 8005c06:	e010      	b.n	8005c2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c08:	4b1e      	ldr	r3, [pc, #120]	@ (8005c84 <UART_SetConfig+0x56c>)
 8005c0a:	61fb      	str	r3, [r7, #28]
        break;
 8005c0c:	e00d      	b.n	8005c2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c0e:	f7fd fb77 	bl	8003300 <HAL_RCC_GetSysClockFreq>
 8005c12:	61f8      	str	r0, [r7, #28]
        break;
 8005c14:	e009      	b.n	8005c2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c1a:	61fb      	str	r3, [r7, #28]
        break;
 8005c1c:	e005      	b.n	8005c2a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c28:	bf00      	nop
    }

    if (pclk != 0U)
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d019      	beq.n	8005c64 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	085a      	lsrs	r2, r3, #1
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	441a      	add	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c42:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	2b0f      	cmp	r3, #15
 8005c48:	d909      	bls.n	8005c5e <UART_SetConfig+0x546>
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c50:	d205      	bcs.n	8005c5e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	60da      	str	r2, [r3, #12]
 8005c5c:	e002      	b.n	8005c64 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005c70:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3728      	adds	r7, #40	@ 0x28
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c7e:	bf00      	nop
 8005c80:	40008000 	.word	0x40008000
 8005c84:	00f42400 	.word	0x00f42400

08005c88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c94:	f003 0308 	and.w	r3, r3, #8
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d00a      	beq.n	8005cb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00a      	beq.n	8005cd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd8:	f003 0302 	and.w	r3, r3, #2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00a      	beq.n	8005cf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfa:	f003 0304 	and.w	r3, r3, #4
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00a      	beq.n	8005d18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	430a      	orrs	r2, r1
 8005d16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1c:	f003 0310 	and.w	r3, r3, #16
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00a      	beq.n	8005d3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3e:	f003 0320 	and.w	r3, r3, #32
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00a      	beq.n	8005d5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01a      	beq.n	8005d9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d86:	d10a      	bne.n	8005d9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00a      	beq.n	8005dc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	430a      	orrs	r2, r1
 8005dbe:	605a      	str	r2, [r3, #4]
  }
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b098      	sub	sp, #96	@ 0x60
 8005dd0:	af02      	add	r7, sp, #8
 8005dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ddc:	f7fc f86c 	bl	8001eb8 <HAL_GetTick>
 8005de0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0308 	and.w	r3, r3, #8
 8005dec:	2b08      	cmp	r3, #8
 8005dee:	d12e      	bne.n	8005e4e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005df0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f88c 	bl	8005f1c <UART_WaitOnFlagUntilTimeout>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d021      	beq.n	8005e4e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e12:	e853 3f00 	ldrex	r3, [r3]
 8005e16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	461a      	mov	r2, r3
 8005e26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e28:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e2a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e30:	e841 2300 	strex	r3, r2, [r1]
 8005e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1e6      	bne.n	8005e0a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e062      	b.n	8005f14 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0304 	and.w	r3, r3, #4
 8005e58:	2b04      	cmp	r3, #4
 8005e5a:	d149      	bne.n	8005ef0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e60:	9300      	str	r3, [sp, #0]
 8005e62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e64:	2200      	movs	r2, #0
 8005e66:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f856 	bl	8005f1c <UART_WaitOnFlagUntilTimeout>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d03c      	beq.n	8005ef0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7e:	e853 3f00 	ldrex	r3, [r3]
 8005e82:	623b      	str	r3, [r7, #32]
   return(result);
 8005e84:	6a3b      	ldr	r3, [r7, #32]
 8005e86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	461a      	mov	r2, r3
 8005e92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e94:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e96:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e9c:	e841 2300 	strex	r3, r2, [r1]
 8005ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1e6      	bne.n	8005e76 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	3308      	adds	r3, #8
 8005eae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	e853 3f00 	ldrex	r3, [r3]
 8005eb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f023 0301 	bic.w	r3, r3, #1
 8005ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	3308      	adds	r3, #8
 8005ec6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ec8:	61fa      	str	r2, [r7, #28]
 8005eca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ecc:	69b9      	ldr	r1, [r7, #24]
 8005ece:	69fa      	ldr	r2, [r7, #28]
 8005ed0:	e841 2300 	strex	r3, r2, [r1]
 8005ed4:	617b      	str	r3, [r7, #20]
   return(result);
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d1e5      	bne.n	8005ea8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2220      	movs	r2, #32
 8005ee0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e011      	b.n	8005f14 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2220      	movs	r2, #32
 8005efa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3758      	adds	r7, #88	@ 0x58
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	603b      	str	r3, [r7, #0]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f2c:	e04f      	b.n	8005fce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f34:	d04b      	beq.n	8005fce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f36:	f7fb ffbf 	bl	8001eb8 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d302      	bcc.n	8005f4c <UART_WaitOnFlagUntilTimeout+0x30>
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d101      	bne.n	8005f50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e04e      	b.n	8005fee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0304 	and.w	r3, r3, #4
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d037      	beq.n	8005fce <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	2b80      	cmp	r3, #128	@ 0x80
 8005f62:	d034      	beq.n	8005fce <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	2b40      	cmp	r3, #64	@ 0x40
 8005f68:	d031      	beq.n	8005fce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	69db      	ldr	r3, [r3, #28]
 8005f70:	f003 0308 	and.w	r3, r3, #8
 8005f74:	2b08      	cmp	r3, #8
 8005f76:	d110      	bne.n	8005f9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	2208      	movs	r2, #8
 8005f7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f80:	68f8      	ldr	r0, [r7, #12]
 8005f82:	f000 f8ff 	bl	8006184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2208      	movs	r2, #8
 8005f8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e029      	b.n	8005fee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	69db      	ldr	r3, [r3, #28]
 8005fa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fa8:	d111      	bne.n	8005fce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005fb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 f8e5 	bl	8006184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e00f      	b.n	8005fee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	69da      	ldr	r2, [r3, #28]
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	bf0c      	ite	eq
 8005fde:	2301      	moveq	r3, #1
 8005fe0:	2300      	movne	r3, #0
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	79fb      	ldrb	r3, [r7, #7]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d0a0      	beq.n	8005f2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3710      	adds	r7, #16
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
	...

08005ff8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b097      	sub	sp, #92	@ 0x5c
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	4613      	mov	r3, r2
 8006004:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	88fa      	ldrh	r2, [r7, #6]
 8006010:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	88fa      	ldrh	r2, [r7, #6]
 8006018:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800602a:	d10e      	bne.n	800604a <UART_Start_Receive_IT+0x52>
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d105      	bne.n	8006040 <UART_Start_Receive_IT+0x48>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800603a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800603e:	e02d      	b.n	800609c <UART_Start_Receive_IT+0xa4>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	22ff      	movs	r2, #255	@ 0xff
 8006044:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006048:	e028      	b.n	800609c <UART_Start_Receive_IT+0xa4>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10d      	bne.n	800606e <UART_Start_Receive_IT+0x76>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d104      	bne.n	8006064 <UART_Start_Receive_IT+0x6c>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	22ff      	movs	r2, #255	@ 0xff
 800605e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006062:	e01b      	b.n	800609c <UART_Start_Receive_IT+0xa4>
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	227f      	movs	r2, #127	@ 0x7f
 8006068:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800606c:	e016      	b.n	800609c <UART_Start_Receive_IT+0xa4>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006076:	d10d      	bne.n	8006094 <UART_Start_Receive_IT+0x9c>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d104      	bne.n	800608a <UART_Start_Receive_IT+0x92>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	227f      	movs	r2, #127	@ 0x7f
 8006084:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006088:	e008      	b.n	800609c <UART_Start_Receive_IT+0xa4>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	223f      	movs	r2, #63	@ 0x3f
 800608e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006092:	e003      	b.n	800609c <UART_Start_Receive_IT+0xa4>
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2200      	movs	r2, #0
 8006098:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2200      	movs	r2, #0
 80060a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2222      	movs	r2, #34	@ 0x22
 80060a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	3308      	adds	r3, #8
 80060b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060b6:	e853 3f00 	ldrex	r3, [r3]
 80060ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060be:	f043 0301 	orr.w	r3, r3, #1
 80060c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	3308      	adds	r3, #8
 80060ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80060cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80060ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80060d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060d4:	e841 2300 	strex	r3, r2, [r1]
 80060d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80060da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1e5      	bne.n	80060ac <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060e8:	d107      	bne.n	80060fa <UART_Start_Receive_IT+0x102>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d103      	bne.n	80060fa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	4a21      	ldr	r2, [pc, #132]	@ (800617c <UART_Start_Receive_IT+0x184>)
 80060f6:	669a      	str	r2, [r3, #104]	@ 0x68
 80060f8:	e002      	b.n	8006100 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4a20      	ldr	r2, [pc, #128]	@ (8006180 <UART_Start_Receive_IT+0x188>)
 80060fe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d019      	beq.n	800613c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006110:	e853 3f00 	ldrex	r3, [r3]
 8006114:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006118:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800611c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	461a      	mov	r2, r3
 8006124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006126:	637b      	str	r3, [r7, #52]	@ 0x34
 8006128:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800612a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800612c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800612e:	e841 2300 	strex	r3, r2, [r1]
 8006132:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1e6      	bne.n	8006108 <UART_Start_Receive_IT+0x110>
 800613a:	e018      	b.n	800616e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	e853 3f00 	ldrex	r3, [r3]
 8006148:	613b      	str	r3, [r7, #16]
   return(result);
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	f043 0320 	orr.w	r3, r3, #32
 8006150:	653b      	str	r3, [r7, #80]	@ 0x50
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	461a      	mov	r2, r3
 8006158:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800615a:	623b      	str	r3, [r7, #32]
 800615c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615e:	69f9      	ldr	r1, [r7, #28]
 8006160:	6a3a      	ldr	r2, [r7, #32]
 8006162:	e841 2300 	strex	r3, r2, [r1]
 8006166:	61bb      	str	r3, [r7, #24]
   return(result);
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d1e6      	bne.n	800613c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800616e:	2300      	movs	r3, #0
}
 8006170:	4618      	mov	r0, r3
 8006172:	375c      	adds	r7, #92	@ 0x5c
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr
 800617c:	08006489 	.word	0x08006489
 8006180:	080062cd 	.word	0x080062cd

08006184 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006184:	b480      	push	{r7}
 8006186:	b095      	sub	sp, #84	@ 0x54
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006194:	e853 3f00 	ldrex	r3, [r3]
 8006198:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800619a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	461a      	mov	r2, r3
 80061a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80061ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061b2:	e841 2300 	strex	r3, r2, [r1]
 80061b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d1e6      	bne.n	800618c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	3308      	adds	r3, #8
 80061c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c6:	6a3b      	ldr	r3, [r7, #32]
 80061c8:	e853 3f00 	ldrex	r3, [r3]
 80061cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	f023 0301 	bic.w	r3, r3, #1
 80061d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3308      	adds	r3, #8
 80061dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061e6:	e841 2300 	strex	r3, r2, [r1]
 80061ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1e5      	bne.n	80061be <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d118      	bne.n	800622c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	e853 3f00 	ldrex	r3, [r3]
 8006206:	60bb      	str	r3, [r7, #8]
   return(result);
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	f023 0310 	bic.w	r3, r3, #16
 800620e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	461a      	mov	r2, r3
 8006216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006218:	61bb      	str	r3, [r7, #24]
 800621a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621c:	6979      	ldr	r1, [r7, #20]
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	e841 2300 	strex	r3, r2, [r1]
 8006224:	613b      	str	r3, [r7, #16]
   return(result);
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1e6      	bne.n	80061fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2220      	movs	r2, #32
 8006230:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006240:	bf00      	nop
 8006242:	3754      	adds	r7, #84	@ 0x54
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006258:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800626a:	68f8      	ldr	r0, [r7, #12]
 800626c:	f7ff fa3e 	bl	80056ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006270:	bf00      	nop
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b088      	sub	sp, #32
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	e853 3f00 	ldrex	r3, [r3]
 800628c:	60bb      	str	r3, [r7, #8]
   return(result);
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006294:	61fb      	str	r3, [r7, #28]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	461a      	mov	r2, r3
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	61bb      	str	r3, [r7, #24]
 80062a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a2:	6979      	ldr	r1, [r7, #20]
 80062a4:	69ba      	ldr	r2, [r7, #24]
 80062a6:	e841 2300 	strex	r3, r2, [r1]
 80062aa:	613b      	str	r3, [r7, #16]
   return(result);
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1e6      	bne.n	8006280 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2220      	movs	r2, #32
 80062b6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f7ff fa0a 	bl	80056d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062c4:	bf00      	nop
 80062c6:	3720      	adds	r7, #32
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b09c      	sub	sp, #112	@ 0x70
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80062da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062e4:	2b22      	cmp	r3, #34	@ 0x22
 80062e6:	f040 80be 	bne.w	8006466 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80062f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80062f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80062f8:	b2d9      	uxtb	r1, r3
 80062fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80062fe:	b2da      	uxtb	r2, r3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006304:	400a      	ands	r2, r1
 8006306:	b2d2      	uxtb	r2, r2
 8006308:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800631a:	b29b      	uxth	r3, r3
 800631c:	3b01      	subs	r3, #1
 800631e:	b29a      	uxth	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800632c:	b29b      	uxth	r3, r3
 800632e:	2b00      	cmp	r3, #0
 8006330:	f040 80a3 	bne.w	800647a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800633c:	e853 3f00 	ldrex	r3, [r3]
 8006340:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006342:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006344:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006348:	66bb      	str	r3, [r7, #104]	@ 0x68
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	461a      	mov	r2, r3
 8006350:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006352:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006354:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006356:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006358:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800635a:	e841 2300 	strex	r3, r2, [r1]
 800635e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006360:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1e6      	bne.n	8006334 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	3308      	adds	r3, #8
 800636c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006370:	e853 3f00 	ldrex	r3, [r3]
 8006374:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006378:	f023 0301 	bic.w	r3, r3, #1
 800637c:	667b      	str	r3, [r7, #100]	@ 0x64
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	3308      	adds	r3, #8
 8006384:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006386:	647a      	str	r2, [r7, #68]	@ 0x44
 8006388:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800638c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800638e:	e841 2300 	strex	r3, r2, [r1]
 8006392:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1e5      	bne.n	8006366 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2220      	movs	r2, #32
 800639e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a34      	ldr	r2, [pc, #208]	@ (8006484 <UART_RxISR_8BIT+0x1b8>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d01f      	beq.n	80063f8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d018      	beq.n	80063f8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ce:	e853 3f00 	ldrex	r3, [r3]
 80063d2:	623b      	str	r3, [r7, #32]
   return(result);
 80063d4:	6a3b      	ldr	r3, [r7, #32]
 80063d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063da:	663b      	str	r3, [r7, #96]	@ 0x60
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	461a      	mov	r2, r3
 80063e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063ec:	e841 2300 	strex	r3, r2, [r1]
 80063f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d1e6      	bne.n	80063c6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d12e      	bne.n	800645e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	e853 3f00 	ldrex	r3, [r3]
 8006412:	60fb      	str	r3, [r7, #12]
   return(result);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f023 0310 	bic.w	r3, r3, #16
 800641a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	461a      	mov	r2, r3
 8006422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006424:	61fb      	str	r3, [r7, #28]
 8006426:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006428:	69b9      	ldr	r1, [r7, #24]
 800642a:	69fa      	ldr	r2, [r7, #28]
 800642c:	e841 2300 	strex	r3, r2, [r1]
 8006430:	617b      	str	r3, [r7, #20]
   return(result);
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1e6      	bne.n	8006406 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	69db      	ldr	r3, [r3, #28]
 800643e:	f003 0310 	and.w	r3, r3, #16
 8006442:	2b10      	cmp	r3, #16
 8006444:	d103      	bne.n	800644e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2210      	movs	r2, #16
 800644c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006454:	4619      	mov	r1, r3
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7ff f952 	bl	8005700 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800645c:	e00d      	b.n	800647a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f7fb f800 	bl	8001464 <HAL_UART_RxCpltCallback>
}
 8006464:	e009      	b.n	800647a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	8b1b      	ldrh	r3, [r3, #24]
 800646c:	b29a      	uxth	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0208 	orr.w	r2, r2, #8
 8006476:	b292      	uxth	r2, r2
 8006478:	831a      	strh	r2, [r3, #24]
}
 800647a:	bf00      	nop
 800647c:	3770      	adds	r7, #112	@ 0x70
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	40008000 	.word	0x40008000

08006488 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b09c      	sub	sp, #112	@ 0x70
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006496:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064a0:	2b22      	cmp	r3, #34	@ 0x22
 80064a2:	f040 80be 	bne.w	8006622 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80064ac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80064b6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80064ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80064be:	4013      	ands	r3, r2
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064c4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ca:	1c9a      	adds	r2, r3, #2
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	3b01      	subs	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f040 80a3 	bne.w	8006636 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064f8:	e853 3f00 	ldrex	r3, [r3]
 80064fc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80064fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006504:	667b      	str	r3, [r7, #100]	@ 0x64
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	461a      	mov	r2, r3
 800650c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800650e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006510:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006512:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006514:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006516:	e841 2300 	strex	r3, r2, [r1]
 800651a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800651c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1e6      	bne.n	80064f0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	3308      	adds	r3, #8
 8006528:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800652c:	e853 3f00 	ldrex	r3, [r3]
 8006530:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006534:	f023 0301 	bic.w	r3, r3, #1
 8006538:	663b      	str	r3, [r7, #96]	@ 0x60
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	3308      	adds	r3, #8
 8006540:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006542:	643a      	str	r2, [r7, #64]	@ 0x40
 8006544:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006546:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006548:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800654a:	e841 2300 	strex	r3, r2, [r1]
 800654e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1e5      	bne.n	8006522 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2220      	movs	r2, #32
 800655a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a34      	ldr	r2, [pc, #208]	@ (8006640 <UART_RxISR_16BIT+0x1b8>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d01f      	beq.n	80065b4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800657e:	2b00      	cmp	r3, #0
 8006580:	d018      	beq.n	80065b4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006588:	6a3b      	ldr	r3, [r7, #32]
 800658a:	e853 3f00 	ldrex	r3, [r3]
 800658e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006596:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	461a      	mov	r2, r3
 800659e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065a2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065a8:	e841 2300 	strex	r3, r2, [r1]
 80065ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d1e6      	bne.n	8006582 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d12e      	bne.n	800661a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	e853 3f00 	ldrex	r3, [r3]
 80065ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f023 0310 	bic.w	r3, r3, #16
 80065d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	461a      	mov	r2, r3
 80065de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80065e0:	61bb      	str	r3, [r7, #24]
 80065e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e4:	6979      	ldr	r1, [r7, #20]
 80065e6:	69ba      	ldr	r2, [r7, #24]
 80065e8:	e841 2300 	strex	r3, r2, [r1]
 80065ec:	613b      	str	r3, [r7, #16]
   return(result);
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d1e6      	bne.n	80065c2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	f003 0310 	and.w	r3, r3, #16
 80065fe:	2b10      	cmp	r3, #16
 8006600:	d103      	bne.n	800660a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2210      	movs	r2, #16
 8006608:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006610:	4619      	mov	r1, r3
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7ff f874 	bl	8005700 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006618:	e00d      	b.n	8006636 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f7fa ff22 	bl	8001464 <HAL_UART_RxCpltCallback>
}
 8006620:	e009      	b.n	8006636 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	8b1b      	ldrh	r3, [r3, #24]
 8006628:	b29a      	uxth	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0208 	orr.w	r2, r2, #8
 8006632:	b292      	uxth	r2, r2
 8006634:	831a      	strh	r2, [r3, #24]
}
 8006636:	bf00      	nop
 8006638:	3770      	adds	r7, #112	@ 0x70
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	40008000 	.word	0x40008000

08006644 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <__NVIC_SetPriority>:
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	4603      	mov	r3, r0
 8006660:	6039      	str	r1, [r7, #0]
 8006662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006668:	2b00      	cmp	r3, #0
 800666a:	db0a      	blt.n	8006682 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	b2da      	uxtb	r2, r3
 8006670:	490c      	ldr	r1, [pc, #48]	@ (80066a4 <__NVIC_SetPriority+0x4c>)
 8006672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006676:	0112      	lsls	r2, r2, #4
 8006678:	b2d2      	uxtb	r2, r2
 800667a:	440b      	add	r3, r1
 800667c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006680:	e00a      	b.n	8006698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	b2da      	uxtb	r2, r3
 8006686:	4908      	ldr	r1, [pc, #32]	@ (80066a8 <__NVIC_SetPriority+0x50>)
 8006688:	79fb      	ldrb	r3, [r7, #7]
 800668a:	f003 030f 	and.w	r3, r3, #15
 800668e:	3b04      	subs	r3, #4
 8006690:	0112      	lsls	r2, r2, #4
 8006692:	b2d2      	uxtb	r2, r2
 8006694:	440b      	add	r3, r1
 8006696:	761a      	strb	r2, [r3, #24]
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	e000e100 	.word	0xe000e100
 80066a8:	e000ed00 	.word	0xe000ed00

080066ac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80066ac:	b580      	push	{r7, lr}
 80066ae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80066b0:	2100      	movs	r1, #0
 80066b2:	f06f 0004 	mvn.w	r0, #4
 80066b6:	f7ff ffcf 	bl	8006658 <__NVIC_SetPriority>
#endif
}
 80066ba:	bf00      	nop
 80066bc:	bd80      	pop	{r7, pc}
	...

080066c0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066c6:	f3ef 8305 	mrs	r3, IPSR
 80066ca:	603b      	str	r3, [r7, #0]
  return(result);
 80066cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d003      	beq.n	80066da <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80066d2:	f06f 0305 	mvn.w	r3, #5
 80066d6:	607b      	str	r3, [r7, #4]
 80066d8:	e00c      	b.n	80066f4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80066da:	4b0a      	ldr	r3, [pc, #40]	@ (8006704 <osKernelInitialize+0x44>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d105      	bne.n	80066ee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80066e2:	4b08      	ldr	r3, [pc, #32]	@ (8006704 <osKernelInitialize+0x44>)
 80066e4:	2201      	movs	r2, #1
 80066e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80066e8:	2300      	movs	r3, #0
 80066ea:	607b      	str	r3, [r7, #4]
 80066ec:	e002      	b.n	80066f4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80066ee:	f04f 33ff 	mov.w	r3, #4294967295
 80066f2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80066f4:	687b      	ldr	r3, [r7, #4]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	370c      	adds	r7, #12
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	2000036c 	.word	0x2000036c

08006708 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800670e:	f3ef 8305 	mrs	r3, IPSR
 8006712:	603b      	str	r3, [r7, #0]
  return(result);
 8006714:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <osKernelStart+0x1a>
    stat = osErrorISR;
 800671a:	f06f 0305 	mvn.w	r3, #5
 800671e:	607b      	str	r3, [r7, #4]
 8006720:	e010      	b.n	8006744 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006722:	4b0b      	ldr	r3, [pc, #44]	@ (8006750 <osKernelStart+0x48>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d109      	bne.n	800673e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800672a:	f7ff ffbf 	bl	80066ac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800672e:	4b08      	ldr	r3, [pc, #32]	@ (8006750 <osKernelStart+0x48>)
 8006730:	2202      	movs	r2, #2
 8006732:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006734:	f001 fc04 	bl	8007f40 <vTaskStartScheduler>
      stat = osOK;
 8006738:	2300      	movs	r3, #0
 800673a:	607b      	str	r3, [r7, #4]
 800673c:	e002      	b.n	8006744 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800673e:	f04f 33ff 	mov.w	r3, #4294967295
 8006742:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006744:	687b      	ldr	r3, [r7, #4]
}
 8006746:	4618      	mov	r0, r3
 8006748:	3708      	adds	r7, #8
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	2000036c 	.word	0x2000036c

08006754 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006754:	b580      	push	{r7, lr}
 8006756:	b08e      	sub	sp, #56	@ 0x38
 8006758:	af04      	add	r7, sp, #16
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006760:	2300      	movs	r3, #0
 8006762:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006764:	f3ef 8305 	mrs	r3, IPSR
 8006768:	617b      	str	r3, [r7, #20]
  return(result);
 800676a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800676c:	2b00      	cmp	r3, #0
 800676e:	d17e      	bne.n	800686e <osThreadNew+0x11a>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d07b      	beq.n	800686e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006776:	2380      	movs	r3, #128	@ 0x80
 8006778:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800677a:	2318      	movs	r3, #24
 800677c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800677e:	2300      	movs	r3, #0
 8006780:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006782:	f04f 33ff 	mov.w	r3, #4294967295
 8006786:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d045      	beq.n	800681a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d002      	beq.n	800679c <osThreadNew+0x48>
        name = attr->name;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	699b      	ldr	r3, [r3, #24]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d002      	beq.n	80067aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80067aa:	69fb      	ldr	r3, [r7, #28]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d008      	beq.n	80067c2 <osThreadNew+0x6e>
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	2b38      	cmp	r3, #56	@ 0x38
 80067b4:	d805      	bhi.n	80067c2 <osThreadNew+0x6e>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <osThreadNew+0x72>
        return (NULL);
 80067c2:	2300      	movs	r3, #0
 80067c4:	e054      	b.n	8006870 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	695b      	ldr	r3, [r3, #20]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	089b      	lsrs	r3, r3, #2
 80067d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00e      	beq.n	80067fc <osThreadNew+0xa8>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	2b5b      	cmp	r3, #91	@ 0x5b
 80067e4:	d90a      	bls.n	80067fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d006      	beq.n	80067fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	695b      	ldr	r3, [r3, #20]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d002      	beq.n	80067fc <osThreadNew+0xa8>
        mem = 1;
 80067f6:	2301      	movs	r3, #1
 80067f8:	61bb      	str	r3, [r7, #24]
 80067fa:	e010      	b.n	800681e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d10c      	bne.n	800681e <osThreadNew+0xca>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d108      	bne.n	800681e <osThreadNew+0xca>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	691b      	ldr	r3, [r3, #16]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d104      	bne.n	800681e <osThreadNew+0xca>
          mem = 0;
 8006814:	2300      	movs	r3, #0
 8006816:	61bb      	str	r3, [r7, #24]
 8006818:	e001      	b.n	800681e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800681a:	2300      	movs	r3, #0
 800681c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d110      	bne.n	8006846 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800682c:	9202      	str	r2, [sp, #8]
 800682e:	9301      	str	r3, [sp, #4]
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	6a3a      	ldr	r2, [r7, #32]
 8006838:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f001 f9a4 	bl	8007b88 <xTaskCreateStatic>
 8006840:	4603      	mov	r3, r0
 8006842:	613b      	str	r3, [r7, #16]
 8006844:	e013      	b.n	800686e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d110      	bne.n	800686e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800684c:	6a3b      	ldr	r3, [r7, #32]
 800684e:	b29a      	uxth	r2, r3
 8006850:	f107 0310 	add.w	r3, r7, #16
 8006854:	9301      	str	r3, [sp, #4]
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	9300      	str	r3, [sp, #0]
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800685e:	68f8      	ldr	r0, [r7, #12]
 8006860:	f001 f9f2 	bl	8007c48 <xTaskCreate>
 8006864:	4603      	mov	r3, r0
 8006866:	2b01      	cmp	r3, #1
 8006868:	d001      	beq.n	800686e <osThreadNew+0x11a>
            hTask = NULL;
 800686a:	2300      	movs	r3, #0
 800686c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800686e:	693b      	ldr	r3, [r7, #16]
}
 8006870:	4618      	mov	r0, r3
 8006872:	3728      	adds	r7, #40	@ 0x28
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006880:	f3ef 8305 	mrs	r3, IPSR
 8006884:	60bb      	str	r3, [r7, #8]
  return(result);
 8006886:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <osDelay+0x1c>
    stat = osErrorISR;
 800688c:	f06f 0305 	mvn.w	r3, #5
 8006890:	60fb      	str	r3, [r7, #12]
 8006892:	e007      	b.n	80068a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006894:	2300      	movs	r3, #0
 8006896:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f001 fb18 	bl	8007ed4 <vTaskDelay>
    }
  }

  return (stat);
 80068a4:	68fb      	ldr	r3, [r7, #12]
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3710      	adds	r7, #16
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}

080068ae <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80068ae:	b580      	push	{r7, lr}
 80068b0:	b086      	sub	sp, #24
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80068b6:	2300      	movs	r3, #0
 80068b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068ba:	f3ef 8305 	mrs	r3, IPSR
 80068be:	60fb      	str	r3, [r7, #12]
  return(result);
 80068c0:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d12d      	bne.n	8006922 <osEventFlagsNew+0x74>
    mem = -1;
 80068c6:	f04f 33ff 	mov.w	r3, #4294967295
 80068ca:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d015      	beq.n	80068fe <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d006      	beq.n	80068e8 <osEventFlagsNew+0x3a>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	2b1f      	cmp	r3, #31
 80068e0:	d902      	bls.n	80068e8 <osEventFlagsNew+0x3a>
        mem = 1;
 80068e2:	2301      	movs	r3, #1
 80068e4:	613b      	str	r3, [r7, #16]
 80068e6:	e00c      	b.n	8006902 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d108      	bne.n	8006902 <osEventFlagsNew+0x54>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d104      	bne.n	8006902 <osEventFlagsNew+0x54>
          mem = 0;
 80068f8:	2300      	movs	r3, #0
 80068fa:	613b      	str	r3, [r7, #16]
 80068fc:	e001      	b.n	8006902 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80068fe:	2300      	movs	r3, #0
 8006900:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	2b01      	cmp	r3, #1
 8006906:	d106      	bne.n	8006916 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	4618      	mov	r0, r3
 800690e:	f000 f919 	bl	8006b44 <xEventGroupCreateStatic>
 8006912:	6178      	str	r0, [r7, #20]
 8006914:	e005      	b.n	8006922 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d102      	bne.n	8006922 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800691c:	f000 f94b 	bl	8006bb6 <xEventGroupCreate>
 8006920:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8006922:	697b      	ldr	r3, [r7, #20]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d003      	beq.n	8006948 <osEventFlagsSet+0x1c>
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006946:	d303      	bcc.n	8006950 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006948:	f06f 0303 	mvn.w	r3, #3
 800694c:	617b      	str	r3, [r7, #20]
 800694e:	e028      	b.n	80069a2 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006950:	f3ef 8305 	mrs	r3, IPSR
 8006954:	60fb      	str	r3, [r7, #12]
  return(result);
 8006956:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006958:	2b00      	cmp	r3, #0
 800695a:	d01d      	beq.n	8006998 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800695c:	2300      	movs	r3, #0
 800695e:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006960:	f107 0308 	add.w	r3, r7, #8
 8006964:	461a      	mov	r2, r3
 8006966:	6839      	ldr	r1, [r7, #0]
 8006968:	6938      	ldr	r0, [r7, #16]
 800696a:	f000 fb4b 	bl	8007004 <xEventGroupSetBitsFromISR>
 800696e:	4603      	mov	r3, r0
 8006970:	2b00      	cmp	r3, #0
 8006972:	d103      	bne.n	800697c <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8006974:	f06f 0302 	mvn.w	r3, #2
 8006978:	617b      	str	r3, [r7, #20]
 800697a:	e012      	b.n	80069a2 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00d      	beq.n	80069a2 <osEventFlagsSet+0x76>
 8006986:	4b09      	ldr	r3, [pc, #36]	@ (80069ac <osEventFlagsSet+0x80>)
 8006988:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800698c:	601a      	str	r2, [r3, #0]
 800698e:	f3bf 8f4f 	dsb	sy
 8006992:	f3bf 8f6f 	isb	sy
 8006996:	e004      	b.n	80069a2 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006998:	6839      	ldr	r1, [r7, #0]
 800699a:	6938      	ldr	r0, [r7, #16]
 800699c:	f000 fa6a 	bl	8006e74 <xEventGroupSetBits>
 80069a0:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 80069a2:	697b      	ldr	r3, [r7, #20]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	e000ed04 	.word	0xe000ed04

080069b0 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d003      	beq.n	80069cc <osEventFlagsClear+0x1c>
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069ca:	d303      	bcc.n	80069d4 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 80069cc:	f06f 0303 	mvn.w	r3, #3
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	e019      	b.n	8006a08 <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069d4:	f3ef 8305 	mrs	r3, IPSR
 80069d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80069da:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00e      	beq.n	80069fe <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 80069e0:	6938      	ldr	r0, [r7, #16]
 80069e2:	f000 fa23 	bl	8006e2c <xEventGroupGetBitsFromISR>
 80069e6:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 80069e8:	6839      	ldr	r1, [r7, #0]
 80069ea:	6938      	ldr	r0, [r7, #16]
 80069ec:	f000 fa0a 	bl	8006e04 <xEventGroupClearBitsFromISR>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d108      	bne.n	8006a08 <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 80069f6:	f06f 0302 	mvn.w	r3, #2
 80069fa:	617b      	str	r3, [r7, #20]
 80069fc:	e004      	b.n	8006a08 <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 80069fe:	6839      	ldr	r1, [r7, #0]
 8006a00:	6938      	ldr	r0, [r7, #16]
 8006a02:	f000 f9c5 	bl	8006d90 <xEventGroupClearBits>
 8006a06:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006a08:	697b      	ldr	r3, [r7, #20]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b08c      	sub	sp, #48	@ 0x30
 8006a16:	af02      	add	r7, sp, #8
 8006a18:	60f8      	str	r0, [r7, #12]
 8006a1a:	60b9      	str	r1, [r7, #8]
 8006a1c:	607a      	str	r2, [r7, #4]
 8006a1e:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <osEventFlagsWait+0x20>
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a30:	d303      	bcc.n	8006a3a <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8006a32:	f06f 0303 	mvn.w	r3, #3
 8006a36:	61fb      	str	r3, [r7, #28]
 8006a38:	e04b      	b.n	8006ad2 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a3a:	f3ef 8305 	mrs	r3, IPSR
 8006a3e:	617b      	str	r3, [r7, #20]
  return(result);
 8006a40:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8006a46:	f06f 0305 	mvn.w	r3, #5
 8006a4a:	61fb      	str	r3, [r7, #28]
 8006a4c:	e041      	b.n	8006ad2 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f003 0301 	and.w	r3, r3, #1
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d002      	beq.n	8006a5e <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a5c:	e001      	b.n	8006a62 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d002      	beq.n	8006a72 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	623b      	str	r3, [r7, #32]
 8006a70:	e001      	b.n	8006a76 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8006a72:	2301      	movs	r3, #1
 8006a74:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	6a3a      	ldr	r2, [r7, #32]
 8006a7e:	68b9      	ldr	r1, [r7, #8]
 8006a80:	69b8      	ldr	r0, [r7, #24]
 8006a82:	f000 f8b3 	bl	8006bec <xEventGroupWaitBits>
 8006a86:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f003 0301 	and.w	r3, r3, #1
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d010      	beq.n	8006ab4 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	4013      	ands	r3, r2
 8006a98:	68ba      	ldr	r2, [r7, #8]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d019      	beq.n	8006ad2 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d003      	beq.n	8006aac <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8006aa4:	f06f 0301 	mvn.w	r3, #1
 8006aa8:	61fb      	str	r3, [r7, #28]
 8006aaa:	e012      	b.n	8006ad2 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006aac:	f06f 0302 	mvn.w	r3, #2
 8006ab0:	61fb      	str	r3, [r7, #28]
 8006ab2:	e00e      	b.n	8006ad2 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	69fb      	ldr	r3, [r7, #28]
 8006ab8:	4013      	ands	r3, r2
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d109      	bne.n	8006ad2 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d003      	beq.n	8006acc <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8006ac4:	f06f 0301 	mvn.w	r3, #1
 8006ac8:	61fb      	str	r3, [r7, #28]
 8006aca:	e002      	b.n	8006ad2 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006acc:	f06f 0302 	mvn.w	r3, #2
 8006ad0:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8006ad2:	69fb      	ldr	r3, [r7, #28]
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3728      	adds	r7, #40	@ 0x28
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	4a07      	ldr	r2, [pc, #28]	@ (8006b08 <vApplicationGetIdleTaskMemory+0x2c>)
 8006aec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	4a06      	ldr	r2, [pc, #24]	@ (8006b0c <vApplicationGetIdleTaskMemory+0x30>)
 8006af2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2280      	movs	r2, #128	@ 0x80
 8006af8:	601a      	str	r2, [r3, #0]
}
 8006afa:	bf00      	nop
 8006afc:	3714      	adds	r7, #20
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr
 8006b06:	bf00      	nop
 8006b08:	20000370 	.word	0x20000370
 8006b0c:	200003cc 	.word	0x200003cc

08006b10 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	4a07      	ldr	r2, [pc, #28]	@ (8006b3c <vApplicationGetTimerTaskMemory+0x2c>)
 8006b20:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	4a06      	ldr	r2, [pc, #24]	@ (8006b40 <vApplicationGetTimerTaskMemory+0x30>)
 8006b26:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b2e:	601a      	str	r2, [r3, #0]
}
 8006b30:	bf00      	nop
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	200005cc 	.word	0x200005cc
 8006b40:	20000628 	.word	0x20000628

08006b44 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b086      	sub	sp, #24
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10b      	bne.n	8006b6a <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop
 8006b68:	e7fd      	b.n	8006b66 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8006b6a:	2320      	movs	r3, #32
 8006b6c:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	2b20      	cmp	r3, #32
 8006b72:	d00b      	beq.n	8006b8c <xEventGroupCreateStatic+0x48>
	__asm volatile
 8006b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b78:	f383 8811 	msr	BASEPRI, r3
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	f3bf 8f4f 	dsb	sy
 8006b84:	60fb      	str	r3, [r7, #12]
}
 8006b86:	bf00      	nop
 8006b88:	bf00      	nop
 8006b8a:	e7fd      	b.n	8006b88 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d00a      	beq.n	8006bac <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	3304      	adds	r3, #4
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f000 fa43 	bl	800702c <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8006bac:	697b      	ldr	r3, [r7, #20]
	}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3718      	adds	r7, #24
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b082      	sub	sp, #8
 8006bba:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8006bbc:	2020      	movs	r0, #32
 8006bbe:	f002 fd75 	bl	80096ac <pvPortMalloc>
 8006bc2:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d00a      	beq.n	8006be0 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	3304      	adds	r3, #4
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f000 fa29 	bl	800702c <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8006be0:	687b      	ldr	r3, [r7, #4]
	}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
	...

08006bec <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b090      	sub	sp, #64	@ 0x40
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
 8006bf8:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8006c02:	2300      	movs	r3, #0
 8006c04:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10b      	bne.n	8006c24 <xEventGroupWaitBits+0x38>
	__asm volatile
 8006c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c10:	f383 8811 	msr	BASEPRI, r3
 8006c14:	f3bf 8f6f 	isb	sy
 8006c18:	f3bf 8f4f 	dsb	sy
 8006c1c:	623b      	str	r3, [r7, #32]
}
 8006c1e:	bf00      	nop
 8006c20:	bf00      	nop
 8006c22:	e7fd      	b.n	8006c20 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c2a:	d30b      	bcc.n	8006c44 <xEventGroupWaitBits+0x58>
	__asm volatile
 8006c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c30:	f383 8811 	msr	BASEPRI, r3
 8006c34:	f3bf 8f6f 	isb	sy
 8006c38:	f3bf 8f4f 	dsb	sy
 8006c3c:	61fb      	str	r3, [r7, #28]
}
 8006c3e:	bf00      	nop
 8006c40:	bf00      	nop
 8006c42:	e7fd      	b.n	8006c40 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d10b      	bne.n	8006c62 <xEventGroupWaitBits+0x76>
	__asm volatile
 8006c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4e:	f383 8811 	msr	BASEPRI, r3
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	f3bf 8f4f 	dsb	sy
 8006c5a:	61bb      	str	r3, [r7, #24]
}
 8006c5c:	bf00      	nop
 8006c5e:	bf00      	nop
 8006c60:	e7fd      	b.n	8006c5e <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c62:	f001 fe5d 	bl	8008920 <xTaskGetSchedulerState>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d102      	bne.n	8006c72 <xEventGroupWaitBits+0x86>
 8006c6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <xEventGroupWaitBits+0x8a>
 8006c72:	2301      	movs	r3, #1
 8006c74:	e000      	b.n	8006c78 <xEventGroupWaitBits+0x8c>
 8006c76:	2300      	movs	r3, #0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d10b      	bne.n	8006c94 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	617b      	str	r3, [r7, #20]
}
 8006c8e:	bf00      	nop
 8006c90:	bf00      	nop
 8006c92:	e7fd      	b.n	8006c90 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8006c94:	f001 f9bc 	bl	8008010 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8006c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8006c9e:	683a      	ldr	r2, [r7, #0]
 8006ca0:	68b9      	ldr	r1, [r7, #8]
 8006ca2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006ca4:	f000 f98c 	bl	8006fc0 <prvTestWaitCondition>
 8006ca8:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8006caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00e      	beq.n	8006cce <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8006cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d028      	beq.n	8006d10 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	43db      	mvns	r3, r3
 8006cc6:	401a      	ands	r2, r3
 8006cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	e020      	b.n	8006d10 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8006cce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d104      	bne.n	8006cde <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8006cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cdc:	e018      	b.n	8006d10 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d003      	beq.n	8006cec <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8006ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ce6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006cea:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d003      	beq.n	8006cfa <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8006cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cfc:	1d18      	adds	r0, r3, #4
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d02:	4313      	orrs	r3, r2
 8006d04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d06:	4619      	mov	r1, r3
 8006d08:	f001 fb7c 	bl	8008404 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8006d10:	f001 f98c 	bl	800802c <xTaskResumeAll>
 8006d14:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8006d16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d031      	beq.n	8006d80 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d107      	bne.n	8006d32 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8006d22:	4b1a      	ldr	r3, [pc, #104]	@ (8006d8c <xEventGroupWaitBits+0x1a0>)
 8006d24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d28:	601a      	str	r2, [r3, #0]
 8006d2a:	f3bf 8f4f 	dsb	sy
 8006d2e:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8006d32:	f001 fe83 	bl	8008a3c <uxTaskResetEventItemValue>
 8006d36:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8006d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d11a      	bne.n	8006d78 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8006d42:	f002 fb91 	bl	8009468 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8006d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	68b9      	ldr	r1, [r7, #8]
 8006d50:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006d52:	f000 f935 	bl	8006fc0 <prvTestWaitCondition>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d009      	beq.n	8006d70 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d006      	beq.n	8006d70 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	43db      	mvns	r3, r3
 8006d6a:	401a      	ands	r2, r3
 8006d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d6e:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8006d70:	2301      	movs	r3, #1
 8006d72:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8006d74:	f002 fbaa 	bl	80094cc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d7a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8006d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3740      	adds	r7, #64	@ 0x40
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	e000ed04 	.word	0xe000ed04

08006d90 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b086      	sub	sp, #24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10b      	bne.n	8006dbc <xEventGroupClearBits+0x2c>
	__asm volatile
 8006da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da8:	f383 8811 	msr	BASEPRI, r3
 8006dac:	f3bf 8f6f 	isb	sy
 8006db0:	f3bf 8f4f 	dsb	sy
 8006db4:	60fb      	str	r3, [r7, #12]
}
 8006db6:	bf00      	nop
 8006db8:	bf00      	nop
 8006dba:	e7fd      	b.n	8006db8 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dc2:	d30b      	bcc.n	8006ddc <xEventGroupClearBits+0x4c>
	__asm volatile
 8006dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc8:	f383 8811 	msr	BASEPRI, r3
 8006dcc:	f3bf 8f6f 	isb	sy
 8006dd0:	f3bf 8f4f 	dsb	sy
 8006dd4:	60bb      	str	r3, [r7, #8]
}
 8006dd6:	bf00      	nop
 8006dd8:	bf00      	nop
 8006dda:	e7fd      	b.n	8006dd8 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8006ddc:	f002 fb44 	bl	8009468 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	43db      	mvns	r3, r3
 8006dee:	401a      	ands	r2, r3
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8006df4:	f002 fb6a 	bl	80094cc <vPortExitCritical>

	return uxReturn;
 8006df8:	693b      	ldr	r3, [r7, #16]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3718      	adds	r7, #24
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
	...

08006e04 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006e0e:	2300      	movs	r3, #0
 8006e10:	683a      	ldr	r2, [r7, #0]
 8006e12:	6879      	ldr	r1, [r7, #4]
 8006e14:	4804      	ldr	r0, [pc, #16]	@ (8006e28 <xEventGroupClearBitsFromISR+0x24>)
 8006e16:	f002 f9d7 	bl	80091c8 <xTimerPendFunctionCallFromISR>
 8006e1a:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
	}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	08006fa7 	.word	0x08006fa7

08006e2c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b089      	sub	sp, #36	@ 0x24
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e38:	f3ef 8211 	mrs	r2, BASEPRI
 8006e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e40:	f383 8811 	msr	BASEPRI, r3
 8006e44:	f3bf 8f6f 	isb	sy
 8006e48:	f3bf 8f4f 	dsb	sy
 8006e4c:	60fa      	str	r2, [r7, #12]
 8006e4e:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e50:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e52:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	617b      	str	r3, [r7, #20]
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006e64:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8006e66:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3724      	adds	r7, #36	@ 0x24
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b08e      	sub	sp, #56	@ 0x38
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8006e86:	2300      	movs	r3, #0
 8006e88:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d10b      	bne.n	8006ea8 <xEventGroupSetBits+0x34>
	__asm volatile
 8006e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	f3bf 8f6f 	isb	sy
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	613b      	str	r3, [r7, #16]
}
 8006ea2:	bf00      	nop
 8006ea4:	bf00      	nop
 8006ea6:	e7fd      	b.n	8006ea4 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006eae:	d30b      	bcc.n	8006ec8 <xEventGroupSetBits+0x54>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	60fb      	str	r3, [r7, #12]
}
 8006ec2:	bf00      	nop
 8006ec4:	bf00      	nop
 8006ec6:	e7fd      	b.n	8006ec4 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eca:	3304      	adds	r3, #4
 8006ecc:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed0:	3308      	adds	r3, #8
 8006ed2:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8006ed4:	f001 f89c 	bl	8008010 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	431a      	orrs	r2, r3
 8006ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee8:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8006eea:	e03c      	b.n	8006f66 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8006eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006f02:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006f04:	69bb      	ldr	r3, [r7, #24]
 8006f06:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006f0a:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d108      	bne.n	8006f28 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00b      	beq.n	8006f3a <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8006f22:	2301      	movs	r3, #1
 8006f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f26:	e008      	b.n	8006f3a <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	4013      	ands	r3, r2
 8006f30:	69ba      	ldr	r2, [r7, #24]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d101      	bne.n	8006f3a <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006f36:	2301      	movs	r3, #1
 8006f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d010      	beq.n	8006f62 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d003      	beq.n	8006f52 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006f4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006f5e:	f001 fb1f 	bl	80085a0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8006f66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d1be      	bne.n	8006eec <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f74:	43db      	mvns	r3, r3
 8006f76:	401a      	ands	r2, r3
 8006f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7a:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006f7c:	f001 f856 	bl	800802c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f82:	681b      	ldr	r3, [r3, #0]
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3738      	adds	r7, #56	@ 0x38
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006f96:	6839      	ldr	r1, [r7, #0]
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f7ff ff6b 	bl	8006e74 <xEventGroupSetBits>
}
 8006f9e:	bf00      	nop
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}

08006fa6 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	b082      	sub	sp, #8
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
 8006fae:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006fb0:	6839      	ldr	r1, [r7, #0]
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f7ff feec 	bl	8006d90 <xEventGroupClearBits>
}
 8006fb8:	bf00      	nop
 8006fba:	3708      	adds	r7, #8
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b087      	sub	sp, #28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d107      	bne.n	8006fe6 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d00a      	beq.n	8006ff6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	617b      	str	r3, [r7, #20]
 8006fe4:	e007      	b.n	8006ff6 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	4013      	ands	r3, r2
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d101      	bne.n	8006ff6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8006ff6:	697b      	ldr	r3, [r7, #20]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	371c      	adds	r7, #28
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007004:	b580      	push	{r7, lr}
 8007006:	b086      	sub	sp, #24
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	68f9      	ldr	r1, [r7, #12]
 8007016:	4804      	ldr	r0, [pc, #16]	@ (8007028 <xEventGroupSetBitsFromISR+0x24>)
 8007018:	f002 f8d6 	bl	80091c8 <xTimerPendFunctionCallFromISR>
 800701c:	6178      	str	r0, [r7, #20]

		return xReturn;
 800701e:	697b      	ldr	r3, [r7, #20]
	}
 8007020:	4618      	mov	r0, r3
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	08006f8d 	.word	0x08006f8d

0800702c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f103 0208 	add.w	r2, r3, #8
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f04f 32ff 	mov.w	r2, #4294967295
 8007044:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f103 0208 	add.w	r2, r3, #8
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f103 0208 	add.w	r2, r3, #8
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800707a:	bf00      	nop
 800707c:	370c      	adds	r7, #12
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007086:	b480      	push	{r7}
 8007088:	b085      	sub	sp, #20
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
 800708e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	683a      	ldr	r2, [r7, #0]
 80070aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	1c5a      	adds	r2, r3, #1
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	601a      	str	r2, [r3, #0]
}
 80070c2:	bf00      	nop
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr

080070ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070ce:	b480      	push	{r7}
 80070d0:	b085      	sub	sp, #20
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
 80070d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e4:	d103      	bne.n	80070ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	60fb      	str	r3, [r7, #12]
 80070ec:	e00c      	b.n	8007108 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	3308      	adds	r3, #8
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	e002      	b.n	80070fc <vListInsert+0x2e>
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	60fb      	str	r3, [r7, #12]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	429a      	cmp	r2, r3
 8007106:	d2f6      	bcs.n	80070f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	68fa      	ldr	r2, [r7, #12]
 800711c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	683a      	ldr	r2, [r7, #0]
 8007122:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	601a      	str	r2, [r3, #0]
}
 8007134:	bf00      	nop
 8007136:	3714      	adds	r7, #20
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007140:	b480      	push	{r7}
 8007142:	b085      	sub	sp, #20
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	6892      	ldr	r2, [r2, #8]
 8007156:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	6852      	ldr	r2, [r2, #4]
 8007160:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	429a      	cmp	r2, r3
 800716a:	d103      	bne.n	8007174 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689a      	ldr	r2, [r3, #8]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	1e5a      	subs	r2, r3, #1
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3714      	adds	r7, #20
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10b      	bne.n	80071c0 <xQueueGenericReset+0x2c>
	__asm volatile
 80071a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ac:	f383 8811 	msr	BASEPRI, r3
 80071b0:	f3bf 8f6f 	isb	sy
 80071b4:	f3bf 8f4f 	dsb	sy
 80071b8:	60bb      	str	r3, [r7, #8]
}
 80071ba:	bf00      	nop
 80071bc:	bf00      	nop
 80071be:	e7fd      	b.n	80071bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80071c0:	f002 f952 	bl	8009468 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071cc:	68f9      	ldr	r1, [r7, #12]
 80071ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071d0:	fb01 f303 	mul.w	r3, r1, r3
 80071d4:	441a      	add	r2, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2200      	movs	r2, #0
 80071de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071f0:	3b01      	subs	r3, #1
 80071f2:	68f9      	ldr	r1, [r7, #12]
 80071f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071f6:	fb01 f303 	mul.w	r3, r1, r3
 80071fa:	441a      	add	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	22ff      	movs	r2, #255	@ 0xff
 8007204:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	22ff      	movs	r2, #255	@ 0xff
 800720c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d114      	bne.n	8007240 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d01a      	beq.n	8007254 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	3310      	adds	r3, #16
 8007222:	4618      	mov	r0, r3
 8007224:	f001 f958 	bl	80084d8 <xTaskRemoveFromEventList>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d012      	beq.n	8007254 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800722e:	4b0d      	ldr	r3, [pc, #52]	@ (8007264 <xQueueGenericReset+0xd0>)
 8007230:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	f3bf 8f4f 	dsb	sy
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	e009      	b.n	8007254 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	3310      	adds	r3, #16
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff fef1 	bl	800702c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	3324      	adds	r3, #36	@ 0x24
 800724e:	4618      	mov	r0, r3
 8007250:	f7ff feec 	bl	800702c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007254:	f002 f93a 	bl	80094cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007258:	2301      	movs	r3, #1
}
 800725a:	4618      	mov	r0, r3
 800725c:	3710      	adds	r7, #16
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	e000ed04 	.word	0xe000ed04

08007268 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007268:	b580      	push	{r7, lr}
 800726a:	b08e      	sub	sp, #56	@ 0x38
 800726c:	af02      	add	r7, sp, #8
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
 8007274:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d10b      	bne.n	8007294 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800727c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800728e:	bf00      	nop
 8007290:	bf00      	nop
 8007292:	e7fd      	b.n	8007290 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10b      	bne.n	80072b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800729a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80072ac:	bf00      	nop
 80072ae:	bf00      	nop
 80072b0:	e7fd      	b.n	80072ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <xQueueGenericCreateStatic+0x56>
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d001      	beq.n	80072c2 <xQueueGenericCreateStatic+0x5a>
 80072be:	2301      	movs	r3, #1
 80072c0:	e000      	b.n	80072c4 <xQueueGenericCreateStatic+0x5c>
 80072c2:	2300      	movs	r3, #0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10b      	bne.n	80072e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80072c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072cc:	f383 8811 	msr	BASEPRI, r3
 80072d0:	f3bf 8f6f 	isb	sy
 80072d4:	f3bf 8f4f 	dsb	sy
 80072d8:	623b      	str	r3, [r7, #32]
}
 80072da:	bf00      	nop
 80072dc:	bf00      	nop
 80072de:	e7fd      	b.n	80072dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d102      	bne.n	80072ec <xQueueGenericCreateStatic+0x84>
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d101      	bne.n	80072f0 <xQueueGenericCreateStatic+0x88>
 80072ec:	2301      	movs	r3, #1
 80072ee:	e000      	b.n	80072f2 <xQueueGenericCreateStatic+0x8a>
 80072f0:	2300      	movs	r3, #0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10b      	bne.n	800730e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80072f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072fa:	f383 8811 	msr	BASEPRI, r3
 80072fe:	f3bf 8f6f 	isb	sy
 8007302:	f3bf 8f4f 	dsb	sy
 8007306:	61fb      	str	r3, [r7, #28]
}
 8007308:	bf00      	nop
 800730a:	bf00      	nop
 800730c:	e7fd      	b.n	800730a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800730e:	2350      	movs	r3, #80	@ 0x50
 8007310:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	2b50      	cmp	r3, #80	@ 0x50
 8007316:	d00b      	beq.n	8007330 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731c:	f383 8811 	msr	BASEPRI, r3
 8007320:	f3bf 8f6f 	isb	sy
 8007324:	f3bf 8f4f 	dsb	sy
 8007328:	61bb      	str	r3, [r7, #24]
}
 800732a:	bf00      	nop
 800732c:	bf00      	nop
 800732e:	e7fd      	b.n	800732c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007330:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00d      	beq.n	8007358 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800733c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007344:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	4613      	mov	r3, r2
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	68b9      	ldr	r1, [r7, #8]
 8007352:	68f8      	ldr	r0, [r7, #12]
 8007354:	f000 f805 	bl	8007362 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800735a:	4618      	mov	r0, r3
 800735c:	3730      	adds	r7, #48	@ 0x30
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b084      	sub	sp, #16
 8007366:	af00      	add	r7, sp, #0
 8007368:	60f8      	str	r0, [r7, #12]
 800736a:	60b9      	str	r1, [r7, #8]
 800736c:	607a      	str	r2, [r7, #4]
 800736e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d103      	bne.n	800737e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	69ba      	ldr	r2, [r7, #24]
 800737a:	601a      	str	r2, [r3, #0]
 800737c:	e002      	b.n	8007384 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	68fa      	ldr	r2, [r7, #12]
 8007388:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007390:	2101      	movs	r1, #1
 8007392:	69b8      	ldr	r0, [r7, #24]
 8007394:	f7ff fefe 	bl	8007194 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	78fa      	ldrb	r2, [r7, #3]
 800739c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80073a0:	bf00      	nop
 80073a2:	3710      	adds	r7, #16
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b08e      	sub	sp, #56	@ 0x38
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
 80073b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80073b6:	2300      	movs	r3, #0
 80073b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80073be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10b      	bne.n	80073dc <xQueueGenericSend+0x34>
	__asm volatile
 80073c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c8:	f383 8811 	msr	BASEPRI, r3
 80073cc:	f3bf 8f6f 	isb	sy
 80073d0:	f3bf 8f4f 	dsb	sy
 80073d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80073d6:	bf00      	nop
 80073d8:	bf00      	nop
 80073da:	e7fd      	b.n	80073d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d103      	bne.n	80073ea <xQueueGenericSend+0x42>
 80073e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <xQueueGenericSend+0x46>
 80073ea:	2301      	movs	r3, #1
 80073ec:	e000      	b.n	80073f0 <xQueueGenericSend+0x48>
 80073ee:	2300      	movs	r3, #0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10b      	bne.n	800740c <xQueueGenericSend+0x64>
	__asm volatile
 80073f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f8:	f383 8811 	msr	BASEPRI, r3
 80073fc:	f3bf 8f6f 	isb	sy
 8007400:	f3bf 8f4f 	dsb	sy
 8007404:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007406:	bf00      	nop
 8007408:	bf00      	nop
 800740a:	e7fd      	b.n	8007408 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	2b02      	cmp	r3, #2
 8007410:	d103      	bne.n	800741a <xQueueGenericSend+0x72>
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007416:	2b01      	cmp	r3, #1
 8007418:	d101      	bne.n	800741e <xQueueGenericSend+0x76>
 800741a:	2301      	movs	r3, #1
 800741c:	e000      	b.n	8007420 <xQueueGenericSend+0x78>
 800741e:	2300      	movs	r3, #0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10b      	bne.n	800743c <xQueueGenericSend+0x94>
	__asm volatile
 8007424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007428:	f383 8811 	msr	BASEPRI, r3
 800742c:	f3bf 8f6f 	isb	sy
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	623b      	str	r3, [r7, #32]
}
 8007436:	bf00      	nop
 8007438:	bf00      	nop
 800743a:	e7fd      	b.n	8007438 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800743c:	f001 fa70 	bl	8008920 <xTaskGetSchedulerState>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d102      	bne.n	800744c <xQueueGenericSend+0xa4>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d101      	bne.n	8007450 <xQueueGenericSend+0xa8>
 800744c:	2301      	movs	r3, #1
 800744e:	e000      	b.n	8007452 <xQueueGenericSend+0xaa>
 8007450:	2300      	movs	r3, #0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d10b      	bne.n	800746e <xQueueGenericSend+0xc6>
	__asm volatile
 8007456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800745a:	f383 8811 	msr	BASEPRI, r3
 800745e:	f3bf 8f6f 	isb	sy
 8007462:	f3bf 8f4f 	dsb	sy
 8007466:	61fb      	str	r3, [r7, #28]
}
 8007468:	bf00      	nop
 800746a:	bf00      	nop
 800746c:	e7fd      	b.n	800746a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800746e:	f001 fffb 	bl	8009468 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007474:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800747a:	429a      	cmp	r2, r3
 800747c:	d302      	bcc.n	8007484 <xQueueGenericSend+0xdc>
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b02      	cmp	r3, #2
 8007482:	d129      	bne.n	80074d8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	68b9      	ldr	r1, [r7, #8]
 8007488:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800748a:	f000 fa0f 	bl	80078ac <prvCopyDataToQueue>
 800748e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007494:	2b00      	cmp	r3, #0
 8007496:	d010      	beq.n	80074ba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749a:	3324      	adds	r3, #36	@ 0x24
 800749c:	4618      	mov	r0, r3
 800749e:	f001 f81b 	bl	80084d8 <xTaskRemoveFromEventList>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d013      	beq.n	80074d0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80074a8:	4b3f      	ldr	r3, [pc, #252]	@ (80075a8 <xQueueGenericSend+0x200>)
 80074aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074ae:	601a      	str	r2, [r3, #0]
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	e00a      	b.n	80074d0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80074ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d007      	beq.n	80074d0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80074c0:	4b39      	ldr	r3, [pc, #228]	@ (80075a8 <xQueueGenericSend+0x200>)
 80074c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074c6:	601a      	str	r2, [r3, #0]
 80074c8:	f3bf 8f4f 	dsb	sy
 80074cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80074d0:	f001 fffc 	bl	80094cc <vPortExitCritical>
				return pdPASS;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e063      	b.n	80075a0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d103      	bne.n	80074e6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074de:	f001 fff5 	bl	80094cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80074e2:	2300      	movs	r3, #0
 80074e4:	e05c      	b.n	80075a0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d106      	bne.n	80074fa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074ec:	f107 0314 	add.w	r3, r7, #20
 80074f0:	4618      	mov	r0, r3
 80074f2:	f001 f8b9 	bl	8008668 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074f6:	2301      	movs	r3, #1
 80074f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074fa:	f001 ffe7 	bl	80094cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074fe:	f000 fd87 	bl	8008010 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007502:	f001 ffb1 	bl	8009468 <vPortEnterCritical>
 8007506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007508:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800750c:	b25b      	sxtb	r3, r3
 800750e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007512:	d103      	bne.n	800751c <xQueueGenericSend+0x174>
 8007514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007516:	2200      	movs	r2, #0
 8007518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800751c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007522:	b25b      	sxtb	r3, r3
 8007524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007528:	d103      	bne.n	8007532 <xQueueGenericSend+0x18a>
 800752a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752c:	2200      	movs	r2, #0
 800752e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007532:	f001 ffcb 	bl	80094cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007536:	1d3a      	adds	r2, r7, #4
 8007538:	f107 0314 	add.w	r3, r7, #20
 800753c:	4611      	mov	r1, r2
 800753e:	4618      	mov	r0, r3
 8007540:	f001 f8a8 	bl	8008694 <xTaskCheckForTimeOut>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d124      	bne.n	8007594 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800754a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800754c:	f000 faa6 	bl	8007a9c <prvIsQueueFull>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d018      	beq.n	8007588 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	3310      	adds	r3, #16
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	4611      	mov	r1, r2
 800755e:	4618      	mov	r0, r3
 8007560:	f000 ff2a 	bl	80083b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007564:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007566:	f000 fa31 	bl	80079cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800756a:	f000 fd5f 	bl	800802c <xTaskResumeAll>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	f47f af7c 	bne.w	800746e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007576:	4b0c      	ldr	r3, [pc, #48]	@ (80075a8 <xQueueGenericSend+0x200>)
 8007578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800757c:	601a      	str	r2, [r3, #0]
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	e772      	b.n	800746e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007588:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800758a:	f000 fa1f 	bl	80079cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800758e:	f000 fd4d 	bl	800802c <xTaskResumeAll>
 8007592:	e76c      	b.n	800746e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007594:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007596:	f000 fa19 	bl	80079cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800759a:	f000 fd47 	bl	800802c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800759e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3738      	adds	r7, #56	@ 0x38
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	e000ed04 	.word	0xe000ed04

080075ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b090      	sub	sp, #64	@ 0x40
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
 80075b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80075be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d10b      	bne.n	80075dc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80075d6:	bf00      	nop
 80075d8:	bf00      	nop
 80075da:	e7fd      	b.n	80075d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d103      	bne.n	80075ea <xQueueGenericSendFromISR+0x3e>
 80075e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <xQueueGenericSendFromISR+0x42>
 80075ea:	2301      	movs	r3, #1
 80075ec:	e000      	b.n	80075f0 <xQueueGenericSendFromISR+0x44>
 80075ee:	2300      	movs	r3, #0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10b      	bne.n	800760c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80075f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007606:	bf00      	nop
 8007608:	bf00      	nop
 800760a:	e7fd      	b.n	8007608 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	2b02      	cmp	r3, #2
 8007610:	d103      	bne.n	800761a <xQueueGenericSendFromISR+0x6e>
 8007612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007616:	2b01      	cmp	r3, #1
 8007618:	d101      	bne.n	800761e <xQueueGenericSendFromISR+0x72>
 800761a:	2301      	movs	r3, #1
 800761c:	e000      	b.n	8007620 <xQueueGenericSendFromISR+0x74>
 800761e:	2300      	movs	r3, #0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10b      	bne.n	800763c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007628:	f383 8811 	msr	BASEPRI, r3
 800762c:	f3bf 8f6f 	isb	sy
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	623b      	str	r3, [r7, #32]
}
 8007636:	bf00      	nop
 8007638:	bf00      	nop
 800763a:	e7fd      	b.n	8007638 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800763c:	f001 fff4 	bl	8009628 <vPortValidateInterruptPriority>
	__asm volatile
 8007640:	f3ef 8211 	mrs	r2, BASEPRI
 8007644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	61fa      	str	r2, [r7, #28]
 8007656:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8007658:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800765a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800765c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007664:	429a      	cmp	r2, r3
 8007666:	d302      	bcc.n	800766e <xQueueGenericSendFromISR+0xc2>
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	2b02      	cmp	r3, #2
 800766c:	d12f      	bne.n	80076ce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800766e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007670:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007674:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800767c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	68b9      	ldr	r1, [r7, #8]
 8007682:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007684:	f000 f912 	bl	80078ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007688:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800768c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007690:	d112      	bne.n	80076b8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007696:	2b00      	cmp	r3, #0
 8007698:	d016      	beq.n	80076c8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800769a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769c:	3324      	adds	r3, #36	@ 0x24
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 ff1a 	bl	80084d8 <xTaskRemoveFromEventList>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00e      	beq.n	80076c8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00b      	beq.n	80076c8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	e007      	b.n	80076c8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80076b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80076bc:	3301      	adds	r3, #1
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	b25a      	sxtb	r2, r3
 80076c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80076c8:	2301      	movs	r3, #1
 80076ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80076cc:	e001      	b.n	80076d2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80076ce:	2300      	movs	r3, #0
 80076d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076d4:	617b      	str	r3, [r7, #20]
	__asm volatile
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f383 8811 	msr	BASEPRI, r3
}
 80076dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3740      	adds	r7, #64	@ 0x40
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b08c      	sub	sp, #48	@ 0x30
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80076f4:	2300      	movs	r3, #0
 80076f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80076fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d10b      	bne.n	800771a <xQueueReceive+0x32>
	__asm volatile
 8007702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	623b      	str	r3, [r7, #32]
}
 8007714:	bf00      	nop
 8007716:	bf00      	nop
 8007718:	e7fd      	b.n	8007716 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d103      	bne.n	8007728 <xQueueReceive+0x40>
 8007720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007724:	2b00      	cmp	r3, #0
 8007726:	d101      	bne.n	800772c <xQueueReceive+0x44>
 8007728:	2301      	movs	r3, #1
 800772a:	e000      	b.n	800772e <xQueueReceive+0x46>
 800772c:	2300      	movs	r3, #0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d10b      	bne.n	800774a <xQueueReceive+0x62>
	__asm volatile
 8007732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007736:	f383 8811 	msr	BASEPRI, r3
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	f3bf 8f4f 	dsb	sy
 8007742:	61fb      	str	r3, [r7, #28]
}
 8007744:	bf00      	nop
 8007746:	bf00      	nop
 8007748:	e7fd      	b.n	8007746 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800774a:	f001 f8e9 	bl	8008920 <xTaskGetSchedulerState>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d102      	bne.n	800775a <xQueueReceive+0x72>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d101      	bne.n	800775e <xQueueReceive+0x76>
 800775a:	2301      	movs	r3, #1
 800775c:	e000      	b.n	8007760 <xQueueReceive+0x78>
 800775e:	2300      	movs	r3, #0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d10b      	bne.n	800777c <xQueueReceive+0x94>
	__asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	f383 8811 	msr	BASEPRI, r3
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	61bb      	str	r3, [r7, #24]
}
 8007776:	bf00      	nop
 8007778:	bf00      	nop
 800777a:	e7fd      	b.n	8007778 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800777c:	f001 fe74 	bl	8009468 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007784:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007788:	2b00      	cmp	r3, #0
 800778a:	d01f      	beq.n	80077cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800778c:	68b9      	ldr	r1, [r7, #8]
 800778e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007790:	f000 f8f6 	bl	8007980 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007796:	1e5a      	subs	r2, r3, #1
 8007798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800779c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d00f      	beq.n	80077c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a6:	3310      	adds	r3, #16
 80077a8:	4618      	mov	r0, r3
 80077aa:	f000 fe95 	bl	80084d8 <xTaskRemoveFromEventList>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d007      	beq.n	80077c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80077b4:	4b3c      	ldr	r3, [pc, #240]	@ (80078a8 <xQueueReceive+0x1c0>)
 80077b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077ba:	601a      	str	r2, [r3, #0]
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80077c4:	f001 fe82 	bl	80094cc <vPortExitCritical>
				return pdPASS;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e069      	b.n	80078a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d103      	bne.n	80077da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80077d2:	f001 fe7b 	bl	80094cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80077d6:	2300      	movs	r3, #0
 80077d8:	e062      	b.n	80078a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d106      	bne.n	80077ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077e0:	f107 0310 	add.w	r3, r7, #16
 80077e4:	4618      	mov	r0, r3
 80077e6:	f000 ff3f 	bl	8008668 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077ea:	2301      	movs	r3, #1
 80077ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077ee:	f001 fe6d 	bl	80094cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077f2:	f000 fc0d 	bl	8008010 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077f6:	f001 fe37 	bl	8009468 <vPortEnterCritical>
 80077fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007800:	b25b      	sxtb	r3, r3
 8007802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007806:	d103      	bne.n	8007810 <xQueueReceive+0x128>
 8007808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007812:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007816:	b25b      	sxtb	r3, r3
 8007818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800781c:	d103      	bne.n	8007826 <xQueueReceive+0x13e>
 800781e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007820:	2200      	movs	r2, #0
 8007822:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007826:	f001 fe51 	bl	80094cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800782a:	1d3a      	adds	r2, r7, #4
 800782c:	f107 0310 	add.w	r3, r7, #16
 8007830:	4611      	mov	r1, r2
 8007832:	4618      	mov	r0, r3
 8007834:	f000 ff2e 	bl	8008694 <xTaskCheckForTimeOut>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d123      	bne.n	8007886 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800783e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007840:	f000 f916 	bl	8007a70 <prvIsQueueEmpty>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d017      	beq.n	800787a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800784a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784c:	3324      	adds	r3, #36	@ 0x24
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	4611      	mov	r1, r2
 8007852:	4618      	mov	r0, r3
 8007854:	f000 fdb0 	bl	80083b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007858:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800785a:	f000 f8b7 	bl	80079cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800785e:	f000 fbe5 	bl	800802c <xTaskResumeAll>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d189      	bne.n	800777c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007868:	4b0f      	ldr	r3, [pc, #60]	@ (80078a8 <xQueueReceive+0x1c0>)
 800786a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800786e:	601a      	str	r2, [r3, #0]
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	e780      	b.n	800777c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800787a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800787c:	f000 f8a6 	bl	80079cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007880:	f000 fbd4 	bl	800802c <xTaskResumeAll>
 8007884:	e77a      	b.n	800777c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007886:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007888:	f000 f8a0 	bl	80079cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800788c:	f000 fbce 	bl	800802c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007890:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007892:	f000 f8ed 	bl	8007a70 <prvIsQueueEmpty>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	f43f af6f 	beq.w	800777c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800789e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3730      	adds	r7, #48	@ 0x30
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	e000ed04 	.word	0xe000ed04

080078ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80078b8:	2300      	movs	r3, #0
 80078ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d10d      	bne.n	80078e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d14d      	bne.n	800796e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	4618      	mov	r0, r3
 80078d8:	f001 f840 	bl	800895c <xTaskPriorityDisinherit>
 80078dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2200      	movs	r2, #0
 80078e2:	609a      	str	r2, [r3, #8]
 80078e4:	e043      	b.n	800796e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d119      	bne.n	8007920 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6858      	ldr	r0, [r3, #4]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f4:	461a      	mov	r2, r3
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	f002 fb73 	bl	8009fe2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007904:	441a      	add	r2, r3
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	429a      	cmp	r2, r3
 8007914:	d32b      	bcc.n	800796e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	605a      	str	r2, [r3, #4]
 800791e:	e026      	b.n	800796e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	68d8      	ldr	r0, [r3, #12]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007928:	461a      	mov	r2, r3
 800792a:	68b9      	ldr	r1, [r7, #8]
 800792c:	f002 fb59 	bl	8009fe2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	68da      	ldr	r2, [r3, #12]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007938:	425b      	negs	r3, r3
 800793a:	441a      	add	r2, r3
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	68da      	ldr	r2, [r3, #12]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	429a      	cmp	r2, r3
 800794a:	d207      	bcs.n	800795c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	689a      	ldr	r2, [r3, #8]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007954:	425b      	negs	r3, r3
 8007956:	441a      	add	r2, r3
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2b02      	cmp	r3, #2
 8007960:	d105      	bne.n	800796e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d002      	beq.n	800796e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	3b01      	subs	r3, #1
 800796c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	1c5a      	adds	r2, r3, #1
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007976:	697b      	ldr	r3, [r7, #20]
}
 8007978:	4618      	mov	r0, r3
 800797a:	3718      	adds	r7, #24
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798e:	2b00      	cmp	r3, #0
 8007990:	d018      	beq.n	80079c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68da      	ldr	r2, [r3, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799a:	441a      	add	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	68da      	ldr	r2, [r3, #12]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d303      	bcc.n	80079b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	68d9      	ldr	r1, [r3, #12]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079bc:	461a      	mov	r2, r3
 80079be:	6838      	ldr	r0, [r7, #0]
 80079c0:	f002 fb0f 	bl	8009fe2 <memcpy>
	}
}
 80079c4:	bf00      	nop
 80079c6:	3708      	adds	r7, #8
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80079d4:	f001 fd48 	bl	8009468 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079e0:	e011      	b.n	8007a06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d012      	beq.n	8007a10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	3324      	adds	r3, #36	@ 0x24
 80079ee:	4618      	mov	r0, r3
 80079f0:	f000 fd72 	bl	80084d8 <xTaskRemoveFromEventList>
 80079f4:	4603      	mov	r3, r0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d001      	beq.n	80079fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079fa:	f000 feaf 	bl	800875c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
 8007a00:	3b01      	subs	r3, #1
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	dce9      	bgt.n	80079e2 <prvUnlockQueue+0x16>
 8007a0e:	e000      	b.n	8007a12 <prvUnlockQueue+0x46>
					break;
 8007a10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	22ff      	movs	r2, #255	@ 0xff
 8007a16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007a1a:	f001 fd57 	bl	80094cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007a1e:	f001 fd23 	bl	8009468 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a2a:	e011      	b.n	8007a50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d012      	beq.n	8007a5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	3310      	adds	r3, #16
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f000 fd4d 	bl	80084d8 <xTaskRemoveFromEventList>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d001      	beq.n	8007a48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a44:	f000 fe8a 	bl	800875c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a48:	7bbb      	ldrb	r3, [r7, #14]
 8007a4a:	3b01      	subs	r3, #1
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	dce9      	bgt.n	8007a2c <prvUnlockQueue+0x60>
 8007a58:	e000      	b.n	8007a5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	22ff      	movs	r2, #255	@ 0xff
 8007a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007a64:	f001 fd32 	bl	80094cc <vPortExitCritical>
}
 8007a68:	bf00      	nop
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a78:	f001 fcf6 	bl	8009468 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d102      	bne.n	8007a8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a84:	2301      	movs	r3, #1
 8007a86:	60fb      	str	r3, [r7, #12]
 8007a88:	e001      	b.n	8007a8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a8e:	f001 fd1d 	bl	80094cc <vPortExitCritical>

	return xReturn;
 8007a92:	68fb      	ldr	r3, [r7, #12]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007aa4:	f001 fce0 	bl	8009468 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d102      	bne.n	8007aba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	60fb      	str	r3, [r7, #12]
 8007ab8:	e001      	b.n	8007abe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007aba:	2300      	movs	r3, #0
 8007abc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007abe:	f001 fd05 	bl	80094cc <vPortExitCritical>

	return xReturn;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007acc:	b480      	push	{r7}
 8007ace:	b085      	sub	sp, #20
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	60fb      	str	r3, [r7, #12]
 8007ada:	e014      	b.n	8007b06 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007adc:	4a0f      	ldr	r2, [pc, #60]	@ (8007b1c <vQueueAddToRegistry+0x50>)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10b      	bne.n	8007b00 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ae8:	490c      	ldr	r1, [pc, #48]	@ (8007b1c <vQueueAddToRegistry+0x50>)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	683a      	ldr	r2, [r7, #0]
 8007aee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007af2:	4a0a      	ldr	r2, [pc, #40]	@ (8007b1c <vQueueAddToRegistry+0x50>)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	00db      	lsls	r3, r3, #3
 8007af8:	4413      	add	r3, r2
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007afe:	e006      	b.n	8007b0e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	3301      	adds	r3, #1
 8007b04:	60fb      	str	r3, [r7, #12]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2b07      	cmp	r3, #7
 8007b0a:	d9e7      	bls.n	8007adc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007b0c:	bf00      	nop
 8007b0e:	bf00      	nop
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	20000a28 	.word	0x20000a28

08007b20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b086      	sub	sp, #24
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007b30:	f001 fc9a 	bl	8009468 <vPortEnterCritical>
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b3a:	b25b      	sxtb	r3, r3
 8007b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b40:	d103      	bne.n	8007b4a <vQueueWaitForMessageRestricted+0x2a>
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b50:	b25b      	sxtb	r3, r3
 8007b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b56:	d103      	bne.n	8007b60 <vQueueWaitForMessageRestricted+0x40>
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b60:	f001 fcb4 	bl	80094cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d106      	bne.n	8007b7a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	3324      	adds	r3, #36	@ 0x24
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	68b9      	ldr	r1, [r7, #8]
 8007b74:	4618      	mov	r0, r3
 8007b76:	f000 fc83 	bl	8008480 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007b7a:	6978      	ldr	r0, [r7, #20]
 8007b7c:	f7ff ff26 	bl	80079cc <prvUnlockQueue>
	}
 8007b80:	bf00      	nop
 8007b82:	3718      	adds	r7, #24
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b08e      	sub	sp, #56	@ 0x38
 8007b8c:	af04      	add	r7, sp, #16
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
 8007b94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10b      	bne.n	8007bb4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba0:	f383 8811 	msr	BASEPRI, r3
 8007ba4:	f3bf 8f6f 	isb	sy
 8007ba8:	f3bf 8f4f 	dsb	sy
 8007bac:	623b      	str	r3, [r7, #32]
}
 8007bae:	bf00      	nop
 8007bb0:	bf00      	nop
 8007bb2:	e7fd      	b.n	8007bb0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10b      	bne.n	8007bd2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bbe:	f383 8811 	msr	BASEPRI, r3
 8007bc2:	f3bf 8f6f 	isb	sy
 8007bc6:	f3bf 8f4f 	dsb	sy
 8007bca:	61fb      	str	r3, [r7, #28]
}
 8007bcc:	bf00      	nop
 8007bce:	bf00      	nop
 8007bd0:	e7fd      	b.n	8007bce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007bd2:	235c      	movs	r3, #92	@ 0x5c
 8007bd4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	2b5c      	cmp	r3, #92	@ 0x5c
 8007bda:	d00b      	beq.n	8007bf4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be0:	f383 8811 	msr	BASEPRI, r3
 8007be4:	f3bf 8f6f 	isb	sy
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	61bb      	str	r3, [r7, #24]
}
 8007bee:	bf00      	nop
 8007bf0:	bf00      	nop
 8007bf2:	e7fd      	b.n	8007bf0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007bf4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d01e      	beq.n	8007c3a <xTaskCreateStatic+0xb2>
 8007bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d01b      	beq.n	8007c3a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c04:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c0a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	2202      	movs	r2, #2
 8007c10:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007c14:	2300      	movs	r3, #0
 8007c16:	9303      	str	r3, [sp, #12]
 8007c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1a:	9302      	str	r3, [sp, #8]
 8007c1c:	f107 0314 	add.w	r3, r7, #20
 8007c20:	9301      	str	r3, [sp, #4]
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	9300      	str	r3, [sp, #0]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	68b9      	ldr	r1, [r7, #8]
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f000 f850 	bl	8007cd2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007c34:	f000 f8de 	bl	8007df4 <prvAddNewTaskToReadyList>
 8007c38:	e001      	b.n	8007c3e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007c3e:	697b      	ldr	r3, [r7, #20]
	}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3728      	adds	r7, #40	@ 0x28
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b08c      	sub	sp, #48	@ 0x30
 8007c4c:	af04      	add	r7, sp, #16
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	603b      	str	r3, [r7, #0]
 8007c54:	4613      	mov	r3, r2
 8007c56:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c58:	88fb      	ldrh	r3, [r7, #6]
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f001 fd25 	bl	80096ac <pvPortMalloc>
 8007c62:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00e      	beq.n	8007c88 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c6a:	205c      	movs	r0, #92	@ 0x5c
 8007c6c:	f001 fd1e 	bl	80096ac <pvPortMalloc>
 8007c70:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c72:	69fb      	ldr	r3, [r7, #28]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d003      	beq.n	8007c80 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c7e:	e005      	b.n	8007c8c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c80:	6978      	ldr	r0, [r7, #20]
 8007c82:	f001 fde1 	bl	8009848 <vPortFree>
 8007c86:	e001      	b.n	8007c8c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c8c:	69fb      	ldr	r3, [r7, #28]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d017      	beq.n	8007cc2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c92:	69fb      	ldr	r3, [r7, #28]
 8007c94:	2200      	movs	r2, #0
 8007c96:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c9a:	88fa      	ldrh	r2, [r7, #6]
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9303      	str	r3, [sp, #12]
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	9302      	str	r3, [sp, #8]
 8007ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ca6:	9301      	str	r3, [sp, #4]
 8007ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007caa:	9300      	str	r3, [sp, #0]
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	68b9      	ldr	r1, [r7, #8]
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f000 f80e 	bl	8007cd2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007cb6:	69f8      	ldr	r0, [r7, #28]
 8007cb8:	f000 f89c 	bl	8007df4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	61bb      	str	r3, [r7, #24]
 8007cc0:	e002      	b.n	8007cc8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8007cc6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007cc8:	69bb      	ldr	r3, [r7, #24]
	}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3720      	adds	r7, #32
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}

08007cd2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007cd2:	b580      	push	{r7, lr}
 8007cd4:	b088      	sub	sp, #32
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	60f8      	str	r0, [r7, #12]
 8007cda:	60b9      	str	r1, [r7, #8]
 8007cdc:	607a      	str	r2, [r7, #4]
 8007cde:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	461a      	mov	r2, r3
 8007cea:	21a5      	movs	r1, #165	@ 0xa5
 8007cec:	f002 f8f6 	bl	8009edc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	4413      	add	r3, r2
 8007d00:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007d02:	69bb      	ldr	r3, [r7, #24]
 8007d04:	f023 0307 	bic.w	r3, r3, #7
 8007d08:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	f003 0307 	and.w	r3, r3, #7
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00b      	beq.n	8007d2c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	617b      	str	r3, [r7, #20]
}
 8007d26:	bf00      	nop
 8007d28:	bf00      	nop
 8007d2a:	e7fd      	b.n	8007d28 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d01f      	beq.n	8007d72 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d32:	2300      	movs	r3, #0
 8007d34:	61fb      	str	r3, [r7, #28]
 8007d36:	e012      	b.n	8007d5e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	7819      	ldrb	r1, [r3, #0]
 8007d40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d42:	69fb      	ldr	r3, [r7, #28]
 8007d44:	4413      	add	r3, r2
 8007d46:	3334      	adds	r3, #52	@ 0x34
 8007d48:	460a      	mov	r2, r1
 8007d4a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	69fb      	ldr	r3, [r7, #28]
 8007d50:	4413      	add	r3, r2
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d006      	beq.n	8007d66 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	61fb      	str	r3, [r7, #28]
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	2b0f      	cmp	r3, #15
 8007d62:	d9e9      	bls.n	8007d38 <prvInitialiseNewTask+0x66>
 8007d64:	e000      	b.n	8007d68 <prvInitialiseNewTask+0x96>
			{
				break;
 8007d66:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d70:	e003      	b.n	8007d7a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7c:	2b37      	cmp	r3, #55	@ 0x37
 8007d7e:	d901      	bls.n	8007d84 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d80:	2337      	movs	r3, #55	@ 0x37
 8007d82:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d88:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d8e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d92:	2200      	movs	r2, #0
 8007d94:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	3304      	adds	r3, #4
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7ff f966 	bl	800706c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da2:	3318      	adds	r3, #24
 8007da4:	4618      	mov	r0, r3
 8007da6:	f7ff f961 	bl	800706c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dbe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc8:	2200      	movs	r2, #0
 8007dca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007dce:	683a      	ldr	r2, [r7, #0]
 8007dd0:	68f9      	ldr	r1, [r7, #12]
 8007dd2:	69b8      	ldr	r0, [r7, #24]
 8007dd4:	f001 fa18 	bl	8009208 <pxPortInitialiseStack>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ddc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d002      	beq.n	8007dea <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007de8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007dea:	bf00      	nop
 8007dec:	3720      	adds	r7, #32
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
	...

08007df4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b082      	sub	sp, #8
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007dfc:	f001 fb34 	bl	8009468 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007e00:	4b2d      	ldr	r3, [pc, #180]	@ (8007eb8 <prvAddNewTaskToReadyList+0xc4>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	3301      	adds	r3, #1
 8007e06:	4a2c      	ldr	r2, [pc, #176]	@ (8007eb8 <prvAddNewTaskToReadyList+0xc4>)
 8007e08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8007ebc <prvAddNewTaskToReadyList+0xc8>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d109      	bne.n	8007e26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007e12:	4a2a      	ldr	r2, [pc, #168]	@ (8007ebc <prvAddNewTaskToReadyList+0xc8>)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e18:	4b27      	ldr	r3, [pc, #156]	@ (8007eb8 <prvAddNewTaskToReadyList+0xc4>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d110      	bne.n	8007e42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007e20:	f000 fcc0 	bl	80087a4 <prvInitialiseTaskLists>
 8007e24:	e00d      	b.n	8007e42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007e26:	4b26      	ldr	r3, [pc, #152]	@ (8007ec0 <prvAddNewTaskToReadyList+0xcc>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d109      	bne.n	8007e42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e2e:	4b23      	ldr	r3, [pc, #140]	@ (8007ebc <prvAddNewTaskToReadyList+0xc8>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d802      	bhi.n	8007e42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8007ebc <prvAddNewTaskToReadyList+0xc8>)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007e42:	4b20      	ldr	r3, [pc, #128]	@ (8007ec4 <prvAddNewTaskToReadyList+0xd0>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3301      	adds	r3, #1
 8007e48:	4a1e      	ldr	r2, [pc, #120]	@ (8007ec4 <prvAddNewTaskToReadyList+0xd0>)
 8007e4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ec4 <prvAddNewTaskToReadyList+0xd0>)
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e58:	4b1b      	ldr	r3, [pc, #108]	@ (8007ec8 <prvAddNewTaskToReadyList+0xd4>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d903      	bls.n	8007e68 <prvAddNewTaskToReadyList+0x74>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e64:	4a18      	ldr	r2, [pc, #96]	@ (8007ec8 <prvAddNewTaskToReadyList+0xd4>)
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	009b      	lsls	r3, r3, #2
 8007e70:	4413      	add	r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	4a15      	ldr	r2, [pc, #84]	@ (8007ecc <prvAddNewTaskToReadyList+0xd8>)
 8007e76:	441a      	add	r2, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	3304      	adds	r3, #4
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	4610      	mov	r0, r2
 8007e80:	f7ff f901 	bl	8007086 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e84:	f001 fb22 	bl	80094cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e88:	4b0d      	ldr	r3, [pc, #52]	@ (8007ec0 <prvAddNewTaskToReadyList+0xcc>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d00e      	beq.n	8007eae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e90:	4b0a      	ldr	r3, [pc, #40]	@ (8007ebc <prvAddNewTaskToReadyList+0xc8>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d207      	bcs.n	8007eae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed0 <prvAddNewTaskToReadyList+0xdc>)
 8007ea0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ea4:	601a      	str	r2, [r3, #0]
 8007ea6:	f3bf 8f4f 	dsb	sy
 8007eaa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007eae:	bf00      	nop
 8007eb0:	3708      	adds	r7, #8
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	20000f3c 	.word	0x20000f3c
 8007ebc:	20000a68 	.word	0x20000a68
 8007ec0:	20000f48 	.word	0x20000f48
 8007ec4:	20000f58 	.word	0x20000f58
 8007ec8:	20000f44 	.word	0x20000f44
 8007ecc:	20000a6c 	.word	0x20000a6c
 8007ed0:	e000ed04 	.word	0xe000ed04

08007ed4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007edc:	2300      	movs	r3, #0
 8007ede:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d018      	beq.n	8007f18 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007ee6:	4b14      	ldr	r3, [pc, #80]	@ (8007f38 <vTaskDelay+0x64>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00b      	beq.n	8007f06 <vTaskDelay+0x32>
	__asm volatile
 8007eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	60bb      	str	r3, [r7, #8]
}
 8007f00:	bf00      	nop
 8007f02:	bf00      	nop
 8007f04:	e7fd      	b.n	8007f02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007f06:	f000 f883 	bl	8008010 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007f0a:	2100      	movs	r1, #0
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 fdad 	bl	8008a6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007f12:	f000 f88b 	bl	800802c <xTaskResumeAll>
 8007f16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d107      	bne.n	8007f2e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007f1e:	4b07      	ldr	r3, [pc, #28]	@ (8007f3c <vTaskDelay+0x68>)
 8007f20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f24:	601a      	str	r2, [r3, #0]
 8007f26:	f3bf 8f4f 	dsb	sy
 8007f2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f2e:	bf00      	nop
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	20000f64 	.word	0x20000f64
 8007f3c:	e000ed04 	.word	0xe000ed04

08007f40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b08a      	sub	sp, #40	@ 0x28
 8007f44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007f46:	2300      	movs	r3, #0
 8007f48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007f4e:	463a      	mov	r2, r7
 8007f50:	1d39      	adds	r1, r7, #4
 8007f52:	f107 0308 	add.w	r3, r7, #8
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7fe fdc0 	bl	8006adc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007f5c:	6839      	ldr	r1, [r7, #0]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	68ba      	ldr	r2, [r7, #8]
 8007f62:	9202      	str	r2, [sp, #8]
 8007f64:	9301      	str	r3, [sp, #4]
 8007f66:	2300      	movs	r3, #0
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	460a      	mov	r2, r1
 8007f6e:	4922      	ldr	r1, [pc, #136]	@ (8007ff8 <vTaskStartScheduler+0xb8>)
 8007f70:	4822      	ldr	r0, [pc, #136]	@ (8007ffc <vTaskStartScheduler+0xbc>)
 8007f72:	f7ff fe09 	bl	8007b88 <xTaskCreateStatic>
 8007f76:	4603      	mov	r3, r0
 8007f78:	4a21      	ldr	r2, [pc, #132]	@ (8008000 <vTaskStartScheduler+0xc0>)
 8007f7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f7c:	4b20      	ldr	r3, [pc, #128]	@ (8008000 <vTaskStartScheduler+0xc0>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f84:	2301      	movs	r3, #1
 8007f86:	617b      	str	r3, [r7, #20]
 8007f88:	e001      	b.n	8007f8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d102      	bne.n	8007f9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007f94:	f000 fdbe 	bl	8008b14 <xTimerCreateTimerTask>
 8007f98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d116      	bne.n	8007fce <vTaskStartScheduler+0x8e>
	__asm volatile
 8007fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa4:	f383 8811 	msr	BASEPRI, r3
 8007fa8:	f3bf 8f6f 	isb	sy
 8007fac:	f3bf 8f4f 	dsb	sy
 8007fb0:	613b      	str	r3, [r7, #16]
}
 8007fb2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007fb4:	4b13      	ldr	r3, [pc, #76]	@ (8008004 <vTaskStartScheduler+0xc4>)
 8007fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8007fba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007fbc:	4b12      	ldr	r3, [pc, #72]	@ (8008008 <vTaskStartScheduler+0xc8>)
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007fc2:	4b12      	ldr	r3, [pc, #72]	@ (800800c <vTaskStartScheduler+0xcc>)
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007fc8:	f001 f9aa 	bl	8009320 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007fcc:	e00f      	b.n	8007fee <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd4:	d10b      	bne.n	8007fee <vTaskStartScheduler+0xae>
	__asm volatile
 8007fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fda:	f383 8811 	msr	BASEPRI, r3
 8007fde:	f3bf 8f6f 	isb	sy
 8007fe2:	f3bf 8f4f 	dsb	sy
 8007fe6:	60fb      	str	r3, [r7, #12]
}
 8007fe8:	bf00      	nop
 8007fea:	bf00      	nop
 8007fec:	e7fd      	b.n	8007fea <vTaskStartScheduler+0xaa>
}
 8007fee:	bf00      	nop
 8007ff0:	3718      	adds	r7, #24
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	0800afb8 	.word	0x0800afb8
 8007ffc:	08008775 	.word	0x08008775
 8008000:	20000f60 	.word	0x20000f60
 8008004:	20000f5c 	.word	0x20000f5c
 8008008:	20000f48 	.word	0x20000f48
 800800c:	20000f40 	.word	0x20000f40

08008010 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008010:	b480      	push	{r7}
 8008012:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008014:	4b04      	ldr	r3, [pc, #16]	@ (8008028 <vTaskSuspendAll+0x18>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	3301      	adds	r3, #1
 800801a:	4a03      	ldr	r2, [pc, #12]	@ (8008028 <vTaskSuspendAll+0x18>)
 800801c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800801e:	bf00      	nop
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr
 8008028:	20000f64 	.word	0x20000f64

0800802c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008032:	2300      	movs	r3, #0
 8008034:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008036:	2300      	movs	r3, #0
 8008038:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800803a:	4b42      	ldr	r3, [pc, #264]	@ (8008144 <xTaskResumeAll+0x118>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d10b      	bne.n	800805a <xTaskResumeAll+0x2e>
	__asm volatile
 8008042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008046:	f383 8811 	msr	BASEPRI, r3
 800804a:	f3bf 8f6f 	isb	sy
 800804e:	f3bf 8f4f 	dsb	sy
 8008052:	603b      	str	r3, [r7, #0]
}
 8008054:	bf00      	nop
 8008056:	bf00      	nop
 8008058:	e7fd      	b.n	8008056 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800805a:	f001 fa05 	bl	8009468 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800805e:	4b39      	ldr	r3, [pc, #228]	@ (8008144 <xTaskResumeAll+0x118>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	3b01      	subs	r3, #1
 8008064:	4a37      	ldr	r2, [pc, #220]	@ (8008144 <xTaskResumeAll+0x118>)
 8008066:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008068:	4b36      	ldr	r3, [pc, #216]	@ (8008144 <xTaskResumeAll+0x118>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d162      	bne.n	8008136 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008070:	4b35      	ldr	r3, [pc, #212]	@ (8008148 <xTaskResumeAll+0x11c>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d05e      	beq.n	8008136 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008078:	e02f      	b.n	80080da <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800807a:	4b34      	ldr	r3, [pc, #208]	@ (800814c <xTaskResumeAll+0x120>)
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	3318      	adds	r3, #24
 8008086:	4618      	mov	r0, r3
 8008088:	f7ff f85a 	bl	8007140 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	3304      	adds	r3, #4
 8008090:	4618      	mov	r0, r3
 8008092:	f7ff f855 	bl	8007140 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800809a:	4b2d      	ldr	r3, [pc, #180]	@ (8008150 <xTaskResumeAll+0x124>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d903      	bls.n	80080aa <xTaskResumeAll+0x7e>
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a6:	4a2a      	ldr	r2, [pc, #168]	@ (8008150 <xTaskResumeAll+0x124>)
 80080a8:	6013      	str	r3, [r2, #0]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ae:	4613      	mov	r3, r2
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	4413      	add	r3, r2
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	4a27      	ldr	r2, [pc, #156]	@ (8008154 <xTaskResumeAll+0x128>)
 80080b8:	441a      	add	r2, r3
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	3304      	adds	r3, #4
 80080be:	4619      	mov	r1, r3
 80080c0:	4610      	mov	r0, r2
 80080c2:	f7fe ffe0 	bl	8007086 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ca:	4b23      	ldr	r3, [pc, #140]	@ (8008158 <xTaskResumeAll+0x12c>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d302      	bcc.n	80080da <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80080d4:	4b21      	ldr	r3, [pc, #132]	@ (800815c <xTaskResumeAll+0x130>)
 80080d6:	2201      	movs	r2, #1
 80080d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080da:	4b1c      	ldr	r3, [pc, #112]	@ (800814c <xTaskResumeAll+0x120>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d1cb      	bne.n	800807a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80080e8:	f000 fbfa 	bl	80088e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80080ec:	4b1c      	ldr	r3, [pc, #112]	@ (8008160 <xTaskResumeAll+0x134>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d010      	beq.n	800811a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80080f8:	f000 f846 	bl	8008188 <xTaskIncrementTick>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008102:	4b16      	ldr	r3, [pc, #88]	@ (800815c <xTaskResumeAll+0x130>)
 8008104:	2201      	movs	r2, #1
 8008106:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	3b01      	subs	r3, #1
 800810c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d1f1      	bne.n	80080f8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008114:	4b12      	ldr	r3, [pc, #72]	@ (8008160 <xTaskResumeAll+0x134>)
 8008116:	2200      	movs	r2, #0
 8008118:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800811a:	4b10      	ldr	r3, [pc, #64]	@ (800815c <xTaskResumeAll+0x130>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d009      	beq.n	8008136 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008122:	2301      	movs	r3, #1
 8008124:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008126:	4b0f      	ldr	r3, [pc, #60]	@ (8008164 <xTaskResumeAll+0x138>)
 8008128:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800812c:	601a      	str	r2, [r3, #0]
 800812e:	f3bf 8f4f 	dsb	sy
 8008132:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008136:	f001 f9c9 	bl	80094cc <vPortExitCritical>

	return xAlreadyYielded;
 800813a:	68bb      	ldr	r3, [r7, #8]
}
 800813c:	4618      	mov	r0, r3
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}
 8008144:	20000f64 	.word	0x20000f64
 8008148:	20000f3c 	.word	0x20000f3c
 800814c:	20000efc 	.word	0x20000efc
 8008150:	20000f44 	.word	0x20000f44
 8008154:	20000a6c 	.word	0x20000a6c
 8008158:	20000a68 	.word	0x20000a68
 800815c:	20000f50 	.word	0x20000f50
 8008160:	20000f4c 	.word	0x20000f4c
 8008164:	e000ed04 	.word	0xe000ed04

08008168 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800816e:	4b05      	ldr	r3, [pc, #20]	@ (8008184 <xTaskGetTickCount+0x1c>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008174:	687b      	ldr	r3, [r7, #4]
}
 8008176:	4618      	mov	r0, r3
 8008178:	370c      	adds	r7, #12
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	20000f40 	.word	0x20000f40

08008188 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b086      	sub	sp, #24
 800818c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800818e:	2300      	movs	r3, #0
 8008190:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008192:	4b4f      	ldr	r3, [pc, #316]	@ (80082d0 <xTaskIncrementTick+0x148>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	2b00      	cmp	r3, #0
 8008198:	f040 8090 	bne.w	80082bc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800819c:	4b4d      	ldr	r3, [pc, #308]	@ (80082d4 <xTaskIncrementTick+0x14c>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	3301      	adds	r3, #1
 80081a2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80081a4:	4a4b      	ldr	r2, [pc, #300]	@ (80082d4 <xTaskIncrementTick+0x14c>)
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d121      	bne.n	80081f4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80081b0:	4b49      	ldr	r3, [pc, #292]	@ (80082d8 <xTaskIncrementTick+0x150>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00b      	beq.n	80081d2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80081ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081be:	f383 8811 	msr	BASEPRI, r3
 80081c2:	f3bf 8f6f 	isb	sy
 80081c6:	f3bf 8f4f 	dsb	sy
 80081ca:	603b      	str	r3, [r7, #0]
}
 80081cc:	bf00      	nop
 80081ce:	bf00      	nop
 80081d0:	e7fd      	b.n	80081ce <xTaskIncrementTick+0x46>
 80081d2:	4b41      	ldr	r3, [pc, #260]	@ (80082d8 <xTaskIncrementTick+0x150>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	60fb      	str	r3, [r7, #12]
 80081d8:	4b40      	ldr	r3, [pc, #256]	@ (80082dc <xTaskIncrementTick+0x154>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a3e      	ldr	r2, [pc, #248]	@ (80082d8 <xTaskIncrementTick+0x150>)
 80081de:	6013      	str	r3, [r2, #0]
 80081e0:	4a3e      	ldr	r2, [pc, #248]	@ (80082dc <xTaskIncrementTick+0x154>)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6013      	str	r3, [r2, #0]
 80081e6:	4b3e      	ldr	r3, [pc, #248]	@ (80082e0 <xTaskIncrementTick+0x158>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	3301      	adds	r3, #1
 80081ec:	4a3c      	ldr	r2, [pc, #240]	@ (80082e0 <xTaskIncrementTick+0x158>)
 80081ee:	6013      	str	r3, [r2, #0]
 80081f0:	f000 fb76 	bl	80088e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80081f4:	4b3b      	ldr	r3, [pc, #236]	@ (80082e4 <xTaskIncrementTick+0x15c>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	693a      	ldr	r2, [r7, #16]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d349      	bcc.n	8008292 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081fe:	4b36      	ldr	r3, [pc, #216]	@ (80082d8 <xTaskIncrementTick+0x150>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d104      	bne.n	8008212 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008208:	4b36      	ldr	r3, [pc, #216]	@ (80082e4 <xTaskIncrementTick+0x15c>)
 800820a:	f04f 32ff 	mov.w	r2, #4294967295
 800820e:	601a      	str	r2, [r3, #0]
					break;
 8008210:	e03f      	b.n	8008292 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008212:	4b31      	ldr	r3, [pc, #196]	@ (80082d8 <xTaskIncrementTick+0x150>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008222:	693a      	ldr	r2, [r7, #16]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	429a      	cmp	r2, r3
 8008228:	d203      	bcs.n	8008232 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800822a:	4a2e      	ldr	r2, [pc, #184]	@ (80082e4 <xTaskIncrementTick+0x15c>)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008230:	e02f      	b.n	8008292 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	3304      	adds	r3, #4
 8008236:	4618      	mov	r0, r3
 8008238:	f7fe ff82 	bl	8007140 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008240:	2b00      	cmp	r3, #0
 8008242:	d004      	beq.n	800824e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	3318      	adds	r3, #24
 8008248:	4618      	mov	r0, r3
 800824a:	f7fe ff79 	bl	8007140 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008252:	4b25      	ldr	r3, [pc, #148]	@ (80082e8 <xTaskIncrementTick+0x160>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	429a      	cmp	r2, r3
 8008258:	d903      	bls.n	8008262 <xTaskIncrementTick+0xda>
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825e:	4a22      	ldr	r2, [pc, #136]	@ (80082e8 <xTaskIncrementTick+0x160>)
 8008260:	6013      	str	r3, [r2, #0]
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008266:	4613      	mov	r3, r2
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	4413      	add	r3, r2
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	4a1f      	ldr	r2, [pc, #124]	@ (80082ec <xTaskIncrementTick+0x164>)
 8008270:	441a      	add	r2, r3
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	3304      	adds	r3, #4
 8008276:	4619      	mov	r1, r3
 8008278:	4610      	mov	r0, r2
 800827a:	f7fe ff04 	bl	8007086 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008282:	4b1b      	ldr	r3, [pc, #108]	@ (80082f0 <xTaskIncrementTick+0x168>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008288:	429a      	cmp	r2, r3
 800828a:	d3b8      	bcc.n	80081fe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800828c:	2301      	movs	r3, #1
 800828e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008290:	e7b5      	b.n	80081fe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008292:	4b17      	ldr	r3, [pc, #92]	@ (80082f0 <xTaskIncrementTick+0x168>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008298:	4914      	ldr	r1, [pc, #80]	@ (80082ec <xTaskIncrementTick+0x164>)
 800829a:	4613      	mov	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4413      	add	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	440b      	add	r3, r1
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d901      	bls.n	80082ae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80082aa:	2301      	movs	r3, #1
 80082ac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80082ae:	4b11      	ldr	r3, [pc, #68]	@ (80082f4 <xTaskIncrementTick+0x16c>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d007      	beq.n	80082c6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80082b6:	2301      	movs	r3, #1
 80082b8:	617b      	str	r3, [r7, #20]
 80082ba:	e004      	b.n	80082c6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80082bc:	4b0e      	ldr	r3, [pc, #56]	@ (80082f8 <xTaskIncrementTick+0x170>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	3301      	adds	r3, #1
 80082c2:	4a0d      	ldr	r2, [pc, #52]	@ (80082f8 <xTaskIncrementTick+0x170>)
 80082c4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80082c6:	697b      	ldr	r3, [r7, #20]
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3718      	adds	r7, #24
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}
 80082d0:	20000f64 	.word	0x20000f64
 80082d4:	20000f40 	.word	0x20000f40
 80082d8:	20000ef4 	.word	0x20000ef4
 80082dc:	20000ef8 	.word	0x20000ef8
 80082e0:	20000f54 	.word	0x20000f54
 80082e4:	20000f5c 	.word	0x20000f5c
 80082e8:	20000f44 	.word	0x20000f44
 80082ec:	20000a6c 	.word	0x20000a6c
 80082f0:	20000a68 	.word	0x20000a68
 80082f4:	20000f50 	.word	0x20000f50
 80082f8:	20000f4c 	.word	0x20000f4c

080082fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008302:	4b28      	ldr	r3, [pc, #160]	@ (80083a4 <vTaskSwitchContext+0xa8>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d003      	beq.n	8008312 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800830a:	4b27      	ldr	r3, [pc, #156]	@ (80083a8 <vTaskSwitchContext+0xac>)
 800830c:	2201      	movs	r2, #1
 800830e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008310:	e042      	b.n	8008398 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008312:	4b25      	ldr	r3, [pc, #148]	@ (80083a8 <vTaskSwitchContext+0xac>)
 8008314:	2200      	movs	r2, #0
 8008316:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008318:	4b24      	ldr	r3, [pc, #144]	@ (80083ac <vTaskSwitchContext+0xb0>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	60fb      	str	r3, [r7, #12]
 800831e:	e011      	b.n	8008344 <vTaskSwitchContext+0x48>
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10b      	bne.n	800833e <vTaskSwitchContext+0x42>
	__asm volatile
 8008326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800832a:	f383 8811 	msr	BASEPRI, r3
 800832e:	f3bf 8f6f 	isb	sy
 8008332:	f3bf 8f4f 	dsb	sy
 8008336:	607b      	str	r3, [r7, #4]
}
 8008338:	bf00      	nop
 800833a:	bf00      	nop
 800833c:	e7fd      	b.n	800833a <vTaskSwitchContext+0x3e>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	3b01      	subs	r3, #1
 8008342:	60fb      	str	r3, [r7, #12]
 8008344:	491a      	ldr	r1, [pc, #104]	@ (80083b0 <vTaskSwitchContext+0xb4>)
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	4613      	mov	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	4413      	add	r3, r2
 800834e:	009b      	lsls	r3, r3, #2
 8008350:	440b      	add	r3, r1
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d0e3      	beq.n	8008320 <vTaskSwitchContext+0x24>
 8008358:	68fa      	ldr	r2, [r7, #12]
 800835a:	4613      	mov	r3, r2
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	4413      	add	r3, r2
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	4a13      	ldr	r2, [pc, #76]	@ (80083b0 <vTaskSwitchContext+0xb4>)
 8008364:	4413      	add	r3, r2
 8008366:	60bb      	str	r3, [r7, #8]
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	685a      	ldr	r2, [r3, #4]
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	605a      	str	r2, [r3, #4]
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	685a      	ldr	r2, [r3, #4]
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	3308      	adds	r3, #8
 800837a:	429a      	cmp	r2, r3
 800837c:	d104      	bne.n	8008388 <vTaskSwitchContext+0x8c>
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	685a      	ldr	r2, [r3, #4]
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	605a      	str	r2, [r3, #4]
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	4a09      	ldr	r2, [pc, #36]	@ (80083b4 <vTaskSwitchContext+0xb8>)
 8008390:	6013      	str	r3, [r2, #0]
 8008392:	4a06      	ldr	r2, [pc, #24]	@ (80083ac <vTaskSwitchContext+0xb0>)
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6013      	str	r3, [r2, #0]
}
 8008398:	bf00      	nop
 800839a:	3714      	adds	r7, #20
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr
 80083a4:	20000f64 	.word	0x20000f64
 80083a8:	20000f50 	.word	0x20000f50
 80083ac:	20000f44 	.word	0x20000f44
 80083b0:	20000a6c 	.word	0x20000a6c
 80083b4:	20000a68 	.word	0x20000a68

080083b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d10b      	bne.n	80083e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80083c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	60fb      	str	r3, [r7, #12]
}
 80083da:	bf00      	nop
 80083dc:	bf00      	nop
 80083de:	e7fd      	b.n	80083dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80083e0:	4b07      	ldr	r3, [pc, #28]	@ (8008400 <vTaskPlaceOnEventList+0x48>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	3318      	adds	r3, #24
 80083e6:	4619      	mov	r1, r3
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f7fe fe70 	bl	80070ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80083ee:	2101      	movs	r1, #1
 80083f0:	6838      	ldr	r0, [r7, #0]
 80083f2:	f000 fb3b 	bl	8008a6c <prvAddCurrentTaskToDelayedList>
}
 80083f6:	bf00      	nop
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	20000a68 	.word	0x20000a68

08008404 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b086      	sub	sp, #24
 8008408:	af00      	add	r7, sp, #0
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	60b9      	str	r1, [r7, #8]
 800840e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d10b      	bne.n	800842e <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8008416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800841a:	f383 8811 	msr	BASEPRI, r3
 800841e:	f3bf 8f6f 	isb	sy
 8008422:	f3bf 8f4f 	dsb	sy
 8008426:	617b      	str	r3, [r7, #20]
}
 8008428:	bf00      	nop
 800842a:	bf00      	nop
 800842c:	e7fd      	b.n	800842a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800842e:	4b12      	ldr	r3, [pc, #72]	@ (8008478 <vTaskPlaceOnUnorderedEventList+0x74>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d10b      	bne.n	800844e <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8008436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800843a:	f383 8811 	msr	BASEPRI, r3
 800843e:	f3bf 8f6f 	isb	sy
 8008442:	f3bf 8f4f 	dsb	sy
 8008446:	613b      	str	r3, [r7, #16]
}
 8008448:	bf00      	nop
 800844a:	bf00      	nop
 800844c:	e7fd      	b.n	800844a <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800844e:	4b0b      	ldr	r3, [pc, #44]	@ (800847c <vTaskPlaceOnUnorderedEventList+0x78>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	68ba      	ldr	r2, [r7, #8]
 8008454:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8008458:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800845a:	4b08      	ldr	r3, [pc, #32]	@ (800847c <vTaskPlaceOnUnorderedEventList+0x78>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	3318      	adds	r3, #24
 8008460:	4619      	mov	r1, r3
 8008462:	68f8      	ldr	r0, [r7, #12]
 8008464:	f7fe fe0f 	bl	8007086 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008468:	2101      	movs	r1, #1
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fafe 	bl	8008a6c <prvAddCurrentTaskToDelayedList>
}
 8008470:	bf00      	nop
 8008472:	3718      	adds	r7, #24
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	20000f64 	.word	0x20000f64
 800847c:	20000a68 	.word	0x20000a68

08008480 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008480:	b580      	push	{r7, lr}
 8008482:	b086      	sub	sp, #24
 8008484:	af00      	add	r7, sp, #0
 8008486:	60f8      	str	r0, [r7, #12]
 8008488:	60b9      	str	r1, [r7, #8]
 800848a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d10b      	bne.n	80084aa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008496:	f383 8811 	msr	BASEPRI, r3
 800849a:	f3bf 8f6f 	isb	sy
 800849e:	f3bf 8f4f 	dsb	sy
 80084a2:	617b      	str	r3, [r7, #20]
}
 80084a4:	bf00      	nop
 80084a6:	bf00      	nop
 80084a8:	e7fd      	b.n	80084a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084aa:	4b0a      	ldr	r3, [pc, #40]	@ (80084d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3318      	adds	r3, #24
 80084b0:	4619      	mov	r1, r3
 80084b2:	68f8      	ldr	r0, [r7, #12]
 80084b4:	f7fe fde7 	bl	8007086 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d002      	beq.n	80084c4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80084be:	f04f 33ff 	mov.w	r3, #4294967295
 80084c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80084c4:	6879      	ldr	r1, [r7, #4]
 80084c6:	68b8      	ldr	r0, [r7, #8]
 80084c8:	f000 fad0 	bl	8008a6c <prvAddCurrentTaskToDelayedList>
	}
 80084cc:	bf00      	nop
 80084ce:	3718      	adds	r7, #24
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	20000a68 	.word	0x20000a68

080084d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b086      	sub	sp, #24
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d10b      	bne.n	8008506 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	60fb      	str	r3, [r7, #12]
}
 8008500:	bf00      	nop
 8008502:	bf00      	nop
 8008504:	e7fd      	b.n	8008502 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	3318      	adds	r3, #24
 800850a:	4618      	mov	r0, r3
 800850c:	f7fe fe18 	bl	8007140 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008510:	4b1d      	ldr	r3, [pc, #116]	@ (8008588 <xTaskRemoveFromEventList+0xb0>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d11d      	bne.n	8008554 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	3304      	adds	r3, #4
 800851c:	4618      	mov	r0, r3
 800851e:	f7fe fe0f 	bl	8007140 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008526:	4b19      	ldr	r3, [pc, #100]	@ (800858c <xTaskRemoveFromEventList+0xb4>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	429a      	cmp	r2, r3
 800852c:	d903      	bls.n	8008536 <xTaskRemoveFromEventList+0x5e>
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008532:	4a16      	ldr	r2, [pc, #88]	@ (800858c <xTaskRemoveFromEventList+0xb4>)
 8008534:	6013      	str	r3, [r2, #0]
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800853a:	4613      	mov	r3, r2
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	4413      	add	r3, r2
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4a13      	ldr	r2, [pc, #76]	@ (8008590 <xTaskRemoveFromEventList+0xb8>)
 8008544:	441a      	add	r2, r3
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	3304      	adds	r3, #4
 800854a:	4619      	mov	r1, r3
 800854c:	4610      	mov	r0, r2
 800854e:	f7fe fd9a 	bl	8007086 <vListInsertEnd>
 8008552:	e005      	b.n	8008560 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	3318      	adds	r3, #24
 8008558:	4619      	mov	r1, r3
 800855a:	480e      	ldr	r0, [pc, #56]	@ (8008594 <xTaskRemoveFromEventList+0xbc>)
 800855c:	f7fe fd93 	bl	8007086 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008564:	4b0c      	ldr	r3, [pc, #48]	@ (8008598 <xTaskRemoveFromEventList+0xc0>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856a:	429a      	cmp	r2, r3
 800856c:	d905      	bls.n	800857a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800856e:	2301      	movs	r3, #1
 8008570:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008572:	4b0a      	ldr	r3, [pc, #40]	@ (800859c <xTaskRemoveFromEventList+0xc4>)
 8008574:	2201      	movs	r2, #1
 8008576:	601a      	str	r2, [r3, #0]
 8008578:	e001      	b.n	800857e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800857a:	2300      	movs	r3, #0
 800857c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800857e:	697b      	ldr	r3, [r7, #20]
}
 8008580:	4618      	mov	r0, r3
 8008582:	3718      	adds	r7, #24
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	20000f64 	.word	0x20000f64
 800858c:	20000f44 	.word	0x20000f44
 8008590:	20000a6c 	.word	0x20000a6c
 8008594:	20000efc 	.word	0x20000efc
 8008598:	20000a68 	.word	0x20000a68
 800859c:	20000f50 	.word	0x20000f50

080085a0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b086      	sub	sp, #24
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80085aa:	4b2a      	ldr	r3, [pc, #168]	@ (8008654 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10b      	bne.n	80085ca <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80085b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b6:	f383 8811 	msr	BASEPRI, r3
 80085ba:	f3bf 8f6f 	isb	sy
 80085be:	f3bf 8f4f 	dsb	sy
 80085c2:	613b      	str	r3, [r7, #16]
}
 80085c4:	bf00      	nop
 80085c6:	bf00      	nop
 80085c8:	e7fd      	b.n	80085c6 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d10b      	bne.n	80085f8 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 80085e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e4:	f383 8811 	msr	BASEPRI, r3
 80085e8:	f3bf 8f6f 	isb	sy
 80085ec:	f3bf 8f4f 	dsb	sy
 80085f0:	60fb      	str	r3, [r7, #12]
}
 80085f2:	bf00      	nop
 80085f4:	bf00      	nop
 80085f6:	e7fd      	b.n	80085f4 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f7fe fda1 	bl	8007140 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	3304      	adds	r3, #4
 8008602:	4618      	mov	r0, r3
 8008604:	f7fe fd9c 	bl	8007140 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800860c:	4b12      	ldr	r3, [pc, #72]	@ (8008658 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	429a      	cmp	r2, r3
 8008612:	d903      	bls.n	800861c <vTaskRemoveFromUnorderedEventList+0x7c>
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008618:	4a0f      	ldr	r2, [pc, #60]	@ (8008658 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800861a:	6013      	str	r3, [r2, #0]
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008620:	4613      	mov	r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	4a0c      	ldr	r2, [pc, #48]	@ (800865c <vTaskRemoveFromUnorderedEventList+0xbc>)
 800862a:	441a      	add	r2, r3
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	3304      	adds	r3, #4
 8008630:	4619      	mov	r1, r3
 8008632:	4610      	mov	r0, r2
 8008634:	f7fe fd27 	bl	8007086 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800863c:	4b08      	ldr	r3, [pc, #32]	@ (8008660 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008642:	429a      	cmp	r2, r3
 8008644:	d902      	bls.n	800864c <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8008646:	4b07      	ldr	r3, [pc, #28]	@ (8008664 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8008648:	2201      	movs	r2, #1
 800864a:	601a      	str	r2, [r3, #0]
	}
}
 800864c:	bf00      	nop
 800864e:	3718      	adds	r7, #24
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	20000f64 	.word	0x20000f64
 8008658:	20000f44 	.word	0x20000f44
 800865c:	20000a6c 	.word	0x20000a6c
 8008660:	20000a68 	.word	0x20000a68
 8008664:	20000f50 	.word	0x20000f50

08008668 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008670:	4b06      	ldr	r3, [pc, #24]	@ (800868c <vTaskInternalSetTimeOutState+0x24>)
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008678:	4b05      	ldr	r3, [pc, #20]	@ (8008690 <vTaskInternalSetTimeOutState+0x28>)
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	605a      	str	r2, [r3, #4]
}
 8008680:	bf00      	nop
 8008682:	370c      	adds	r7, #12
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr
 800868c:	20000f54 	.word	0x20000f54
 8008690:	20000f40 	.word	0x20000f40

08008694 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b088      	sub	sp, #32
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d10b      	bne.n	80086bc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80086a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a8:	f383 8811 	msr	BASEPRI, r3
 80086ac:	f3bf 8f6f 	isb	sy
 80086b0:	f3bf 8f4f 	dsb	sy
 80086b4:	613b      	str	r3, [r7, #16]
}
 80086b6:	bf00      	nop
 80086b8:	bf00      	nop
 80086ba:	e7fd      	b.n	80086b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d10b      	bne.n	80086da <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80086c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c6:	f383 8811 	msr	BASEPRI, r3
 80086ca:	f3bf 8f6f 	isb	sy
 80086ce:	f3bf 8f4f 	dsb	sy
 80086d2:	60fb      	str	r3, [r7, #12]
}
 80086d4:	bf00      	nop
 80086d6:	bf00      	nop
 80086d8:	e7fd      	b.n	80086d6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80086da:	f000 fec5 	bl	8009468 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80086de:	4b1d      	ldr	r3, [pc, #116]	@ (8008754 <xTaskCheckForTimeOut+0xc0>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	69ba      	ldr	r2, [r7, #24]
 80086ea:	1ad3      	subs	r3, r2, r3
 80086ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f6:	d102      	bne.n	80086fe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80086f8:	2300      	movs	r3, #0
 80086fa:	61fb      	str	r3, [r7, #28]
 80086fc:	e023      	b.n	8008746 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	4b15      	ldr	r3, [pc, #84]	@ (8008758 <xTaskCheckForTimeOut+0xc4>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	429a      	cmp	r2, r3
 8008708:	d007      	beq.n	800871a <xTaskCheckForTimeOut+0x86>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	69ba      	ldr	r2, [r7, #24]
 8008710:	429a      	cmp	r2, r3
 8008712:	d302      	bcc.n	800871a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008714:	2301      	movs	r3, #1
 8008716:	61fb      	str	r3, [r7, #28]
 8008718:	e015      	b.n	8008746 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	697a      	ldr	r2, [r7, #20]
 8008720:	429a      	cmp	r2, r3
 8008722:	d20b      	bcs.n	800873c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	1ad2      	subs	r2, r2, r3
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f7ff ff99 	bl	8008668 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008736:	2300      	movs	r3, #0
 8008738:	61fb      	str	r3, [r7, #28]
 800873a:	e004      	b.n	8008746 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	2200      	movs	r2, #0
 8008740:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008742:	2301      	movs	r3, #1
 8008744:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008746:	f000 fec1 	bl	80094cc <vPortExitCritical>

	return xReturn;
 800874a:	69fb      	ldr	r3, [r7, #28]
}
 800874c:	4618      	mov	r0, r3
 800874e:	3720      	adds	r7, #32
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}
 8008754:	20000f40 	.word	0x20000f40
 8008758:	20000f54 	.word	0x20000f54

0800875c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800875c:	b480      	push	{r7}
 800875e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008760:	4b03      	ldr	r3, [pc, #12]	@ (8008770 <vTaskMissedYield+0x14>)
 8008762:	2201      	movs	r2, #1
 8008764:	601a      	str	r2, [r3, #0]
}
 8008766:	bf00      	nop
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr
 8008770:	20000f50 	.word	0x20000f50

08008774 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b082      	sub	sp, #8
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800877c:	f000 f852 	bl	8008824 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008780:	4b06      	ldr	r3, [pc, #24]	@ (800879c <prvIdleTask+0x28>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d9f9      	bls.n	800877c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008788:	4b05      	ldr	r3, [pc, #20]	@ (80087a0 <prvIdleTask+0x2c>)
 800878a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	f3bf 8f4f 	dsb	sy
 8008794:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008798:	e7f0      	b.n	800877c <prvIdleTask+0x8>
 800879a:	bf00      	nop
 800879c:	20000a6c 	.word	0x20000a6c
 80087a0:	e000ed04 	.word	0xe000ed04

080087a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b082      	sub	sp, #8
 80087a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80087aa:	2300      	movs	r3, #0
 80087ac:	607b      	str	r3, [r7, #4]
 80087ae:	e00c      	b.n	80087ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	4613      	mov	r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	4413      	add	r3, r2
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	4a12      	ldr	r2, [pc, #72]	@ (8008804 <prvInitialiseTaskLists+0x60>)
 80087bc:	4413      	add	r3, r2
 80087be:	4618      	mov	r0, r3
 80087c0:	f7fe fc34 	bl	800702c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	3301      	adds	r3, #1
 80087c8:	607b      	str	r3, [r7, #4]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2b37      	cmp	r3, #55	@ 0x37
 80087ce:	d9ef      	bls.n	80087b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80087d0:	480d      	ldr	r0, [pc, #52]	@ (8008808 <prvInitialiseTaskLists+0x64>)
 80087d2:	f7fe fc2b 	bl	800702c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80087d6:	480d      	ldr	r0, [pc, #52]	@ (800880c <prvInitialiseTaskLists+0x68>)
 80087d8:	f7fe fc28 	bl	800702c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80087dc:	480c      	ldr	r0, [pc, #48]	@ (8008810 <prvInitialiseTaskLists+0x6c>)
 80087de:	f7fe fc25 	bl	800702c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80087e2:	480c      	ldr	r0, [pc, #48]	@ (8008814 <prvInitialiseTaskLists+0x70>)
 80087e4:	f7fe fc22 	bl	800702c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80087e8:	480b      	ldr	r0, [pc, #44]	@ (8008818 <prvInitialiseTaskLists+0x74>)
 80087ea:	f7fe fc1f 	bl	800702c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80087ee:	4b0b      	ldr	r3, [pc, #44]	@ (800881c <prvInitialiseTaskLists+0x78>)
 80087f0:	4a05      	ldr	r2, [pc, #20]	@ (8008808 <prvInitialiseTaskLists+0x64>)
 80087f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087f4:	4b0a      	ldr	r3, [pc, #40]	@ (8008820 <prvInitialiseTaskLists+0x7c>)
 80087f6:	4a05      	ldr	r2, [pc, #20]	@ (800880c <prvInitialiseTaskLists+0x68>)
 80087f8:	601a      	str	r2, [r3, #0]
}
 80087fa:	bf00      	nop
 80087fc:	3708      	adds	r7, #8
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}
 8008802:	bf00      	nop
 8008804:	20000a6c 	.word	0x20000a6c
 8008808:	20000ecc 	.word	0x20000ecc
 800880c:	20000ee0 	.word	0x20000ee0
 8008810:	20000efc 	.word	0x20000efc
 8008814:	20000f10 	.word	0x20000f10
 8008818:	20000f28 	.word	0x20000f28
 800881c:	20000ef4 	.word	0x20000ef4
 8008820:	20000ef8 	.word	0x20000ef8

08008824 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b082      	sub	sp, #8
 8008828:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800882a:	e019      	b.n	8008860 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800882c:	f000 fe1c 	bl	8009468 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008830:	4b10      	ldr	r3, [pc, #64]	@ (8008874 <prvCheckTasksWaitingTermination+0x50>)
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	3304      	adds	r3, #4
 800883c:	4618      	mov	r0, r3
 800883e:	f7fe fc7f 	bl	8007140 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008842:	4b0d      	ldr	r3, [pc, #52]	@ (8008878 <prvCheckTasksWaitingTermination+0x54>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	3b01      	subs	r3, #1
 8008848:	4a0b      	ldr	r2, [pc, #44]	@ (8008878 <prvCheckTasksWaitingTermination+0x54>)
 800884a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800884c:	4b0b      	ldr	r3, [pc, #44]	@ (800887c <prvCheckTasksWaitingTermination+0x58>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	3b01      	subs	r3, #1
 8008852:	4a0a      	ldr	r2, [pc, #40]	@ (800887c <prvCheckTasksWaitingTermination+0x58>)
 8008854:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008856:	f000 fe39 	bl	80094cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 f810 	bl	8008880 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008860:	4b06      	ldr	r3, [pc, #24]	@ (800887c <prvCheckTasksWaitingTermination+0x58>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d1e1      	bne.n	800882c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	3708      	adds	r7, #8
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	20000f10 	.word	0x20000f10
 8008878:	20000f3c 	.word	0x20000f3c
 800887c:	20000f24 	.word	0x20000f24

08008880 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800888e:	2b00      	cmp	r3, #0
 8008890:	d108      	bne.n	80088a4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008896:	4618      	mov	r0, r3
 8008898:	f000 ffd6 	bl	8009848 <vPortFree>
				vPortFree( pxTCB );
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 ffd3 	bl	8009848 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80088a2:	e019      	b.n	80088d8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	d103      	bne.n	80088b6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 ffca 	bl	8009848 <vPortFree>
	}
 80088b4:	e010      	b.n	80088d8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d00b      	beq.n	80088d8 <prvDeleteTCB+0x58>
	__asm volatile
 80088c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c4:	f383 8811 	msr	BASEPRI, r3
 80088c8:	f3bf 8f6f 	isb	sy
 80088cc:	f3bf 8f4f 	dsb	sy
 80088d0:	60fb      	str	r3, [r7, #12]
}
 80088d2:	bf00      	nop
 80088d4:	bf00      	nop
 80088d6:	e7fd      	b.n	80088d4 <prvDeleteTCB+0x54>
	}
 80088d8:	bf00      	nop
 80088da:	3710      	adds	r7, #16
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008918 <prvResetNextTaskUnblockTime+0x38>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d104      	bne.n	80088fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80088f0:	4b0a      	ldr	r3, [pc, #40]	@ (800891c <prvResetNextTaskUnblockTime+0x3c>)
 80088f2:	f04f 32ff 	mov.w	r2, #4294967295
 80088f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80088f8:	e008      	b.n	800890c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088fa:	4b07      	ldr	r3, [pc, #28]	@ (8008918 <prvResetNextTaskUnblockTime+0x38>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	68db      	ldr	r3, [r3, #12]
 8008902:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	4a04      	ldr	r2, [pc, #16]	@ (800891c <prvResetNextTaskUnblockTime+0x3c>)
 800890a:	6013      	str	r3, [r2, #0]
}
 800890c:	bf00      	nop
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr
 8008918:	20000ef4 	.word	0x20000ef4
 800891c:	20000f5c 	.word	0x20000f5c

08008920 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008926:	4b0b      	ldr	r3, [pc, #44]	@ (8008954 <xTaskGetSchedulerState+0x34>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d102      	bne.n	8008934 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800892e:	2301      	movs	r3, #1
 8008930:	607b      	str	r3, [r7, #4]
 8008932:	e008      	b.n	8008946 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008934:	4b08      	ldr	r3, [pc, #32]	@ (8008958 <xTaskGetSchedulerState+0x38>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d102      	bne.n	8008942 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800893c:	2302      	movs	r3, #2
 800893e:	607b      	str	r3, [r7, #4]
 8008940:	e001      	b.n	8008946 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008942:	2300      	movs	r3, #0
 8008944:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008946:	687b      	ldr	r3, [r7, #4]
	}
 8008948:	4618      	mov	r0, r3
 800894a:	370c      	adds	r7, #12
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr
 8008954:	20000f48 	.word	0x20000f48
 8008958:	20000f64 	.word	0x20000f64

0800895c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800895c:	b580      	push	{r7, lr}
 800895e:	b086      	sub	sp, #24
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008968:	2300      	movs	r3, #0
 800896a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d058      	beq.n	8008a24 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008972:	4b2f      	ldr	r3, [pc, #188]	@ (8008a30 <xTaskPriorityDisinherit+0xd4>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	429a      	cmp	r2, r3
 800897a:	d00b      	beq.n	8008994 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800897c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008980:	f383 8811 	msr	BASEPRI, r3
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	f3bf 8f4f 	dsb	sy
 800898c:	60fb      	str	r3, [r7, #12]
}
 800898e:	bf00      	nop
 8008990:	bf00      	nop
 8008992:	e7fd      	b.n	8008990 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008998:	2b00      	cmp	r3, #0
 800899a:	d10b      	bne.n	80089b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800899c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	60bb      	str	r3, [r7, #8]
}
 80089ae:	bf00      	nop
 80089b0:	bf00      	nop
 80089b2:	e7fd      	b.n	80089b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089b8:	1e5a      	subs	r2, r3, #1
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d02c      	beq.n	8008a24 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80089ca:	693b      	ldr	r3, [r7, #16]
 80089cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d128      	bne.n	8008a24 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	3304      	adds	r3, #4
 80089d6:	4618      	mov	r0, r3
 80089d8:	f7fe fbb2 	bl	8007140 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008a34 <xTaskPriorityDisinherit+0xd8>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d903      	bls.n	8008a04 <xTaskPriorityDisinherit+0xa8>
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a00:	4a0c      	ldr	r2, [pc, #48]	@ (8008a34 <xTaskPriorityDisinherit+0xd8>)
 8008a02:	6013      	str	r3, [r2, #0]
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a08:	4613      	mov	r3, r2
 8008a0a:	009b      	lsls	r3, r3, #2
 8008a0c:	4413      	add	r3, r2
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	4a09      	ldr	r2, [pc, #36]	@ (8008a38 <xTaskPriorityDisinherit+0xdc>)
 8008a12:	441a      	add	r2, r3
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	3304      	adds	r3, #4
 8008a18:	4619      	mov	r1, r3
 8008a1a:	4610      	mov	r0, r2
 8008a1c:	f7fe fb33 	bl	8007086 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008a20:	2301      	movs	r3, #1
 8008a22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a24:	697b      	ldr	r3, [r7, #20]
	}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3718      	adds	r7, #24
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop
 8008a30:	20000a68 	.word	0x20000a68
 8008a34:	20000f44 	.word	0x20000f44
 8008a38:	20000a6c 	.word	0x20000a6c

08008a3c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b083      	sub	sp, #12
 8008a40:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8008a42:	4b09      	ldr	r3, [pc, #36]	@ (8008a68 <uxTaskResetEventItemValue+0x2c>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a4a:	4b07      	ldr	r3, [pc, #28]	@ (8008a68 <uxTaskResetEventItemValue+0x2c>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a50:	4b05      	ldr	r3, [pc, #20]	@ (8008a68 <uxTaskResetEventItemValue+0x2c>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8008a58:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8008a5a:	687b      	ldr	r3, [r7, #4]
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	370c      	adds	r7, #12
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr
 8008a68:	20000a68 	.word	0x20000a68

08008a6c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a76:	4b21      	ldr	r3, [pc, #132]	@ (8008afc <prvAddCurrentTaskToDelayedList+0x90>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a7c:	4b20      	ldr	r3, [pc, #128]	@ (8008b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	3304      	adds	r3, #4
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fe fb5c 	bl	8007140 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a8e:	d10a      	bne.n	8008aa6 <prvAddCurrentTaskToDelayedList+0x3a>
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d007      	beq.n	8008aa6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a96:	4b1a      	ldr	r3, [pc, #104]	@ (8008b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	3304      	adds	r3, #4
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	4819      	ldr	r0, [pc, #100]	@ (8008b04 <prvAddCurrentTaskToDelayedList+0x98>)
 8008aa0:	f7fe faf1 	bl	8007086 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008aa4:	e026      	b.n	8008af4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	4413      	add	r3, r2
 8008aac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008aae:	4b14      	ldr	r3, [pc, #80]	@ (8008b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	68ba      	ldr	r2, [r7, #8]
 8008ab4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008ab6:	68ba      	ldr	r2, [r7, #8]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d209      	bcs.n	8008ad2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008abe:	4b12      	ldr	r3, [pc, #72]	@ (8008b08 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8008b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3304      	adds	r3, #4
 8008ac8:	4619      	mov	r1, r3
 8008aca:	4610      	mov	r0, r2
 8008acc:	f7fe faff 	bl	80070ce <vListInsert>
}
 8008ad0:	e010      	b.n	8008af4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8008b0c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8008b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	3304      	adds	r3, #4
 8008adc:	4619      	mov	r1, r3
 8008ade:	4610      	mov	r0, r2
 8008ae0:	f7fe faf5 	bl	80070ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8008b10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	68ba      	ldr	r2, [r7, #8]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d202      	bcs.n	8008af4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008aee:	4a08      	ldr	r2, [pc, #32]	@ (8008b10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	6013      	str	r3, [r2, #0]
}
 8008af4:	bf00      	nop
 8008af6:	3710      	adds	r7, #16
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	20000f40 	.word	0x20000f40
 8008b00:	20000a68 	.word	0x20000a68
 8008b04:	20000f28 	.word	0x20000f28
 8008b08:	20000ef8 	.word	0x20000ef8
 8008b0c:	20000ef4 	.word	0x20000ef4
 8008b10:	20000f5c 	.word	0x20000f5c

08008b14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b08a      	sub	sp, #40	@ 0x28
 8008b18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008b1e:	f000 fb13 	bl	8009148 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008b22:	4b1d      	ldr	r3, [pc, #116]	@ (8008b98 <xTimerCreateTimerTask+0x84>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d021      	beq.n	8008b6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008b32:	1d3a      	adds	r2, r7, #4
 8008b34:	f107 0108 	add.w	r1, r7, #8
 8008b38:	f107 030c 	add.w	r3, r7, #12
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f7fd ffe7 	bl	8006b10 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008b42:	6879      	ldr	r1, [r7, #4]
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	9202      	str	r2, [sp, #8]
 8008b4a:	9301      	str	r3, [sp, #4]
 8008b4c:	2302      	movs	r3, #2
 8008b4e:	9300      	str	r3, [sp, #0]
 8008b50:	2300      	movs	r3, #0
 8008b52:	460a      	mov	r2, r1
 8008b54:	4911      	ldr	r1, [pc, #68]	@ (8008b9c <xTimerCreateTimerTask+0x88>)
 8008b56:	4812      	ldr	r0, [pc, #72]	@ (8008ba0 <xTimerCreateTimerTask+0x8c>)
 8008b58:	f7ff f816 	bl	8007b88 <xTaskCreateStatic>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	4a11      	ldr	r2, [pc, #68]	@ (8008ba4 <xTimerCreateTimerTask+0x90>)
 8008b60:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008b62:	4b10      	ldr	r3, [pc, #64]	@ (8008ba4 <xTimerCreateTimerTask+0x90>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d001      	beq.n	8008b6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d10b      	bne.n	8008b8c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b78:	f383 8811 	msr	BASEPRI, r3
 8008b7c:	f3bf 8f6f 	isb	sy
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	613b      	str	r3, [r7, #16]
}
 8008b86:	bf00      	nop
 8008b88:	bf00      	nop
 8008b8a:	e7fd      	b.n	8008b88 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008b8c:	697b      	ldr	r3, [r7, #20]
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3718      	adds	r7, #24
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	20000f98 	.word	0x20000f98
 8008b9c:	0800afc0 	.word	0x0800afc0
 8008ba0:	08008ce1 	.word	0x08008ce1
 8008ba4:	20000f9c 	.word	0x20000f9c

08008ba8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b08a      	sub	sp, #40	@ 0x28
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	607a      	str	r2, [r7, #4]
 8008bb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10b      	bne.n	8008bd8 <xTimerGenericCommand+0x30>
	__asm volatile
 8008bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc4:	f383 8811 	msr	BASEPRI, r3
 8008bc8:	f3bf 8f6f 	isb	sy
 8008bcc:	f3bf 8f4f 	dsb	sy
 8008bd0:	623b      	str	r3, [r7, #32]
}
 8008bd2:	bf00      	nop
 8008bd4:	bf00      	nop
 8008bd6:	e7fd      	b.n	8008bd4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008bd8:	4b19      	ldr	r3, [pc, #100]	@ (8008c40 <xTimerGenericCommand+0x98>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d02a      	beq.n	8008c36 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	2b05      	cmp	r3, #5
 8008bf0:	dc18      	bgt.n	8008c24 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008bf2:	f7ff fe95 	bl	8008920 <xTaskGetSchedulerState>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	2b02      	cmp	r3, #2
 8008bfa:	d109      	bne.n	8008c10 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008bfc:	4b10      	ldr	r3, [pc, #64]	@ (8008c40 <xTimerGenericCommand+0x98>)
 8008bfe:	6818      	ldr	r0, [r3, #0]
 8008c00:	f107 0110 	add.w	r1, r7, #16
 8008c04:	2300      	movs	r3, #0
 8008c06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c08:	f7fe fbce 	bl	80073a8 <xQueueGenericSend>
 8008c0c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008c0e:	e012      	b.n	8008c36 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008c10:	4b0b      	ldr	r3, [pc, #44]	@ (8008c40 <xTimerGenericCommand+0x98>)
 8008c12:	6818      	ldr	r0, [r3, #0]
 8008c14:	f107 0110 	add.w	r1, r7, #16
 8008c18:	2300      	movs	r3, #0
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f7fe fbc4 	bl	80073a8 <xQueueGenericSend>
 8008c20:	6278      	str	r0, [r7, #36]	@ 0x24
 8008c22:	e008      	b.n	8008c36 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008c24:	4b06      	ldr	r3, [pc, #24]	@ (8008c40 <xTimerGenericCommand+0x98>)
 8008c26:	6818      	ldr	r0, [r3, #0]
 8008c28:	f107 0110 	add.w	r1, r7, #16
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	683a      	ldr	r2, [r7, #0]
 8008c30:	f7fe fcbc 	bl	80075ac <xQueueGenericSendFromISR>
 8008c34:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3728      	adds	r7, #40	@ 0x28
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}
 8008c40:	20000f98 	.word	0x20000f98

08008c44 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b088      	sub	sp, #32
 8008c48:	af02      	add	r7, sp, #8
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c4e:	4b23      	ldr	r3, [pc, #140]	@ (8008cdc <prvProcessExpiredTimer+0x98>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68db      	ldr	r3, [r3, #12]
 8008c54:	68db      	ldr	r3, [r3, #12]
 8008c56:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	3304      	adds	r3, #4
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7fe fa6f 	bl	8007140 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c68:	f003 0304 	and.w	r3, r3, #4
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d023      	beq.n	8008cb8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008c70:	697b      	ldr	r3, [r7, #20]
 8008c72:	699a      	ldr	r2, [r3, #24]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	18d1      	adds	r1, r2, r3
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	683a      	ldr	r2, [r7, #0]
 8008c7c:	6978      	ldr	r0, [r7, #20]
 8008c7e:	f000 f8d5 	bl	8008e2c <prvInsertTimerInActiveList>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d020      	beq.n	8008cca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008c88:	2300      	movs	r3, #0
 8008c8a:	9300      	str	r3, [sp, #0]
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	2100      	movs	r1, #0
 8008c92:	6978      	ldr	r0, [r7, #20]
 8008c94:	f7ff ff88 	bl	8008ba8 <xTimerGenericCommand>
 8008c98:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d114      	bne.n	8008cca <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca4:	f383 8811 	msr	BASEPRI, r3
 8008ca8:	f3bf 8f6f 	isb	sy
 8008cac:	f3bf 8f4f 	dsb	sy
 8008cb0:	60fb      	str	r3, [r7, #12]
}
 8008cb2:	bf00      	nop
 8008cb4:	bf00      	nop
 8008cb6:	e7fd      	b.n	8008cb4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cbe:	f023 0301 	bic.w	r3, r3, #1
 8008cc2:	b2da      	uxtb	r2, r3
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	6a1b      	ldr	r3, [r3, #32]
 8008cce:	6978      	ldr	r0, [r7, #20]
 8008cd0:	4798      	blx	r3
}
 8008cd2:	bf00      	nop
 8008cd4:	3718      	adds	r7, #24
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop
 8008cdc:	20000f90 	.word	0x20000f90

08008ce0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b084      	sub	sp, #16
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008ce8:	f107 0308 	add.w	r3, r7, #8
 8008cec:	4618      	mov	r0, r3
 8008cee:	f000 f859 	bl	8008da4 <prvGetNextExpireTime>
 8008cf2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f000 f805 	bl	8008d08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008cfe:	f000 f8d7 	bl	8008eb0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d02:	bf00      	nop
 8008d04:	e7f0      	b.n	8008ce8 <prvTimerTask+0x8>
	...

08008d08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008d12:	f7ff f97d 	bl	8008010 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d16:	f107 0308 	add.w	r3, r7, #8
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f000 f866 	bl	8008dec <prvSampleTimeNow>
 8008d20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d130      	bne.n	8008d8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d10a      	bne.n	8008d44 <prvProcessTimerOrBlockTask+0x3c>
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d806      	bhi.n	8008d44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008d36:	f7ff f979 	bl	800802c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008d3a:	68f9      	ldr	r1, [r7, #12]
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f7ff ff81 	bl	8008c44 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008d42:	e024      	b.n	8008d8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d008      	beq.n	8008d5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008d4a:	4b13      	ldr	r3, [pc, #76]	@ (8008d98 <prvProcessTimerOrBlockTask+0x90>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d101      	bne.n	8008d58 <prvProcessTimerOrBlockTask+0x50>
 8008d54:	2301      	movs	r3, #1
 8008d56:	e000      	b.n	8008d5a <prvProcessTimerOrBlockTask+0x52>
 8008d58:	2300      	movs	r3, #0
 8008d5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8008d9c <prvProcessTimerOrBlockTask+0x94>)
 8008d5e:	6818      	ldr	r0, [r3, #0]
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	1ad3      	subs	r3, r2, r3
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	4619      	mov	r1, r3
 8008d6a:	f7fe fed9 	bl	8007b20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008d6e:	f7ff f95d 	bl	800802c <xTaskResumeAll>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d10a      	bne.n	8008d8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008d78:	4b09      	ldr	r3, [pc, #36]	@ (8008da0 <prvProcessTimerOrBlockTask+0x98>)
 8008d7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d7e:	601a      	str	r2, [r3, #0]
 8008d80:	f3bf 8f4f 	dsb	sy
 8008d84:	f3bf 8f6f 	isb	sy
}
 8008d88:	e001      	b.n	8008d8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008d8a:	f7ff f94f 	bl	800802c <xTaskResumeAll>
}
 8008d8e:	bf00      	nop
 8008d90:	3710      	adds	r7, #16
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	20000f94 	.word	0x20000f94
 8008d9c:	20000f98 	.word	0x20000f98
 8008da0:	e000ed04 	.word	0xe000ed04

08008da4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008dac:	4b0e      	ldr	r3, [pc, #56]	@ (8008de8 <prvGetNextExpireTime+0x44>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d101      	bne.n	8008dba <prvGetNextExpireTime+0x16>
 8008db6:	2201      	movs	r2, #1
 8008db8:	e000      	b.n	8008dbc <prvGetNextExpireTime+0x18>
 8008dba:	2200      	movs	r2, #0
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d105      	bne.n	8008dd4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008dc8:	4b07      	ldr	r3, [pc, #28]	@ (8008de8 <prvGetNextExpireTime+0x44>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	68db      	ldr	r3, [r3, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	60fb      	str	r3, [r7, #12]
 8008dd2:	e001      	b.n	8008dd8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3714      	adds	r7, #20
 8008dde:	46bd      	mov	sp, r7
 8008de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop
 8008de8:	20000f90 	.word	0x20000f90

08008dec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b084      	sub	sp, #16
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008df4:	f7ff f9b8 	bl	8008168 <xTaskGetTickCount>
 8008df8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8008e28 <prvSampleTimeNow+0x3c>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	68fa      	ldr	r2, [r7, #12]
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d205      	bcs.n	8008e10 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008e04:	f000 f93a 	bl	800907c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	601a      	str	r2, [r3, #0]
 8008e0e:	e002      	b.n	8008e16 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008e16:	4a04      	ldr	r2, [pc, #16]	@ (8008e28 <prvSampleTimeNow+0x3c>)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3710      	adds	r7, #16
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	20000fa0 	.word	0x20000fa0

08008e2c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b086      	sub	sp, #24
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	68ba      	ldr	r2, [r7, #8]
 8008e42:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008e4a:	68ba      	ldr	r2, [r7, #8]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d812      	bhi.n	8008e78 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	1ad2      	subs	r2, r2, r3
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	699b      	ldr	r3, [r3, #24]
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d302      	bcc.n	8008e66 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008e60:	2301      	movs	r3, #1
 8008e62:	617b      	str	r3, [r7, #20]
 8008e64:	e01b      	b.n	8008e9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008e66:	4b10      	ldr	r3, [pc, #64]	@ (8008ea8 <prvInsertTimerInActiveList+0x7c>)
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	3304      	adds	r3, #4
 8008e6e:	4619      	mov	r1, r3
 8008e70:	4610      	mov	r0, r2
 8008e72:	f7fe f92c 	bl	80070ce <vListInsert>
 8008e76:	e012      	b.n	8008e9e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d206      	bcs.n	8008e8e <prvInsertTimerInActiveList+0x62>
 8008e80:	68ba      	ldr	r2, [r7, #8]
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d302      	bcc.n	8008e8e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008e88:	2301      	movs	r3, #1
 8008e8a:	617b      	str	r3, [r7, #20]
 8008e8c:	e007      	b.n	8008e9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e8e:	4b07      	ldr	r3, [pc, #28]	@ (8008eac <prvInsertTimerInActiveList+0x80>)
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	3304      	adds	r3, #4
 8008e96:	4619      	mov	r1, r3
 8008e98:	4610      	mov	r0, r2
 8008e9a:	f7fe f918 	bl	80070ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008e9e:	697b      	ldr	r3, [r7, #20]
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3718      	adds	r7, #24
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	20000f94 	.word	0x20000f94
 8008eac:	20000f90 	.word	0x20000f90

08008eb0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b08e      	sub	sp, #56	@ 0x38
 8008eb4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008eb6:	e0ce      	b.n	8009056 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	da19      	bge.n	8008ef2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008ebe:	1d3b      	adds	r3, r7, #4
 8008ec0:	3304      	adds	r3, #4
 8008ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10b      	bne.n	8008ee2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ece:	f383 8811 	msr	BASEPRI, r3
 8008ed2:	f3bf 8f6f 	isb	sy
 8008ed6:	f3bf 8f4f 	dsb	sy
 8008eda:	61fb      	str	r3, [r7, #28]
}
 8008edc:	bf00      	nop
 8008ede:	bf00      	nop
 8008ee0:	e7fd      	b.n	8008ede <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ee8:	6850      	ldr	r0, [r2, #4]
 8008eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008eec:	6892      	ldr	r2, [r2, #8]
 8008eee:	4611      	mov	r1, r2
 8008ef0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	f2c0 80ae 	blt.w	8009056 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f00:	695b      	ldr	r3, [r3, #20]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d004      	beq.n	8008f10 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f08:	3304      	adds	r3, #4
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7fe f918 	bl	8007140 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f10:	463b      	mov	r3, r7
 8008f12:	4618      	mov	r0, r3
 8008f14:	f7ff ff6a 	bl	8008dec <prvSampleTimeNow>
 8008f18:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2b09      	cmp	r3, #9
 8008f1e:	f200 8097 	bhi.w	8009050 <prvProcessReceivedCommands+0x1a0>
 8008f22:	a201      	add	r2, pc, #4	@ (adr r2, 8008f28 <prvProcessReceivedCommands+0x78>)
 8008f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f28:	08008f51 	.word	0x08008f51
 8008f2c:	08008f51 	.word	0x08008f51
 8008f30:	08008f51 	.word	0x08008f51
 8008f34:	08008fc7 	.word	0x08008fc7
 8008f38:	08008fdb 	.word	0x08008fdb
 8008f3c:	08009027 	.word	0x08009027
 8008f40:	08008f51 	.word	0x08008f51
 8008f44:	08008f51 	.word	0x08008f51
 8008f48:	08008fc7 	.word	0x08008fc7
 8008f4c:	08008fdb 	.word	0x08008fdb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f56:	f043 0301 	orr.w	r3, r3, #1
 8008f5a:	b2da      	uxtb	r2, r3
 8008f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008f62:	68ba      	ldr	r2, [r7, #8]
 8008f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f66:	699b      	ldr	r3, [r3, #24]
 8008f68:	18d1      	adds	r1, r2, r3
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f70:	f7ff ff5c 	bl	8008e2c <prvInsertTimerInActiveList>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d06c      	beq.n	8009054 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f88:	f003 0304 	and.w	r3, r3, #4
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d061      	beq.n	8009054 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008f90:	68ba      	ldr	r2, [r7, #8]
 8008f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f94:	699b      	ldr	r3, [r3, #24]
 8008f96:	441a      	add	r2, r3
 8008f98:	2300      	movs	r3, #0
 8008f9a:	9300      	str	r3, [sp, #0]
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	2100      	movs	r1, #0
 8008fa0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fa2:	f7ff fe01 	bl	8008ba8 <xTimerGenericCommand>
 8008fa6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008fa8:	6a3b      	ldr	r3, [r7, #32]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d152      	bne.n	8009054 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb2:	f383 8811 	msr	BASEPRI, r3
 8008fb6:	f3bf 8f6f 	isb	sy
 8008fba:	f3bf 8f4f 	dsb	sy
 8008fbe:	61bb      	str	r3, [r7, #24]
}
 8008fc0:	bf00      	nop
 8008fc2:	bf00      	nop
 8008fc4:	e7fd      	b.n	8008fc2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fcc:	f023 0301 	bic.w	r3, r3, #1
 8008fd0:	b2da      	uxtb	r2, r3
 8008fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008fd8:	e03d      	b.n	8009056 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fe0:	f043 0301 	orr.w	r3, r3, #1
 8008fe4:	b2da      	uxtb	r2, r3
 8008fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff4:	699b      	ldr	r3, [r3, #24]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d10b      	bne.n	8009012 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ffe:	f383 8811 	msr	BASEPRI, r3
 8009002:	f3bf 8f6f 	isb	sy
 8009006:	f3bf 8f4f 	dsb	sy
 800900a:	617b      	str	r3, [r7, #20]
}
 800900c:	bf00      	nop
 800900e:	bf00      	nop
 8009010:	e7fd      	b.n	800900e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009014:	699a      	ldr	r2, [r3, #24]
 8009016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009018:	18d1      	adds	r1, r2, r3
 800901a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800901c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800901e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009020:	f7ff ff04 	bl	8008e2c <prvInsertTimerInActiveList>
					break;
 8009024:	e017      	b.n	8009056 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009028:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800902c:	f003 0302 	and.w	r3, r3, #2
 8009030:	2b00      	cmp	r3, #0
 8009032:	d103      	bne.n	800903c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009034:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009036:	f000 fc07 	bl	8009848 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800903a:	e00c      	b.n	8009056 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800903c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800903e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009042:	f023 0301 	bic.w	r3, r3, #1
 8009046:	b2da      	uxtb	r2, r3
 8009048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800904a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800904e:	e002      	b.n	8009056 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009050:	bf00      	nop
 8009052:	e000      	b.n	8009056 <prvProcessReceivedCommands+0x1a6>
					break;
 8009054:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009056:	4b08      	ldr	r3, [pc, #32]	@ (8009078 <prvProcessReceivedCommands+0x1c8>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	1d39      	adds	r1, r7, #4
 800905c:	2200      	movs	r2, #0
 800905e:	4618      	mov	r0, r3
 8009060:	f7fe fb42 	bl	80076e8 <xQueueReceive>
 8009064:	4603      	mov	r3, r0
 8009066:	2b00      	cmp	r3, #0
 8009068:	f47f af26 	bne.w	8008eb8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800906c:	bf00      	nop
 800906e:	bf00      	nop
 8009070:	3730      	adds	r7, #48	@ 0x30
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop
 8009078:	20000f98 	.word	0x20000f98

0800907c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b088      	sub	sp, #32
 8009080:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009082:	e049      	b.n	8009118 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009084:	4b2e      	ldr	r3, [pc, #184]	@ (8009140 <prvSwitchTimerLists+0xc4>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	68db      	ldr	r3, [r3, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800908e:	4b2c      	ldr	r3, [pc, #176]	@ (8009140 <prvSwitchTimerLists+0xc4>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	3304      	adds	r3, #4
 800909c:	4618      	mov	r0, r3
 800909e:	f7fe f84f 	bl	8007140 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6a1b      	ldr	r3, [r3, #32]
 80090a6:	68f8      	ldr	r0, [r7, #12]
 80090a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090b0:	f003 0304 	and.w	r3, r3, #4
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d02f      	beq.n	8009118 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	693a      	ldr	r2, [r7, #16]
 80090be:	4413      	add	r3, r2
 80090c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d90e      	bls.n	80090e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	68ba      	ldr	r2, [r7, #8]
 80090ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80090d6:	4b1a      	ldr	r3, [pc, #104]	@ (8009140 <prvSwitchTimerLists+0xc4>)
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	3304      	adds	r3, #4
 80090de:	4619      	mov	r1, r3
 80090e0:	4610      	mov	r0, r2
 80090e2:	f7fd fff4 	bl	80070ce <vListInsert>
 80090e6:	e017      	b.n	8009118 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80090e8:	2300      	movs	r3, #0
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	2300      	movs	r3, #0
 80090ee:	693a      	ldr	r2, [r7, #16]
 80090f0:	2100      	movs	r1, #0
 80090f2:	68f8      	ldr	r0, [r7, #12]
 80090f4:	f7ff fd58 	bl	8008ba8 <xTimerGenericCommand>
 80090f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d10b      	bne.n	8009118 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009104:	f383 8811 	msr	BASEPRI, r3
 8009108:	f3bf 8f6f 	isb	sy
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	603b      	str	r3, [r7, #0]
}
 8009112:	bf00      	nop
 8009114:	bf00      	nop
 8009116:	e7fd      	b.n	8009114 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009118:	4b09      	ldr	r3, [pc, #36]	@ (8009140 <prvSwitchTimerLists+0xc4>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d1b0      	bne.n	8009084 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009122:	4b07      	ldr	r3, [pc, #28]	@ (8009140 <prvSwitchTimerLists+0xc4>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009128:	4b06      	ldr	r3, [pc, #24]	@ (8009144 <prvSwitchTimerLists+0xc8>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a04      	ldr	r2, [pc, #16]	@ (8009140 <prvSwitchTimerLists+0xc4>)
 800912e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009130:	4a04      	ldr	r2, [pc, #16]	@ (8009144 <prvSwitchTimerLists+0xc8>)
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	6013      	str	r3, [r2, #0]
}
 8009136:	bf00      	nop
 8009138:	3718      	adds	r7, #24
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	20000f90 	.word	0x20000f90
 8009144:	20000f94 	.word	0x20000f94

08009148 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800914e:	f000 f98b 	bl	8009468 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009152:	4b15      	ldr	r3, [pc, #84]	@ (80091a8 <prvCheckForValidListAndQueue+0x60>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d120      	bne.n	800919c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800915a:	4814      	ldr	r0, [pc, #80]	@ (80091ac <prvCheckForValidListAndQueue+0x64>)
 800915c:	f7fd ff66 	bl	800702c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009160:	4813      	ldr	r0, [pc, #76]	@ (80091b0 <prvCheckForValidListAndQueue+0x68>)
 8009162:	f7fd ff63 	bl	800702c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009166:	4b13      	ldr	r3, [pc, #76]	@ (80091b4 <prvCheckForValidListAndQueue+0x6c>)
 8009168:	4a10      	ldr	r2, [pc, #64]	@ (80091ac <prvCheckForValidListAndQueue+0x64>)
 800916a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800916c:	4b12      	ldr	r3, [pc, #72]	@ (80091b8 <prvCheckForValidListAndQueue+0x70>)
 800916e:	4a10      	ldr	r2, [pc, #64]	@ (80091b0 <prvCheckForValidListAndQueue+0x68>)
 8009170:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009172:	2300      	movs	r3, #0
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	4b11      	ldr	r3, [pc, #68]	@ (80091bc <prvCheckForValidListAndQueue+0x74>)
 8009178:	4a11      	ldr	r2, [pc, #68]	@ (80091c0 <prvCheckForValidListAndQueue+0x78>)
 800917a:	2110      	movs	r1, #16
 800917c:	200a      	movs	r0, #10
 800917e:	f7fe f873 	bl	8007268 <xQueueGenericCreateStatic>
 8009182:	4603      	mov	r3, r0
 8009184:	4a08      	ldr	r2, [pc, #32]	@ (80091a8 <prvCheckForValidListAndQueue+0x60>)
 8009186:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009188:	4b07      	ldr	r3, [pc, #28]	@ (80091a8 <prvCheckForValidListAndQueue+0x60>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d005      	beq.n	800919c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009190:	4b05      	ldr	r3, [pc, #20]	@ (80091a8 <prvCheckForValidListAndQueue+0x60>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	490b      	ldr	r1, [pc, #44]	@ (80091c4 <prvCheckForValidListAndQueue+0x7c>)
 8009196:	4618      	mov	r0, r3
 8009198:	f7fe fc98 	bl	8007acc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800919c:	f000 f996 	bl	80094cc <vPortExitCritical>
}
 80091a0:	bf00      	nop
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	20000f98 	.word	0x20000f98
 80091ac:	20000f68 	.word	0x20000f68
 80091b0:	20000f7c 	.word	0x20000f7c
 80091b4:	20000f90 	.word	0x20000f90
 80091b8:	20000f94 	.word	0x20000f94
 80091bc:	20001044 	.word	0x20001044
 80091c0:	20000fa4 	.word	0x20000fa4
 80091c4:	0800afc8 	.word	0x0800afc8

080091c8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b08a      	sub	sp, #40	@ 0x28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	60f8      	str	r0, [r7, #12]
 80091d0:	60b9      	str	r1, [r7, #8]
 80091d2:	607a      	str	r2, [r7, #4]
 80091d4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80091d6:	f06f 0301 	mvn.w	r3, #1
 80091da:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80091e8:	4b06      	ldr	r3, [pc, #24]	@ (8009204 <xTimerPendFunctionCallFromISR+0x3c>)
 80091ea:	6818      	ldr	r0, [r3, #0]
 80091ec:	f107 0114 	add.w	r1, r7, #20
 80091f0:	2300      	movs	r3, #0
 80091f2:	683a      	ldr	r2, [r7, #0]
 80091f4:	f7fe f9da 	bl	80075ac <xQueueGenericSendFromISR>
 80091f8:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80091fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3728      	adds	r7, #40	@ 0x28
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	20000f98 	.word	0x20000f98

08009208 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009208:	b480      	push	{r7}
 800920a:	b085      	sub	sp, #20
 800920c:	af00      	add	r7, sp, #0
 800920e:	60f8      	str	r0, [r7, #12]
 8009210:	60b9      	str	r1, [r7, #8]
 8009212:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	3b04      	subs	r3, #4
 8009218:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009220:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	3b04      	subs	r3, #4
 8009226:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	f023 0201 	bic.w	r2, r3, #1
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	3b04      	subs	r3, #4
 8009236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009238:	4a0c      	ldr	r2, [pc, #48]	@ (800926c <pxPortInitialiseStack+0x64>)
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	3b14      	subs	r3, #20
 8009242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009244:	687a      	ldr	r2, [r7, #4]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	3b04      	subs	r3, #4
 800924e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f06f 0202 	mvn.w	r2, #2
 8009256:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	3b20      	subs	r3, #32
 800925c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800925e:	68fb      	ldr	r3, [r7, #12]
}
 8009260:	4618      	mov	r0, r3
 8009262:	3714      	adds	r7, #20
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr
 800926c:	08009271 	.word	0x08009271

08009270 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009270:	b480      	push	{r7}
 8009272:	b085      	sub	sp, #20
 8009274:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009276:	2300      	movs	r3, #0
 8009278:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800927a:	4b13      	ldr	r3, [pc, #76]	@ (80092c8 <prvTaskExitError+0x58>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009282:	d00b      	beq.n	800929c <prvTaskExitError+0x2c>
	__asm volatile
 8009284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009288:	f383 8811 	msr	BASEPRI, r3
 800928c:	f3bf 8f6f 	isb	sy
 8009290:	f3bf 8f4f 	dsb	sy
 8009294:	60fb      	str	r3, [r7, #12]
}
 8009296:	bf00      	nop
 8009298:	bf00      	nop
 800929a:	e7fd      	b.n	8009298 <prvTaskExitError+0x28>
	__asm volatile
 800929c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a0:	f383 8811 	msr	BASEPRI, r3
 80092a4:	f3bf 8f6f 	isb	sy
 80092a8:	f3bf 8f4f 	dsb	sy
 80092ac:	60bb      	str	r3, [r7, #8]
}
 80092ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80092b0:	bf00      	nop
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d0fc      	beq.n	80092b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80092b8:	bf00      	nop
 80092ba:	bf00      	nop
 80092bc:	3714      	adds	r7, #20
 80092be:	46bd      	mov	sp, r7
 80092c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c4:	4770      	bx	lr
 80092c6:	bf00      	nop
 80092c8:	20000014 	.word	0x20000014
 80092cc:	00000000 	.word	0x00000000

080092d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80092d0:	4b07      	ldr	r3, [pc, #28]	@ (80092f0 <pxCurrentTCBConst2>)
 80092d2:	6819      	ldr	r1, [r3, #0]
 80092d4:	6808      	ldr	r0, [r1, #0]
 80092d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092da:	f380 8809 	msr	PSP, r0
 80092de:	f3bf 8f6f 	isb	sy
 80092e2:	f04f 0000 	mov.w	r0, #0
 80092e6:	f380 8811 	msr	BASEPRI, r0
 80092ea:	4770      	bx	lr
 80092ec:	f3af 8000 	nop.w

080092f0 <pxCurrentTCBConst2>:
 80092f0:	20000a68 	.word	0x20000a68
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80092f4:	bf00      	nop
 80092f6:	bf00      	nop

080092f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80092f8:	4808      	ldr	r0, [pc, #32]	@ (800931c <prvPortStartFirstTask+0x24>)
 80092fa:	6800      	ldr	r0, [r0, #0]
 80092fc:	6800      	ldr	r0, [r0, #0]
 80092fe:	f380 8808 	msr	MSP, r0
 8009302:	f04f 0000 	mov.w	r0, #0
 8009306:	f380 8814 	msr	CONTROL, r0
 800930a:	b662      	cpsie	i
 800930c:	b661      	cpsie	f
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	f3bf 8f6f 	isb	sy
 8009316:	df00      	svc	0
 8009318:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800931a:	bf00      	nop
 800931c:	e000ed08 	.word	0xe000ed08

08009320 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b086      	sub	sp, #24
 8009324:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009326:	4b47      	ldr	r3, [pc, #284]	@ (8009444 <xPortStartScheduler+0x124>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a47      	ldr	r2, [pc, #284]	@ (8009448 <xPortStartScheduler+0x128>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d10b      	bne.n	8009348 <xPortStartScheduler+0x28>
	__asm volatile
 8009330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009334:	f383 8811 	msr	BASEPRI, r3
 8009338:	f3bf 8f6f 	isb	sy
 800933c:	f3bf 8f4f 	dsb	sy
 8009340:	60fb      	str	r3, [r7, #12]
}
 8009342:	bf00      	nop
 8009344:	bf00      	nop
 8009346:	e7fd      	b.n	8009344 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009348:	4b3e      	ldr	r3, [pc, #248]	@ (8009444 <xPortStartScheduler+0x124>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a3f      	ldr	r2, [pc, #252]	@ (800944c <xPortStartScheduler+0x12c>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d10b      	bne.n	800936a <xPortStartScheduler+0x4a>
	__asm volatile
 8009352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009356:	f383 8811 	msr	BASEPRI, r3
 800935a:	f3bf 8f6f 	isb	sy
 800935e:	f3bf 8f4f 	dsb	sy
 8009362:	613b      	str	r3, [r7, #16]
}
 8009364:	bf00      	nop
 8009366:	bf00      	nop
 8009368:	e7fd      	b.n	8009366 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800936a:	4b39      	ldr	r3, [pc, #228]	@ (8009450 <xPortStartScheduler+0x130>)
 800936c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	b2db      	uxtb	r3, r3
 8009374:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	22ff      	movs	r2, #255	@ 0xff
 800937a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	781b      	ldrb	r3, [r3, #0]
 8009380:	b2db      	uxtb	r3, r3
 8009382:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009384:	78fb      	ldrb	r3, [r7, #3]
 8009386:	b2db      	uxtb	r3, r3
 8009388:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800938c:	b2da      	uxtb	r2, r3
 800938e:	4b31      	ldr	r3, [pc, #196]	@ (8009454 <xPortStartScheduler+0x134>)
 8009390:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009392:	4b31      	ldr	r3, [pc, #196]	@ (8009458 <xPortStartScheduler+0x138>)
 8009394:	2207      	movs	r2, #7
 8009396:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009398:	e009      	b.n	80093ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800939a:	4b2f      	ldr	r3, [pc, #188]	@ (8009458 <xPortStartScheduler+0x138>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	3b01      	subs	r3, #1
 80093a0:	4a2d      	ldr	r2, [pc, #180]	@ (8009458 <xPortStartScheduler+0x138>)
 80093a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80093a4:	78fb      	ldrb	r3, [r7, #3]
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	005b      	lsls	r3, r3, #1
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80093ae:	78fb      	ldrb	r3, [r7, #3]
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093b6:	2b80      	cmp	r3, #128	@ 0x80
 80093b8:	d0ef      	beq.n	800939a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80093ba:	4b27      	ldr	r3, [pc, #156]	@ (8009458 <xPortStartScheduler+0x138>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f1c3 0307 	rsb	r3, r3, #7
 80093c2:	2b04      	cmp	r3, #4
 80093c4:	d00b      	beq.n	80093de <xPortStartScheduler+0xbe>
	__asm volatile
 80093c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ca:	f383 8811 	msr	BASEPRI, r3
 80093ce:	f3bf 8f6f 	isb	sy
 80093d2:	f3bf 8f4f 	dsb	sy
 80093d6:	60bb      	str	r3, [r7, #8]
}
 80093d8:	bf00      	nop
 80093da:	bf00      	nop
 80093dc:	e7fd      	b.n	80093da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80093de:	4b1e      	ldr	r3, [pc, #120]	@ (8009458 <xPortStartScheduler+0x138>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	021b      	lsls	r3, r3, #8
 80093e4:	4a1c      	ldr	r2, [pc, #112]	@ (8009458 <xPortStartScheduler+0x138>)
 80093e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80093e8:	4b1b      	ldr	r3, [pc, #108]	@ (8009458 <xPortStartScheduler+0x138>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80093f0:	4a19      	ldr	r2, [pc, #100]	@ (8009458 <xPortStartScheduler+0x138>)
 80093f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	b2da      	uxtb	r2, r3
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80093fc:	4b17      	ldr	r3, [pc, #92]	@ (800945c <xPortStartScheduler+0x13c>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a16      	ldr	r2, [pc, #88]	@ (800945c <xPortStartScheduler+0x13c>)
 8009402:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009406:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009408:	4b14      	ldr	r3, [pc, #80]	@ (800945c <xPortStartScheduler+0x13c>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a13      	ldr	r2, [pc, #76]	@ (800945c <xPortStartScheduler+0x13c>)
 800940e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009412:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009414:	f000 f8da 	bl	80095cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009418:	4b11      	ldr	r3, [pc, #68]	@ (8009460 <xPortStartScheduler+0x140>)
 800941a:	2200      	movs	r2, #0
 800941c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800941e:	f000 f8f9 	bl	8009614 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009422:	4b10      	ldr	r3, [pc, #64]	@ (8009464 <xPortStartScheduler+0x144>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a0f      	ldr	r2, [pc, #60]	@ (8009464 <xPortStartScheduler+0x144>)
 8009428:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800942c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800942e:	f7ff ff63 	bl	80092f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009432:	f7fe ff63 	bl	80082fc <vTaskSwitchContext>
	prvTaskExitError();
 8009436:	f7ff ff1b 	bl	8009270 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	3718      	adds	r7, #24
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}
 8009444:	e000ed00 	.word	0xe000ed00
 8009448:	410fc271 	.word	0x410fc271
 800944c:	410fc270 	.word	0x410fc270
 8009450:	e000e400 	.word	0xe000e400
 8009454:	20001094 	.word	0x20001094
 8009458:	20001098 	.word	0x20001098
 800945c:	e000ed20 	.word	0xe000ed20
 8009460:	20000014 	.word	0x20000014
 8009464:	e000ef34 	.word	0xe000ef34

08009468 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009468:	b480      	push	{r7}
 800946a:	b083      	sub	sp, #12
 800946c:	af00      	add	r7, sp, #0
	__asm volatile
 800946e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009472:	f383 8811 	msr	BASEPRI, r3
 8009476:	f3bf 8f6f 	isb	sy
 800947a:	f3bf 8f4f 	dsb	sy
 800947e:	607b      	str	r3, [r7, #4]
}
 8009480:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009482:	4b10      	ldr	r3, [pc, #64]	@ (80094c4 <vPortEnterCritical+0x5c>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	3301      	adds	r3, #1
 8009488:	4a0e      	ldr	r2, [pc, #56]	@ (80094c4 <vPortEnterCritical+0x5c>)
 800948a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800948c:	4b0d      	ldr	r3, [pc, #52]	@ (80094c4 <vPortEnterCritical+0x5c>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	2b01      	cmp	r3, #1
 8009492:	d110      	bne.n	80094b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009494:	4b0c      	ldr	r3, [pc, #48]	@ (80094c8 <vPortEnterCritical+0x60>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	b2db      	uxtb	r3, r3
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00b      	beq.n	80094b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800949e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a2:	f383 8811 	msr	BASEPRI, r3
 80094a6:	f3bf 8f6f 	isb	sy
 80094aa:	f3bf 8f4f 	dsb	sy
 80094ae:	603b      	str	r3, [r7, #0]
}
 80094b0:	bf00      	nop
 80094b2:	bf00      	nop
 80094b4:	e7fd      	b.n	80094b2 <vPortEnterCritical+0x4a>
	}
}
 80094b6:	bf00      	nop
 80094b8:	370c      	adds	r7, #12
 80094ba:	46bd      	mov	sp, r7
 80094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c0:	4770      	bx	lr
 80094c2:	bf00      	nop
 80094c4:	20000014 	.word	0x20000014
 80094c8:	e000ed04 	.word	0xe000ed04

080094cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80094cc:	b480      	push	{r7}
 80094ce:	b083      	sub	sp, #12
 80094d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80094d2:	4b12      	ldr	r3, [pc, #72]	@ (800951c <vPortExitCritical+0x50>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d10b      	bne.n	80094f2 <vPortExitCritical+0x26>
	__asm volatile
 80094da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094de:	f383 8811 	msr	BASEPRI, r3
 80094e2:	f3bf 8f6f 	isb	sy
 80094e6:	f3bf 8f4f 	dsb	sy
 80094ea:	607b      	str	r3, [r7, #4]
}
 80094ec:	bf00      	nop
 80094ee:	bf00      	nop
 80094f0:	e7fd      	b.n	80094ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80094f2:	4b0a      	ldr	r3, [pc, #40]	@ (800951c <vPortExitCritical+0x50>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	3b01      	subs	r3, #1
 80094f8:	4a08      	ldr	r2, [pc, #32]	@ (800951c <vPortExitCritical+0x50>)
 80094fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80094fc:	4b07      	ldr	r3, [pc, #28]	@ (800951c <vPortExitCritical+0x50>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d105      	bne.n	8009510 <vPortExitCritical+0x44>
 8009504:	2300      	movs	r3, #0
 8009506:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	f383 8811 	msr	BASEPRI, r3
}
 800950e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009510:	bf00      	nop
 8009512:	370c      	adds	r7, #12
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr
 800951c:	20000014 	.word	0x20000014

08009520 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009520:	f3ef 8009 	mrs	r0, PSP
 8009524:	f3bf 8f6f 	isb	sy
 8009528:	4b15      	ldr	r3, [pc, #84]	@ (8009580 <pxCurrentTCBConst>)
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	f01e 0f10 	tst.w	lr, #16
 8009530:	bf08      	it	eq
 8009532:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009536:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800953a:	6010      	str	r0, [r2, #0]
 800953c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009540:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009544:	f380 8811 	msr	BASEPRI, r0
 8009548:	f3bf 8f4f 	dsb	sy
 800954c:	f3bf 8f6f 	isb	sy
 8009550:	f7fe fed4 	bl	80082fc <vTaskSwitchContext>
 8009554:	f04f 0000 	mov.w	r0, #0
 8009558:	f380 8811 	msr	BASEPRI, r0
 800955c:	bc09      	pop	{r0, r3}
 800955e:	6819      	ldr	r1, [r3, #0]
 8009560:	6808      	ldr	r0, [r1, #0]
 8009562:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009566:	f01e 0f10 	tst.w	lr, #16
 800956a:	bf08      	it	eq
 800956c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009570:	f380 8809 	msr	PSP, r0
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	f3af 8000 	nop.w

08009580 <pxCurrentTCBConst>:
 8009580:	20000a68 	.word	0x20000a68
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009584:	bf00      	nop
 8009586:	bf00      	nop

08009588 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b082      	sub	sp, #8
 800958c:	af00      	add	r7, sp, #0
	__asm volatile
 800958e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009592:	f383 8811 	msr	BASEPRI, r3
 8009596:	f3bf 8f6f 	isb	sy
 800959a:	f3bf 8f4f 	dsb	sy
 800959e:	607b      	str	r3, [r7, #4]
}
 80095a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80095a2:	f7fe fdf1 	bl	8008188 <xTaskIncrementTick>
 80095a6:	4603      	mov	r3, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d003      	beq.n	80095b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80095ac:	4b06      	ldr	r3, [pc, #24]	@ (80095c8 <xPortSysTickHandler+0x40>)
 80095ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095b2:	601a      	str	r2, [r3, #0]
 80095b4:	2300      	movs	r3, #0
 80095b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	f383 8811 	msr	BASEPRI, r3
}
 80095be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80095c0:	bf00      	nop
 80095c2:	3708      	adds	r7, #8
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	e000ed04 	.word	0xe000ed04

080095cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80095cc:	b480      	push	{r7}
 80095ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80095d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009600 <vPortSetupTimerInterrupt+0x34>)
 80095d2:	2200      	movs	r2, #0
 80095d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80095d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009604 <vPortSetupTimerInterrupt+0x38>)
 80095d8:	2200      	movs	r2, #0
 80095da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80095dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009608 <vPortSetupTimerInterrupt+0x3c>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a0a      	ldr	r2, [pc, #40]	@ (800960c <vPortSetupTimerInterrupt+0x40>)
 80095e2:	fba2 2303 	umull	r2, r3, r2, r3
 80095e6:	099b      	lsrs	r3, r3, #6
 80095e8:	4a09      	ldr	r2, [pc, #36]	@ (8009610 <vPortSetupTimerInterrupt+0x44>)
 80095ea:	3b01      	subs	r3, #1
 80095ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80095ee:	4b04      	ldr	r3, [pc, #16]	@ (8009600 <vPortSetupTimerInterrupt+0x34>)
 80095f0:	2207      	movs	r2, #7
 80095f2:	601a      	str	r2, [r3, #0]
}
 80095f4:	bf00      	nop
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr
 80095fe:	bf00      	nop
 8009600:	e000e010 	.word	0xe000e010
 8009604:	e000e018 	.word	0xe000e018
 8009608:	20000008 	.word	0x20000008
 800960c:	10624dd3 	.word	0x10624dd3
 8009610:	e000e014 	.word	0xe000e014

08009614 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009614:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009624 <vPortEnableVFP+0x10>
 8009618:	6801      	ldr	r1, [r0, #0]
 800961a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800961e:	6001      	str	r1, [r0, #0]
 8009620:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009622:	bf00      	nop
 8009624:	e000ed88 	.word	0xe000ed88

08009628 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009628:	b480      	push	{r7}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800962e:	f3ef 8305 	mrs	r3, IPSR
 8009632:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2b0f      	cmp	r3, #15
 8009638:	d915      	bls.n	8009666 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800963a:	4a18      	ldr	r2, [pc, #96]	@ (800969c <vPortValidateInterruptPriority+0x74>)
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	4413      	add	r3, r2
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009644:	4b16      	ldr	r3, [pc, #88]	@ (80096a0 <vPortValidateInterruptPriority+0x78>)
 8009646:	781b      	ldrb	r3, [r3, #0]
 8009648:	7afa      	ldrb	r2, [r7, #11]
 800964a:	429a      	cmp	r2, r3
 800964c:	d20b      	bcs.n	8009666 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800964e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009652:	f383 8811 	msr	BASEPRI, r3
 8009656:	f3bf 8f6f 	isb	sy
 800965a:	f3bf 8f4f 	dsb	sy
 800965e:	607b      	str	r3, [r7, #4]
}
 8009660:	bf00      	nop
 8009662:	bf00      	nop
 8009664:	e7fd      	b.n	8009662 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009666:	4b0f      	ldr	r3, [pc, #60]	@ (80096a4 <vPortValidateInterruptPriority+0x7c>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800966e:	4b0e      	ldr	r3, [pc, #56]	@ (80096a8 <vPortValidateInterruptPriority+0x80>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	429a      	cmp	r2, r3
 8009674:	d90b      	bls.n	800968e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800967a:	f383 8811 	msr	BASEPRI, r3
 800967e:	f3bf 8f6f 	isb	sy
 8009682:	f3bf 8f4f 	dsb	sy
 8009686:	603b      	str	r3, [r7, #0]
}
 8009688:	bf00      	nop
 800968a:	bf00      	nop
 800968c:	e7fd      	b.n	800968a <vPortValidateInterruptPriority+0x62>
	}
 800968e:	bf00      	nop
 8009690:	3714      	adds	r7, #20
 8009692:	46bd      	mov	sp, r7
 8009694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop
 800969c:	e000e3f0 	.word	0xe000e3f0
 80096a0:	20001094 	.word	0x20001094
 80096a4:	e000ed0c 	.word	0xe000ed0c
 80096a8:	20001098 	.word	0x20001098

080096ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b08a      	sub	sp, #40	@ 0x28
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80096b4:	2300      	movs	r3, #0
 80096b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80096b8:	f7fe fcaa 	bl	8008010 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80096bc:	4b5c      	ldr	r3, [pc, #368]	@ (8009830 <pvPortMalloc+0x184>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d101      	bne.n	80096c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80096c4:	f000 f924 	bl	8009910 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80096c8:	4b5a      	ldr	r3, [pc, #360]	@ (8009834 <pvPortMalloc+0x188>)
 80096ca:	681a      	ldr	r2, [r3, #0]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	4013      	ands	r3, r2
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f040 8095 	bne.w	8009800 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d01e      	beq.n	800971a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80096dc:	2208      	movs	r2, #8
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4413      	add	r3, r2
 80096e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f003 0307 	and.w	r3, r3, #7
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d015      	beq.n	800971a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f023 0307 	bic.w	r3, r3, #7
 80096f4:	3308      	adds	r3, #8
 80096f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f003 0307 	and.w	r3, r3, #7
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d00b      	beq.n	800971a <pvPortMalloc+0x6e>
	__asm volatile
 8009702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	617b      	str	r3, [r7, #20]
}
 8009714:	bf00      	nop
 8009716:	bf00      	nop
 8009718:	e7fd      	b.n	8009716 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d06f      	beq.n	8009800 <pvPortMalloc+0x154>
 8009720:	4b45      	ldr	r3, [pc, #276]	@ (8009838 <pvPortMalloc+0x18c>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	687a      	ldr	r2, [r7, #4]
 8009726:	429a      	cmp	r2, r3
 8009728:	d86a      	bhi.n	8009800 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800972a:	4b44      	ldr	r3, [pc, #272]	@ (800983c <pvPortMalloc+0x190>)
 800972c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800972e:	4b43      	ldr	r3, [pc, #268]	@ (800983c <pvPortMalloc+0x190>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009734:	e004      	b.n	8009740 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009738:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800973a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	429a      	cmp	r2, r3
 8009748:	d903      	bls.n	8009752 <pvPortMalloc+0xa6>
 800974a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1f1      	bne.n	8009736 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009752:	4b37      	ldr	r3, [pc, #220]	@ (8009830 <pvPortMalloc+0x184>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009758:	429a      	cmp	r2, r3
 800975a:	d051      	beq.n	8009800 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800975c:	6a3b      	ldr	r3, [r7, #32]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	2208      	movs	r2, #8
 8009762:	4413      	add	r3, r2
 8009764:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	6a3b      	ldr	r3, [r7, #32]
 800976c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800976e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009770:	685a      	ldr	r2, [r3, #4]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	1ad2      	subs	r2, r2, r3
 8009776:	2308      	movs	r3, #8
 8009778:	005b      	lsls	r3, r3, #1
 800977a:	429a      	cmp	r2, r3
 800977c:	d920      	bls.n	80097c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800977e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	4413      	add	r3, r2
 8009784:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009786:	69bb      	ldr	r3, [r7, #24]
 8009788:	f003 0307 	and.w	r3, r3, #7
 800978c:	2b00      	cmp	r3, #0
 800978e:	d00b      	beq.n	80097a8 <pvPortMalloc+0xfc>
	__asm volatile
 8009790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009794:	f383 8811 	msr	BASEPRI, r3
 8009798:	f3bf 8f6f 	isb	sy
 800979c:	f3bf 8f4f 	dsb	sy
 80097a0:	613b      	str	r3, [r7, #16]
}
 80097a2:	bf00      	nop
 80097a4:	bf00      	nop
 80097a6:	e7fd      	b.n	80097a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80097a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097aa:	685a      	ldr	r2, [r3, #4]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	1ad2      	subs	r2, r2, r3
 80097b0:	69bb      	ldr	r3, [r7, #24]
 80097b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80097b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80097ba:	69b8      	ldr	r0, [r7, #24]
 80097bc:	f000 f90a 	bl	80099d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80097c0:	4b1d      	ldr	r3, [pc, #116]	@ (8009838 <pvPortMalloc+0x18c>)
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	1ad3      	subs	r3, r2, r3
 80097ca:	4a1b      	ldr	r2, [pc, #108]	@ (8009838 <pvPortMalloc+0x18c>)
 80097cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80097ce:	4b1a      	ldr	r3, [pc, #104]	@ (8009838 <pvPortMalloc+0x18c>)
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	4b1b      	ldr	r3, [pc, #108]	@ (8009840 <pvPortMalloc+0x194>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d203      	bcs.n	80097e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80097da:	4b17      	ldr	r3, [pc, #92]	@ (8009838 <pvPortMalloc+0x18c>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a18      	ldr	r2, [pc, #96]	@ (8009840 <pvPortMalloc+0x194>)
 80097e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80097e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e4:	685a      	ldr	r2, [r3, #4]
 80097e6:	4b13      	ldr	r3, [pc, #76]	@ (8009834 <pvPortMalloc+0x188>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	431a      	orrs	r2, r3
 80097ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80097f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f2:	2200      	movs	r2, #0
 80097f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80097f6:	4b13      	ldr	r3, [pc, #76]	@ (8009844 <pvPortMalloc+0x198>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	3301      	adds	r3, #1
 80097fc:	4a11      	ldr	r2, [pc, #68]	@ (8009844 <pvPortMalloc+0x198>)
 80097fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009800:	f7fe fc14 	bl	800802c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	f003 0307 	and.w	r3, r3, #7
 800980a:	2b00      	cmp	r3, #0
 800980c:	d00b      	beq.n	8009826 <pvPortMalloc+0x17a>
	__asm volatile
 800980e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009812:	f383 8811 	msr	BASEPRI, r3
 8009816:	f3bf 8f6f 	isb	sy
 800981a:	f3bf 8f4f 	dsb	sy
 800981e:	60fb      	str	r3, [r7, #12]
}
 8009820:	bf00      	nop
 8009822:	bf00      	nop
 8009824:	e7fd      	b.n	8009822 <pvPortMalloc+0x176>
	return pvReturn;
 8009826:	69fb      	ldr	r3, [r7, #28]
}
 8009828:	4618      	mov	r0, r3
 800982a:	3728      	adds	r7, #40	@ 0x28
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}
 8009830:	20001c5c 	.word	0x20001c5c
 8009834:	20001c70 	.word	0x20001c70
 8009838:	20001c60 	.word	0x20001c60
 800983c:	20001c54 	.word	0x20001c54
 8009840:	20001c64 	.word	0x20001c64
 8009844:	20001c68 	.word	0x20001c68

08009848 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b086      	sub	sp, #24
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d04f      	beq.n	80098fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800985a:	2308      	movs	r3, #8
 800985c:	425b      	negs	r3, r3
 800985e:	697a      	ldr	r2, [r7, #20]
 8009860:	4413      	add	r3, r2
 8009862:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	685a      	ldr	r2, [r3, #4]
 800986c:	4b25      	ldr	r3, [pc, #148]	@ (8009904 <vPortFree+0xbc>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4013      	ands	r3, r2
 8009872:	2b00      	cmp	r3, #0
 8009874:	d10b      	bne.n	800988e <vPortFree+0x46>
	__asm volatile
 8009876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800987a:	f383 8811 	msr	BASEPRI, r3
 800987e:	f3bf 8f6f 	isb	sy
 8009882:	f3bf 8f4f 	dsb	sy
 8009886:	60fb      	str	r3, [r7, #12]
}
 8009888:	bf00      	nop
 800988a:	bf00      	nop
 800988c:	e7fd      	b.n	800988a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00b      	beq.n	80098ae <vPortFree+0x66>
	__asm volatile
 8009896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989a:	f383 8811 	msr	BASEPRI, r3
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f3bf 8f4f 	dsb	sy
 80098a6:	60bb      	str	r3, [r7, #8]
}
 80098a8:	bf00      	nop
 80098aa:	bf00      	nop
 80098ac:	e7fd      	b.n	80098aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	685a      	ldr	r2, [r3, #4]
 80098b2:	4b14      	ldr	r3, [pc, #80]	@ (8009904 <vPortFree+0xbc>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4013      	ands	r3, r2
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d01e      	beq.n	80098fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d11a      	bne.n	80098fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	685a      	ldr	r2, [r3, #4]
 80098c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009904 <vPortFree+0xbc>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	43db      	mvns	r3, r3
 80098ce:	401a      	ands	r2, r3
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80098d4:	f7fe fb9c 	bl	8008010 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	685a      	ldr	r2, [r3, #4]
 80098dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009908 <vPortFree+0xc0>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4413      	add	r3, r2
 80098e2:	4a09      	ldr	r2, [pc, #36]	@ (8009908 <vPortFree+0xc0>)
 80098e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80098e6:	6938      	ldr	r0, [r7, #16]
 80098e8:	f000 f874 	bl	80099d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80098ec:	4b07      	ldr	r3, [pc, #28]	@ (800990c <vPortFree+0xc4>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	3301      	adds	r3, #1
 80098f2:	4a06      	ldr	r2, [pc, #24]	@ (800990c <vPortFree+0xc4>)
 80098f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80098f6:	f7fe fb99 	bl	800802c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80098fa:	bf00      	nop
 80098fc:	3718      	adds	r7, #24
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}
 8009902:	bf00      	nop
 8009904:	20001c70 	.word	0x20001c70
 8009908:	20001c60 	.word	0x20001c60
 800990c:	20001c6c 	.word	0x20001c6c

08009910 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009910:	b480      	push	{r7}
 8009912:	b085      	sub	sp, #20
 8009914:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009916:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800991a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800991c:	4b27      	ldr	r3, [pc, #156]	@ (80099bc <prvHeapInit+0xac>)
 800991e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f003 0307 	and.w	r3, r3, #7
 8009926:	2b00      	cmp	r3, #0
 8009928:	d00c      	beq.n	8009944 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	3307      	adds	r3, #7
 800992e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f023 0307 	bic.w	r3, r3, #7
 8009936:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009938:	68ba      	ldr	r2, [r7, #8]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	1ad3      	subs	r3, r2, r3
 800993e:	4a1f      	ldr	r2, [pc, #124]	@ (80099bc <prvHeapInit+0xac>)
 8009940:	4413      	add	r3, r2
 8009942:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009948:	4a1d      	ldr	r2, [pc, #116]	@ (80099c0 <prvHeapInit+0xb0>)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800994e:	4b1c      	ldr	r3, [pc, #112]	@ (80099c0 <prvHeapInit+0xb0>)
 8009950:	2200      	movs	r2, #0
 8009952:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	68ba      	ldr	r2, [r7, #8]
 8009958:	4413      	add	r3, r2
 800995a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800995c:	2208      	movs	r2, #8
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	1a9b      	subs	r3, r3, r2
 8009962:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f023 0307 	bic.w	r3, r3, #7
 800996a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	4a15      	ldr	r2, [pc, #84]	@ (80099c4 <prvHeapInit+0xb4>)
 8009970:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009972:	4b14      	ldr	r3, [pc, #80]	@ (80099c4 <prvHeapInit+0xb4>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	2200      	movs	r2, #0
 8009978:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800997a:	4b12      	ldr	r3, [pc, #72]	@ (80099c4 <prvHeapInit+0xb4>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	2200      	movs	r2, #0
 8009980:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	68fa      	ldr	r2, [r7, #12]
 800998a:	1ad2      	subs	r2, r2, r3
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009990:	4b0c      	ldr	r3, [pc, #48]	@ (80099c4 <prvHeapInit+0xb4>)
 8009992:	681a      	ldr	r2, [r3, #0]
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	4a0a      	ldr	r2, [pc, #40]	@ (80099c8 <prvHeapInit+0xb8>)
 800999e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	685b      	ldr	r3, [r3, #4]
 80099a4:	4a09      	ldr	r2, [pc, #36]	@ (80099cc <prvHeapInit+0xbc>)
 80099a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80099a8:	4b09      	ldr	r3, [pc, #36]	@ (80099d0 <prvHeapInit+0xc0>)
 80099aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80099ae:	601a      	str	r2, [r3, #0]
}
 80099b0:	bf00      	nop
 80099b2:	3714      	adds	r7, #20
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr
 80099bc:	2000109c 	.word	0x2000109c
 80099c0:	20001c54 	.word	0x20001c54
 80099c4:	20001c5c 	.word	0x20001c5c
 80099c8:	20001c64 	.word	0x20001c64
 80099cc:	20001c60 	.word	0x20001c60
 80099d0:	20001c70 	.word	0x20001c70

080099d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80099d4:	b480      	push	{r7}
 80099d6:	b085      	sub	sp, #20
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80099dc:	4b28      	ldr	r3, [pc, #160]	@ (8009a80 <prvInsertBlockIntoFreeList+0xac>)
 80099de:	60fb      	str	r3, [r7, #12]
 80099e0:	e002      	b.n	80099e8 <prvInsertBlockIntoFreeList+0x14>
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	60fb      	str	r3, [r7, #12]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	429a      	cmp	r2, r3
 80099f0:	d8f7      	bhi.n	80099e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	685b      	ldr	r3, [r3, #4]
 80099fa:	68ba      	ldr	r2, [r7, #8]
 80099fc:	4413      	add	r3, r2
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d108      	bne.n	8009a16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	685a      	ldr	r2, [r3, #4]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	441a      	add	r2, r3
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	68ba      	ldr	r2, [r7, #8]
 8009a20:	441a      	add	r2, r3
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d118      	bne.n	8009a5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	4b15      	ldr	r3, [pc, #84]	@ (8009a84 <prvInsertBlockIntoFreeList+0xb0>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d00d      	beq.n	8009a52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	685a      	ldr	r2, [r3, #4]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	441a      	add	r2, r3
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	681a      	ldr	r2, [r3, #0]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	601a      	str	r2, [r3, #0]
 8009a50:	e008      	b.n	8009a64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009a52:	4b0c      	ldr	r3, [pc, #48]	@ (8009a84 <prvInsertBlockIntoFreeList+0xb0>)
 8009a54:	681a      	ldr	r2, [r3, #0]
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	601a      	str	r2, [r3, #0]
 8009a5a:	e003      	b.n	8009a64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681a      	ldr	r2, [r3, #0]
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009a64:	68fa      	ldr	r2, [r7, #12]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d002      	beq.n	8009a72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a72:	bf00      	nop
 8009a74:	3714      	adds	r7, #20
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop
 8009a80:	20001c54 	.word	0x20001c54
 8009a84:	20001c5c 	.word	0x20001c5c

08009a88 <std>:
 8009a88:	2300      	movs	r3, #0
 8009a8a:	b510      	push	{r4, lr}
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	e9c0 3300 	strd	r3, r3, [r0]
 8009a92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a96:	6083      	str	r3, [r0, #8]
 8009a98:	8181      	strh	r1, [r0, #12]
 8009a9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009a9c:	81c2      	strh	r2, [r0, #14]
 8009a9e:	6183      	str	r3, [r0, #24]
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	2208      	movs	r2, #8
 8009aa4:	305c      	adds	r0, #92	@ 0x5c
 8009aa6:	f000 fa19 	bl	8009edc <memset>
 8009aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae0 <std+0x58>)
 8009aac:	6263      	str	r3, [r4, #36]	@ 0x24
 8009aae:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae4 <std+0x5c>)
 8009ab0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae8 <std+0x60>)
 8009ab4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8009aec <std+0x64>)
 8009ab8:	6323      	str	r3, [r4, #48]	@ 0x30
 8009aba:	4b0d      	ldr	r3, [pc, #52]	@ (8009af0 <std+0x68>)
 8009abc:	6224      	str	r4, [r4, #32]
 8009abe:	429c      	cmp	r4, r3
 8009ac0:	d006      	beq.n	8009ad0 <std+0x48>
 8009ac2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ac6:	4294      	cmp	r4, r2
 8009ac8:	d002      	beq.n	8009ad0 <std+0x48>
 8009aca:	33d0      	adds	r3, #208	@ 0xd0
 8009acc:	429c      	cmp	r4, r3
 8009ace:	d105      	bne.n	8009adc <std+0x54>
 8009ad0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ad8:	f000 ba78 	b.w	8009fcc <__retarget_lock_init_recursive>
 8009adc:	bd10      	pop	{r4, pc}
 8009ade:	bf00      	nop
 8009ae0:	08009d0d 	.word	0x08009d0d
 8009ae4:	08009d2f 	.word	0x08009d2f
 8009ae8:	08009d67 	.word	0x08009d67
 8009aec:	08009d8b 	.word	0x08009d8b
 8009af0:	20001c74 	.word	0x20001c74

08009af4 <stdio_exit_handler>:
 8009af4:	4a02      	ldr	r2, [pc, #8]	@ (8009b00 <stdio_exit_handler+0xc>)
 8009af6:	4903      	ldr	r1, [pc, #12]	@ (8009b04 <stdio_exit_handler+0x10>)
 8009af8:	4803      	ldr	r0, [pc, #12]	@ (8009b08 <stdio_exit_handler+0x14>)
 8009afa:	f000 b869 	b.w	8009bd0 <_fwalk_sglue>
 8009afe:	bf00      	nop
 8009b00:	20000018 	.word	0x20000018
 8009b04:	0800a8c1 	.word	0x0800a8c1
 8009b08:	20000028 	.word	0x20000028

08009b0c <cleanup_stdio>:
 8009b0c:	6841      	ldr	r1, [r0, #4]
 8009b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8009b40 <cleanup_stdio+0x34>)
 8009b10:	4299      	cmp	r1, r3
 8009b12:	b510      	push	{r4, lr}
 8009b14:	4604      	mov	r4, r0
 8009b16:	d001      	beq.n	8009b1c <cleanup_stdio+0x10>
 8009b18:	f000 fed2 	bl	800a8c0 <_fflush_r>
 8009b1c:	68a1      	ldr	r1, [r4, #8]
 8009b1e:	4b09      	ldr	r3, [pc, #36]	@ (8009b44 <cleanup_stdio+0x38>)
 8009b20:	4299      	cmp	r1, r3
 8009b22:	d002      	beq.n	8009b2a <cleanup_stdio+0x1e>
 8009b24:	4620      	mov	r0, r4
 8009b26:	f000 fecb 	bl	800a8c0 <_fflush_r>
 8009b2a:	68e1      	ldr	r1, [r4, #12]
 8009b2c:	4b06      	ldr	r3, [pc, #24]	@ (8009b48 <cleanup_stdio+0x3c>)
 8009b2e:	4299      	cmp	r1, r3
 8009b30:	d004      	beq.n	8009b3c <cleanup_stdio+0x30>
 8009b32:	4620      	mov	r0, r4
 8009b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b38:	f000 bec2 	b.w	800a8c0 <_fflush_r>
 8009b3c:	bd10      	pop	{r4, pc}
 8009b3e:	bf00      	nop
 8009b40:	20001c74 	.word	0x20001c74
 8009b44:	20001cdc 	.word	0x20001cdc
 8009b48:	20001d44 	.word	0x20001d44

08009b4c <global_stdio_init.part.0>:
 8009b4c:	b510      	push	{r4, lr}
 8009b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8009b7c <global_stdio_init.part.0+0x30>)
 8009b50:	4c0b      	ldr	r4, [pc, #44]	@ (8009b80 <global_stdio_init.part.0+0x34>)
 8009b52:	4a0c      	ldr	r2, [pc, #48]	@ (8009b84 <global_stdio_init.part.0+0x38>)
 8009b54:	601a      	str	r2, [r3, #0]
 8009b56:	4620      	mov	r0, r4
 8009b58:	2200      	movs	r2, #0
 8009b5a:	2104      	movs	r1, #4
 8009b5c:	f7ff ff94 	bl	8009a88 <std>
 8009b60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009b64:	2201      	movs	r2, #1
 8009b66:	2109      	movs	r1, #9
 8009b68:	f7ff ff8e 	bl	8009a88 <std>
 8009b6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009b70:	2202      	movs	r2, #2
 8009b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b76:	2112      	movs	r1, #18
 8009b78:	f7ff bf86 	b.w	8009a88 <std>
 8009b7c:	20001dac 	.word	0x20001dac
 8009b80:	20001c74 	.word	0x20001c74
 8009b84:	08009af5 	.word	0x08009af5

08009b88 <__sfp_lock_acquire>:
 8009b88:	4801      	ldr	r0, [pc, #4]	@ (8009b90 <__sfp_lock_acquire+0x8>)
 8009b8a:	f000 ba20 	b.w	8009fce <__retarget_lock_acquire_recursive>
 8009b8e:	bf00      	nop
 8009b90:	20001db5 	.word	0x20001db5

08009b94 <__sfp_lock_release>:
 8009b94:	4801      	ldr	r0, [pc, #4]	@ (8009b9c <__sfp_lock_release+0x8>)
 8009b96:	f000 ba1b 	b.w	8009fd0 <__retarget_lock_release_recursive>
 8009b9a:	bf00      	nop
 8009b9c:	20001db5 	.word	0x20001db5

08009ba0 <__sinit>:
 8009ba0:	b510      	push	{r4, lr}
 8009ba2:	4604      	mov	r4, r0
 8009ba4:	f7ff fff0 	bl	8009b88 <__sfp_lock_acquire>
 8009ba8:	6a23      	ldr	r3, [r4, #32]
 8009baa:	b11b      	cbz	r3, 8009bb4 <__sinit+0x14>
 8009bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bb0:	f7ff bff0 	b.w	8009b94 <__sfp_lock_release>
 8009bb4:	4b04      	ldr	r3, [pc, #16]	@ (8009bc8 <__sinit+0x28>)
 8009bb6:	6223      	str	r3, [r4, #32]
 8009bb8:	4b04      	ldr	r3, [pc, #16]	@ (8009bcc <__sinit+0x2c>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1f5      	bne.n	8009bac <__sinit+0xc>
 8009bc0:	f7ff ffc4 	bl	8009b4c <global_stdio_init.part.0>
 8009bc4:	e7f2      	b.n	8009bac <__sinit+0xc>
 8009bc6:	bf00      	nop
 8009bc8:	08009b0d 	.word	0x08009b0d
 8009bcc:	20001dac 	.word	0x20001dac

08009bd0 <_fwalk_sglue>:
 8009bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bd4:	4607      	mov	r7, r0
 8009bd6:	4688      	mov	r8, r1
 8009bd8:	4614      	mov	r4, r2
 8009bda:	2600      	movs	r6, #0
 8009bdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009be0:	f1b9 0901 	subs.w	r9, r9, #1
 8009be4:	d505      	bpl.n	8009bf2 <_fwalk_sglue+0x22>
 8009be6:	6824      	ldr	r4, [r4, #0]
 8009be8:	2c00      	cmp	r4, #0
 8009bea:	d1f7      	bne.n	8009bdc <_fwalk_sglue+0xc>
 8009bec:	4630      	mov	r0, r6
 8009bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bf2:	89ab      	ldrh	r3, [r5, #12]
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d907      	bls.n	8009c08 <_fwalk_sglue+0x38>
 8009bf8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	d003      	beq.n	8009c08 <_fwalk_sglue+0x38>
 8009c00:	4629      	mov	r1, r5
 8009c02:	4638      	mov	r0, r7
 8009c04:	47c0      	blx	r8
 8009c06:	4306      	orrs	r6, r0
 8009c08:	3568      	adds	r5, #104	@ 0x68
 8009c0a:	e7e9      	b.n	8009be0 <_fwalk_sglue+0x10>

08009c0c <_puts_r>:
 8009c0c:	6a03      	ldr	r3, [r0, #32]
 8009c0e:	b570      	push	{r4, r5, r6, lr}
 8009c10:	6884      	ldr	r4, [r0, #8]
 8009c12:	4605      	mov	r5, r0
 8009c14:	460e      	mov	r6, r1
 8009c16:	b90b      	cbnz	r3, 8009c1c <_puts_r+0x10>
 8009c18:	f7ff ffc2 	bl	8009ba0 <__sinit>
 8009c1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c1e:	07db      	lsls	r3, r3, #31
 8009c20:	d405      	bmi.n	8009c2e <_puts_r+0x22>
 8009c22:	89a3      	ldrh	r3, [r4, #12]
 8009c24:	0598      	lsls	r0, r3, #22
 8009c26:	d402      	bmi.n	8009c2e <_puts_r+0x22>
 8009c28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c2a:	f000 f9d0 	bl	8009fce <__retarget_lock_acquire_recursive>
 8009c2e:	89a3      	ldrh	r3, [r4, #12]
 8009c30:	0719      	lsls	r1, r3, #28
 8009c32:	d502      	bpl.n	8009c3a <_puts_r+0x2e>
 8009c34:	6923      	ldr	r3, [r4, #16]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d135      	bne.n	8009ca6 <_puts_r+0x9a>
 8009c3a:	4621      	mov	r1, r4
 8009c3c:	4628      	mov	r0, r5
 8009c3e:	f000 f8e7 	bl	8009e10 <__swsetup_r>
 8009c42:	b380      	cbz	r0, 8009ca6 <_puts_r+0x9a>
 8009c44:	f04f 35ff 	mov.w	r5, #4294967295
 8009c48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c4a:	07da      	lsls	r2, r3, #31
 8009c4c:	d405      	bmi.n	8009c5a <_puts_r+0x4e>
 8009c4e:	89a3      	ldrh	r3, [r4, #12]
 8009c50:	059b      	lsls	r3, r3, #22
 8009c52:	d402      	bmi.n	8009c5a <_puts_r+0x4e>
 8009c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c56:	f000 f9bb 	bl	8009fd0 <__retarget_lock_release_recursive>
 8009c5a:	4628      	mov	r0, r5
 8009c5c:	bd70      	pop	{r4, r5, r6, pc}
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	da04      	bge.n	8009c6c <_puts_r+0x60>
 8009c62:	69a2      	ldr	r2, [r4, #24]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	dc17      	bgt.n	8009c98 <_puts_r+0x8c>
 8009c68:	290a      	cmp	r1, #10
 8009c6a:	d015      	beq.n	8009c98 <_puts_r+0x8c>
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	1c5a      	adds	r2, r3, #1
 8009c70:	6022      	str	r2, [r4, #0]
 8009c72:	7019      	strb	r1, [r3, #0]
 8009c74:	68a3      	ldr	r3, [r4, #8]
 8009c76:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009c7a:	3b01      	subs	r3, #1
 8009c7c:	60a3      	str	r3, [r4, #8]
 8009c7e:	2900      	cmp	r1, #0
 8009c80:	d1ed      	bne.n	8009c5e <_puts_r+0x52>
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	da11      	bge.n	8009caa <_puts_r+0x9e>
 8009c86:	4622      	mov	r2, r4
 8009c88:	210a      	movs	r1, #10
 8009c8a:	4628      	mov	r0, r5
 8009c8c:	f000 f881 	bl	8009d92 <__swbuf_r>
 8009c90:	3001      	adds	r0, #1
 8009c92:	d0d7      	beq.n	8009c44 <_puts_r+0x38>
 8009c94:	250a      	movs	r5, #10
 8009c96:	e7d7      	b.n	8009c48 <_puts_r+0x3c>
 8009c98:	4622      	mov	r2, r4
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	f000 f879 	bl	8009d92 <__swbuf_r>
 8009ca0:	3001      	adds	r0, #1
 8009ca2:	d1e7      	bne.n	8009c74 <_puts_r+0x68>
 8009ca4:	e7ce      	b.n	8009c44 <_puts_r+0x38>
 8009ca6:	3e01      	subs	r6, #1
 8009ca8:	e7e4      	b.n	8009c74 <_puts_r+0x68>
 8009caa:	6823      	ldr	r3, [r4, #0]
 8009cac:	1c5a      	adds	r2, r3, #1
 8009cae:	6022      	str	r2, [r4, #0]
 8009cb0:	220a      	movs	r2, #10
 8009cb2:	701a      	strb	r2, [r3, #0]
 8009cb4:	e7ee      	b.n	8009c94 <_puts_r+0x88>
	...

08009cb8 <puts>:
 8009cb8:	4b02      	ldr	r3, [pc, #8]	@ (8009cc4 <puts+0xc>)
 8009cba:	4601      	mov	r1, r0
 8009cbc:	6818      	ldr	r0, [r3, #0]
 8009cbe:	f7ff bfa5 	b.w	8009c0c <_puts_r>
 8009cc2:	bf00      	nop
 8009cc4:	20000024 	.word	0x20000024

08009cc8 <siprintf>:
 8009cc8:	b40e      	push	{r1, r2, r3}
 8009cca:	b510      	push	{r4, lr}
 8009ccc:	b09d      	sub	sp, #116	@ 0x74
 8009cce:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009cd0:	9002      	str	r0, [sp, #8]
 8009cd2:	9006      	str	r0, [sp, #24]
 8009cd4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009cd8:	480a      	ldr	r0, [pc, #40]	@ (8009d04 <siprintf+0x3c>)
 8009cda:	9107      	str	r1, [sp, #28]
 8009cdc:	9104      	str	r1, [sp, #16]
 8009cde:	490a      	ldr	r1, [pc, #40]	@ (8009d08 <siprintf+0x40>)
 8009ce0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ce4:	9105      	str	r1, [sp, #20]
 8009ce6:	2400      	movs	r4, #0
 8009ce8:	a902      	add	r1, sp, #8
 8009cea:	6800      	ldr	r0, [r0, #0]
 8009cec:	9301      	str	r3, [sp, #4]
 8009cee:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009cf0:	f000 fada 	bl	800a2a8 <_svfiprintf_r>
 8009cf4:	9b02      	ldr	r3, [sp, #8]
 8009cf6:	701c      	strb	r4, [r3, #0]
 8009cf8:	b01d      	add	sp, #116	@ 0x74
 8009cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cfe:	b003      	add	sp, #12
 8009d00:	4770      	bx	lr
 8009d02:	bf00      	nop
 8009d04:	20000024 	.word	0x20000024
 8009d08:	ffff0208 	.word	0xffff0208

08009d0c <__sread>:
 8009d0c:	b510      	push	{r4, lr}
 8009d0e:	460c      	mov	r4, r1
 8009d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d14:	f000 f90c 	bl	8009f30 <_read_r>
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	bfab      	itete	ge
 8009d1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009d1e:	89a3      	ldrhlt	r3, [r4, #12]
 8009d20:	181b      	addge	r3, r3, r0
 8009d22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009d26:	bfac      	ite	ge
 8009d28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009d2a:	81a3      	strhlt	r3, [r4, #12]
 8009d2c:	bd10      	pop	{r4, pc}

08009d2e <__swrite>:
 8009d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d32:	461f      	mov	r7, r3
 8009d34:	898b      	ldrh	r3, [r1, #12]
 8009d36:	05db      	lsls	r3, r3, #23
 8009d38:	4605      	mov	r5, r0
 8009d3a:	460c      	mov	r4, r1
 8009d3c:	4616      	mov	r6, r2
 8009d3e:	d505      	bpl.n	8009d4c <__swrite+0x1e>
 8009d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d44:	2302      	movs	r3, #2
 8009d46:	2200      	movs	r2, #0
 8009d48:	f000 f8e0 	bl	8009f0c <_lseek_r>
 8009d4c:	89a3      	ldrh	r3, [r4, #12]
 8009d4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d56:	81a3      	strh	r3, [r4, #12]
 8009d58:	4632      	mov	r2, r6
 8009d5a:	463b      	mov	r3, r7
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d62:	f000 b8f7 	b.w	8009f54 <_write_r>

08009d66 <__sseek>:
 8009d66:	b510      	push	{r4, lr}
 8009d68:	460c      	mov	r4, r1
 8009d6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d6e:	f000 f8cd 	bl	8009f0c <_lseek_r>
 8009d72:	1c43      	adds	r3, r0, #1
 8009d74:	89a3      	ldrh	r3, [r4, #12]
 8009d76:	bf15      	itete	ne
 8009d78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009d7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009d7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009d82:	81a3      	strheq	r3, [r4, #12]
 8009d84:	bf18      	it	ne
 8009d86:	81a3      	strhne	r3, [r4, #12]
 8009d88:	bd10      	pop	{r4, pc}

08009d8a <__sclose>:
 8009d8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d8e:	f000 b8ad 	b.w	8009eec <_close_r>

08009d92 <__swbuf_r>:
 8009d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d94:	460e      	mov	r6, r1
 8009d96:	4614      	mov	r4, r2
 8009d98:	4605      	mov	r5, r0
 8009d9a:	b118      	cbz	r0, 8009da4 <__swbuf_r+0x12>
 8009d9c:	6a03      	ldr	r3, [r0, #32]
 8009d9e:	b90b      	cbnz	r3, 8009da4 <__swbuf_r+0x12>
 8009da0:	f7ff fefe 	bl	8009ba0 <__sinit>
 8009da4:	69a3      	ldr	r3, [r4, #24]
 8009da6:	60a3      	str	r3, [r4, #8]
 8009da8:	89a3      	ldrh	r3, [r4, #12]
 8009daa:	071a      	lsls	r2, r3, #28
 8009dac:	d501      	bpl.n	8009db2 <__swbuf_r+0x20>
 8009dae:	6923      	ldr	r3, [r4, #16]
 8009db0:	b943      	cbnz	r3, 8009dc4 <__swbuf_r+0x32>
 8009db2:	4621      	mov	r1, r4
 8009db4:	4628      	mov	r0, r5
 8009db6:	f000 f82b 	bl	8009e10 <__swsetup_r>
 8009dba:	b118      	cbz	r0, 8009dc4 <__swbuf_r+0x32>
 8009dbc:	f04f 37ff 	mov.w	r7, #4294967295
 8009dc0:	4638      	mov	r0, r7
 8009dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dc4:	6823      	ldr	r3, [r4, #0]
 8009dc6:	6922      	ldr	r2, [r4, #16]
 8009dc8:	1a98      	subs	r0, r3, r2
 8009dca:	6963      	ldr	r3, [r4, #20]
 8009dcc:	b2f6      	uxtb	r6, r6
 8009dce:	4283      	cmp	r3, r0
 8009dd0:	4637      	mov	r7, r6
 8009dd2:	dc05      	bgt.n	8009de0 <__swbuf_r+0x4e>
 8009dd4:	4621      	mov	r1, r4
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	f000 fd72 	bl	800a8c0 <_fflush_r>
 8009ddc:	2800      	cmp	r0, #0
 8009dde:	d1ed      	bne.n	8009dbc <__swbuf_r+0x2a>
 8009de0:	68a3      	ldr	r3, [r4, #8]
 8009de2:	3b01      	subs	r3, #1
 8009de4:	60a3      	str	r3, [r4, #8]
 8009de6:	6823      	ldr	r3, [r4, #0]
 8009de8:	1c5a      	adds	r2, r3, #1
 8009dea:	6022      	str	r2, [r4, #0]
 8009dec:	701e      	strb	r6, [r3, #0]
 8009dee:	6962      	ldr	r2, [r4, #20]
 8009df0:	1c43      	adds	r3, r0, #1
 8009df2:	429a      	cmp	r2, r3
 8009df4:	d004      	beq.n	8009e00 <__swbuf_r+0x6e>
 8009df6:	89a3      	ldrh	r3, [r4, #12]
 8009df8:	07db      	lsls	r3, r3, #31
 8009dfa:	d5e1      	bpl.n	8009dc0 <__swbuf_r+0x2e>
 8009dfc:	2e0a      	cmp	r6, #10
 8009dfe:	d1df      	bne.n	8009dc0 <__swbuf_r+0x2e>
 8009e00:	4621      	mov	r1, r4
 8009e02:	4628      	mov	r0, r5
 8009e04:	f000 fd5c 	bl	800a8c0 <_fflush_r>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	d0d9      	beq.n	8009dc0 <__swbuf_r+0x2e>
 8009e0c:	e7d6      	b.n	8009dbc <__swbuf_r+0x2a>
	...

08009e10 <__swsetup_r>:
 8009e10:	b538      	push	{r3, r4, r5, lr}
 8009e12:	4b29      	ldr	r3, [pc, #164]	@ (8009eb8 <__swsetup_r+0xa8>)
 8009e14:	4605      	mov	r5, r0
 8009e16:	6818      	ldr	r0, [r3, #0]
 8009e18:	460c      	mov	r4, r1
 8009e1a:	b118      	cbz	r0, 8009e24 <__swsetup_r+0x14>
 8009e1c:	6a03      	ldr	r3, [r0, #32]
 8009e1e:	b90b      	cbnz	r3, 8009e24 <__swsetup_r+0x14>
 8009e20:	f7ff febe 	bl	8009ba0 <__sinit>
 8009e24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e28:	0719      	lsls	r1, r3, #28
 8009e2a:	d422      	bmi.n	8009e72 <__swsetup_r+0x62>
 8009e2c:	06da      	lsls	r2, r3, #27
 8009e2e:	d407      	bmi.n	8009e40 <__swsetup_r+0x30>
 8009e30:	2209      	movs	r2, #9
 8009e32:	602a      	str	r2, [r5, #0]
 8009e34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e38:	81a3      	strh	r3, [r4, #12]
 8009e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e3e:	e033      	b.n	8009ea8 <__swsetup_r+0x98>
 8009e40:	0758      	lsls	r0, r3, #29
 8009e42:	d512      	bpl.n	8009e6a <__swsetup_r+0x5a>
 8009e44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e46:	b141      	cbz	r1, 8009e5a <__swsetup_r+0x4a>
 8009e48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e4c:	4299      	cmp	r1, r3
 8009e4e:	d002      	beq.n	8009e56 <__swsetup_r+0x46>
 8009e50:	4628      	mov	r0, r5
 8009e52:	f000 f8d5 	bl	800a000 <_free_r>
 8009e56:	2300      	movs	r3, #0
 8009e58:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e5a:	89a3      	ldrh	r3, [r4, #12]
 8009e5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e60:	81a3      	strh	r3, [r4, #12]
 8009e62:	2300      	movs	r3, #0
 8009e64:	6063      	str	r3, [r4, #4]
 8009e66:	6923      	ldr	r3, [r4, #16]
 8009e68:	6023      	str	r3, [r4, #0]
 8009e6a:	89a3      	ldrh	r3, [r4, #12]
 8009e6c:	f043 0308 	orr.w	r3, r3, #8
 8009e70:	81a3      	strh	r3, [r4, #12]
 8009e72:	6923      	ldr	r3, [r4, #16]
 8009e74:	b94b      	cbnz	r3, 8009e8a <__swsetup_r+0x7a>
 8009e76:	89a3      	ldrh	r3, [r4, #12]
 8009e78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e80:	d003      	beq.n	8009e8a <__swsetup_r+0x7a>
 8009e82:	4621      	mov	r1, r4
 8009e84:	4628      	mov	r0, r5
 8009e86:	f000 fd69 	bl	800a95c <__smakebuf_r>
 8009e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e8e:	f013 0201 	ands.w	r2, r3, #1
 8009e92:	d00a      	beq.n	8009eaa <__swsetup_r+0x9a>
 8009e94:	2200      	movs	r2, #0
 8009e96:	60a2      	str	r2, [r4, #8]
 8009e98:	6962      	ldr	r2, [r4, #20]
 8009e9a:	4252      	negs	r2, r2
 8009e9c:	61a2      	str	r2, [r4, #24]
 8009e9e:	6922      	ldr	r2, [r4, #16]
 8009ea0:	b942      	cbnz	r2, 8009eb4 <__swsetup_r+0xa4>
 8009ea2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ea6:	d1c5      	bne.n	8009e34 <__swsetup_r+0x24>
 8009ea8:	bd38      	pop	{r3, r4, r5, pc}
 8009eaa:	0799      	lsls	r1, r3, #30
 8009eac:	bf58      	it	pl
 8009eae:	6962      	ldrpl	r2, [r4, #20]
 8009eb0:	60a2      	str	r2, [r4, #8]
 8009eb2:	e7f4      	b.n	8009e9e <__swsetup_r+0x8e>
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	e7f7      	b.n	8009ea8 <__swsetup_r+0x98>
 8009eb8:	20000024 	.word	0x20000024

08009ebc <memcmp>:
 8009ebc:	b510      	push	{r4, lr}
 8009ebe:	3901      	subs	r1, #1
 8009ec0:	4402      	add	r2, r0
 8009ec2:	4290      	cmp	r0, r2
 8009ec4:	d101      	bne.n	8009eca <memcmp+0xe>
 8009ec6:	2000      	movs	r0, #0
 8009ec8:	e005      	b.n	8009ed6 <memcmp+0x1a>
 8009eca:	7803      	ldrb	r3, [r0, #0]
 8009ecc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009ed0:	42a3      	cmp	r3, r4
 8009ed2:	d001      	beq.n	8009ed8 <memcmp+0x1c>
 8009ed4:	1b18      	subs	r0, r3, r4
 8009ed6:	bd10      	pop	{r4, pc}
 8009ed8:	3001      	adds	r0, #1
 8009eda:	e7f2      	b.n	8009ec2 <memcmp+0x6>

08009edc <memset>:
 8009edc:	4402      	add	r2, r0
 8009ede:	4603      	mov	r3, r0
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d100      	bne.n	8009ee6 <memset+0xa>
 8009ee4:	4770      	bx	lr
 8009ee6:	f803 1b01 	strb.w	r1, [r3], #1
 8009eea:	e7f9      	b.n	8009ee0 <memset+0x4>

08009eec <_close_r>:
 8009eec:	b538      	push	{r3, r4, r5, lr}
 8009eee:	4d06      	ldr	r5, [pc, #24]	@ (8009f08 <_close_r+0x1c>)
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	4604      	mov	r4, r0
 8009ef4:	4608      	mov	r0, r1
 8009ef6:	602b      	str	r3, [r5, #0]
 8009ef8:	f7f7 fbcd 	bl	8001696 <_close>
 8009efc:	1c43      	adds	r3, r0, #1
 8009efe:	d102      	bne.n	8009f06 <_close_r+0x1a>
 8009f00:	682b      	ldr	r3, [r5, #0]
 8009f02:	b103      	cbz	r3, 8009f06 <_close_r+0x1a>
 8009f04:	6023      	str	r3, [r4, #0]
 8009f06:	bd38      	pop	{r3, r4, r5, pc}
 8009f08:	20001db0 	.word	0x20001db0

08009f0c <_lseek_r>:
 8009f0c:	b538      	push	{r3, r4, r5, lr}
 8009f0e:	4d07      	ldr	r5, [pc, #28]	@ (8009f2c <_lseek_r+0x20>)
 8009f10:	4604      	mov	r4, r0
 8009f12:	4608      	mov	r0, r1
 8009f14:	4611      	mov	r1, r2
 8009f16:	2200      	movs	r2, #0
 8009f18:	602a      	str	r2, [r5, #0]
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	f7f7 fbe2 	bl	80016e4 <_lseek>
 8009f20:	1c43      	adds	r3, r0, #1
 8009f22:	d102      	bne.n	8009f2a <_lseek_r+0x1e>
 8009f24:	682b      	ldr	r3, [r5, #0]
 8009f26:	b103      	cbz	r3, 8009f2a <_lseek_r+0x1e>
 8009f28:	6023      	str	r3, [r4, #0]
 8009f2a:	bd38      	pop	{r3, r4, r5, pc}
 8009f2c:	20001db0 	.word	0x20001db0

08009f30 <_read_r>:
 8009f30:	b538      	push	{r3, r4, r5, lr}
 8009f32:	4d07      	ldr	r5, [pc, #28]	@ (8009f50 <_read_r+0x20>)
 8009f34:	4604      	mov	r4, r0
 8009f36:	4608      	mov	r0, r1
 8009f38:	4611      	mov	r1, r2
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	602a      	str	r2, [r5, #0]
 8009f3e:	461a      	mov	r2, r3
 8009f40:	f7f7 fb70 	bl	8001624 <_read>
 8009f44:	1c43      	adds	r3, r0, #1
 8009f46:	d102      	bne.n	8009f4e <_read_r+0x1e>
 8009f48:	682b      	ldr	r3, [r5, #0]
 8009f4a:	b103      	cbz	r3, 8009f4e <_read_r+0x1e>
 8009f4c:	6023      	str	r3, [r4, #0]
 8009f4e:	bd38      	pop	{r3, r4, r5, pc}
 8009f50:	20001db0 	.word	0x20001db0

08009f54 <_write_r>:
 8009f54:	b538      	push	{r3, r4, r5, lr}
 8009f56:	4d07      	ldr	r5, [pc, #28]	@ (8009f74 <_write_r+0x20>)
 8009f58:	4604      	mov	r4, r0
 8009f5a:	4608      	mov	r0, r1
 8009f5c:	4611      	mov	r1, r2
 8009f5e:	2200      	movs	r2, #0
 8009f60:	602a      	str	r2, [r5, #0]
 8009f62:	461a      	mov	r2, r3
 8009f64:	f7f7 fb7b 	bl	800165e <_write>
 8009f68:	1c43      	adds	r3, r0, #1
 8009f6a:	d102      	bne.n	8009f72 <_write_r+0x1e>
 8009f6c:	682b      	ldr	r3, [r5, #0]
 8009f6e:	b103      	cbz	r3, 8009f72 <_write_r+0x1e>
 8009f70:	6023      	str	r3, [r4, #0]
 8009f72:	bd38      	pop	{r3, r4, r5, pc}
 8009f74:	20001db0 	.word	0x20001db0

08009f78 <__errno>:
 8009f78:	4b01      	ldr	r3, [pc, #4]	@ (8009f80 <__errno+0x8>)
 8009f7a:	6818      	ldr	r0, [r3, #0]
 8009f7c:	4770      	bx	lr
 8009f7e:	bf00      	nop
 8009f80:	20000024 	.word	0x20000024

08009f84 <__libc_init_array>:
 8009f84:	b570      	push	{r4, r5, r6, lr}
 8009f86:	4d0d      	ldr	r5, [pc, #52]	@ (8009fbc <__libc_init_array+0x38>)
 8009f88:	4c0d      	ldr	r4, [pc, #52]	@ (8009fc0 <__libc_init_array+0x3c>)
 8009f8a:	1b64      	subs	r4, r4, r5
 8009f8c:	10a4      	asrs	r4, r4, #2
 8009f8e:	2600      	movs	r6, #0
 8009f90:	42a6      	cmp	r6, r4
 8009f92:	d109      	bne.n	8009fa8 <__libc_init_array+0x24>
 8009f94:	4d0b      	ldr	r5, [pc, #44]	@ (8009fc4 <__libc_init_array+0x40>)
 8009f96:	4c0c      	ldr	r4, [pc, #48]	@ (8009fc8 <__libc_init_array+0x44>)
 8009f98:	f000 fd9e 	bl	800aad8 <_init>
 8009f9c:	1b64      	subs	r4, r4, r5
 8009f9e:	10a4      	asrs	r4, r4, #2
 8009fa0:	2600      	movs	r6, #0
 8009fa2:	42a6      	cmp	r6, r4
 8009fa4:	d105      	bne.n	8009fb2 <__libc_init_array+0x2e>
 8009fa6:	bd70      	pop	{r4, r5, r6, pc}
 8009fa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fac:	4798      	blx	r3
 8009fae:	3601      	adds	r6, #1
 8009fb0:	e7ee      	b.n	8009f90 <__libc_init_array+0xc>
 8009fb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fb6:	4798      	blx	r3
 8009fb8:	3601      	adds	r6, #1
 8009fba:	e7f2      	b.n	8009fa2 <__libc_init_array+0x1e>
 8009fbc:	0800b074 	.word	0x0800b074
 8009fc0:	0800b074 	.word	0x0800b074
 8009fc4:	0800b074 	.word	0x0800b074
 8009fc8:	0800b078 	.word	0x0800b078

08009fcc <__retarget_lock_init_recursive>:
 8009fcc:	4770      	bx	lr

08009fce <__retarget_lock_acquire_recursive>:
 8009fce:	4770      	bx	lr

08009fd0 <__retarget_lock_release_recursive>:
 8009fd0:	4770      	bx	lr

08009fd2 <strcpy>:
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009fd8:	f803 2b01 	strb.w	r2, [r3], #1
 8009fdc:	2a00      	cmp	r2, #0
 8009fde:	d1f9      	bne.n	8009fd4 <strcpy+0x2>
 8009fe0:	4770      	bx	lr

08009fe2 <memcpy>:
 8009fe2:	440a      	add	r2, r1
 8009fe4:	4291      	cmp	r1, r2
 8009fe6:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fea:	d100      	bne.n	8009fee <memcpy+0xc>
 8009fec:	4770      	bx	lr
 8009fee:	b510      	push	{r4, lr}
 8009ff0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ff4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ff8:	4291      	cmp	r1, r2
 8009ffa:	d1f9      	bne.n	8009ff0 <memcpy+0xe>
 8009ffc:	bd10      	pop	{r4, pc}
	...

0800a000 <_free_r>:
 800a000:	b538      	push	{r3, r4, r5, lr}
 800a002:	4605      	mov	r5, r0
 800a004:	2900      	cmp	r1, #0
 800a006:	d041      	beq.n	800a08c <_free_r+0x8c>
 800a008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a00c:	1f0c      	subs	r4, r1, #4
 800a00e:	2b00      	cmp	r3, #0
 800a010:	bfb8      	it	lt
 800a012:	18e4      	addlt	r4, r4, r3
 800a014:	f000 f8e0 	bl	800a1d8 <__malloc_lock>
 800a018:	4a1d      	ldr	r2, [pc, #116]	@ (800a090 <_free_r+0x90>)
 800a01a:	6813      	ldr	r3, [r2, #0]
 800a01c:	b933      	cbnz	r3, 800a02c <_free_r+0x2c>
 800a01e:	6063      	str	r3, [r4, #4]
 800a020:	6014      	str	r4, [r2, #0]
 800a022:	4628      	mov	r0, r5
 800a024:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a028:	f000 b8dc 	b.w	800a1e4 <__malloc_unlock>
 800a02c:	42a3      	cmp	r3, r4
 800a02e:	d908      	bls.n	800a042 <_free_r+0x42>
 800a030:	6820      	ldr	r0, [r4, #0]
 800a032:	1821      	adds	r1, r4, r0
 800a034:	428b      	cmp	r3, r1
 800a036:	bf01      	itttt	eq
 800a038:	6819      	ldreq	r1, [r3, #0]
 800a03a:	685b      	ldreq	r3, [r3, #4]
 800a03c:	1809      	addeq	r1, r1, r0
 800a03e:	6021      	streq	r1, [r4, #0]
 800a040:	e7ed      	b.n	800a01e <_free_r+0x1e>
 800a042:	461a      	mov	r2, r3
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	b10b      	cbz	r3, 800a04c <_free_r+0x4c>
 800a048:	42a3      	cmp	r3, r4
 800a04a:	d9fa      	bls.n	800a042 <_free_r+0x42>
 800a04c:	6811      	ldr	r1, [r2, #0]
 800a04e:	1850      	adds	r0, r2, r1
 800a050:	42a0      	cmp	r0, r4
 800a052:	d10b      	bne.n	800a06c <_free_r+0x6c>
 800a054:	6820      	ldr	r0, [r4, #0]
 800a056:	4401      	add	r1, r0
 800a058:	1850      	adds	r0, r2, r1
 800a05a:	4283      	cmp	r3, r0
 800a05c:	6011      	str	r1, [r2, #0]
 800a05e:	d1e0      	bne.n	800a022 <_free_r+0x22>
 800a060:	6818      	ldr	r0, [r3, #0]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	6053      	str	r3, [r2, #4]
 800a066:	4408      	add	r0, r1
 800a068:	6010      	str	r0, [r2, #0]
 800a06a:	e7da      	b.n	800a022 <_free_r+0x22>
 800a06c:	d902      	bls.n	800a074 <_free_r+0x74>
 800a06e:	230c      	movs	r3, #12
 800a070:	602b      	str	r3, [r5, #0]
 800a072:	e7d6      	b.n	800a022 <_free_r+0x22>
 800a074:	6820      	ldr	r0, [r4, #0]
 800a076:	1821      	adds	r1, r4, r0
 800a078:	428b      	cmp	r3, r1
 800a07a:	bf04      	itt	eq
 800a07c:	6819      	ldreq	r1, [r3, #0]
 800a07e:	685b      	ldreq	r3, [r3, #4]
 800a080:	6063      	str	r3, [r4, #4]
 800a082:	bf04      	itt	eq
 800a084:	1809      	addeq	r1, r1, r0
 800a086:	6021      	streq	r1, [r4, #0]
 800a088:	6054      	str	r4, [r2, #4]
 800a08a:	e7ca      	b.n	800a022 <_free_r+0x22>
 800a08c:	bd38      	pop	{r3, r4, r5, pc}
 800a08e:	bf00      	nop
 800a090:	20001dbc 	.word	0x20001dbc

0800a094 <sbrk_aligned>:
 800a094:	b570      	push	{r4, r5, r6, lr}
 800a096:	4e0f      	ldr	r6, [pc, #60]	@ (800a0d4 <sbrk_aligned+0x40>)
 800a098:	460c      	mov	r4, r1
 800a09a:	6831      	ldr	r1, [r6, #0]
 800a09c:	4605      	mov	r5, r0
 800a09e:	b911      	cbnz	r1, 800a0a6 <sbrk_aligned+0x12>
 800a0a0:	f000 fcd4 	bl	800aa4c <_sbrk_r>
 800a0a4:	6030      	str	r0, [r6, #0]
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	f000 fccf 	bl	800aa4c <_sbrk_r>
 800a0ae:	1c43      	adds	r3, r0, #1
 800a0b0:	d103      	bne.n	800a0ba <sbrk_aligned+0x26>
 800a0b2:	f04f 34ff 	mov.w	r4, #4294967295
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	bd70      	pop	{r4, r5, r6, pc}
 800a0ba:	1cc4      	adds	r4, r0, #3
 800a0bc:	f024 0403 	bic.w	r4, r4, #3
 800a0c0:	42a0      	cmp	r0, r4
 800a0c2:	d0f8      	beq.n	800a0b6 <sbrk_aligned+0x22>
 800a0c4:	1a21      	subs	r1, r4, r0
 800a0c6:	4628      	mov	r0, r5
 800a0c8:	f000 fcc0 	bl	800aa4c <_sbrk_r>
 800a0cc:	3001      	adds	r0, #1
 800a0ce:	d1f2      	bne.n	800a0b6 <sbrk_aligned+0x22>
 800a0d0:	e7ef      	b.n	800a0b2 <sbrk_aligned+0x1e>
 800a0d2:	bf00      	nop
 800a0d4:	20001db8 	.word	0x20001db8

0800a0d8 <_malloc_r>:
 800a0d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0dc:	1ccd      	adds	r5, r1, #3
 800a0de:	f025 0503 	bic.w	r5, r5, #3
 800a0e2:	3508      	adds	r5, #8
 800a0e4:	2d0c      	cmp	r5, #12
 800a0e6:	bf38      	it	cc
 800a0e8:	250c      	movcc	r5, #12
 800a0ea:	2d00      	cmp	r5, #0
 800a0ec:	4606      	mov	r6, r0
 800a0ee:	db01      	blt.n	800a0f4 <_malloc_r+0x1c>
 800a0f0:	42a9      	cmp	r1, r5
 800a0f2:	d904      	bls.n	800a0fe <_malloc_r+0x26>
 800a0f4:	230c      	movs	r3, #12
 800a0f6:	6033      	str	r3, [r6, #0]
 800a0f8:	2000      	movs	r0, #0
 800a0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a1d4 <_malloc_r+0xfc>
 800a102:	f000 f869 	bl	800a1d8 <__malloc_lock>
 800a106:	f8d8 3000 	ldr.w	r3, [r8]
 800a10a:	461c      	mov	r4, r3
 800a10c:	bb44      	cbnz	r4, 800a160 <_malloc_r+0x88>
 800a10e:	4629      	mov	r1, r5
 800a110:	4630      	mov	r0, r6
 800a112:	f7ff ffbf 	bl	800a094 <sbrk_aligned>
 800a116:	1c43      	adds	r3, r0, #1
 800a118:	4604      	mov	r4, r0
 800a11a:	d158      	bne.n	800a1ce <_malloc_r+0xf6>
 800a11c:	f8d8 4000 	ldr.w	r4, [r8]
 800a120:	4627      	mov	r7, r4
 800a122:	2f00      	cmp	r7, #0
 800a124:	d143      	bne.n	800a1ae <_malloc_r+0xd6>
 800a126:	2c00      	cmp	r4, #0
 800a128:	d04b      	beq.n	800a1c2 <_malloc_r+0xea>
 800a12a:	6823      	ldr	r3, [r4, #0]
 800a12c:	4639      	mov	r1, r7
 800a12e:	4630      	mov	r0, r6
 800a130:	eb04 0903 	add.w	r9, r4, r3
 800a134:	f000 fc8a 	bl	800aa4c <_sbrk_r>
 800a138:	4581      	cmp	r9, r0
 800a13a:	d142      	bne.n	800a1c2 <_malloc_r+0xea>
 800a13c:	6821      	ldr	r1, [r4, #0]
 800a13e:	1a6d      	subs	r5, r5, r1
 800a140:	4629      	mov	r1, r5
 800a142:	4630      	mov	r0, r6
 800a144:	f7ff ffa6 	bl	800a094 <sbrk_aligned>
 800a148:	3001      	adds	r0, #1
 800a14a:	d03a      	beq.n	800a1c2 <_malloc_r+0xea>
 800a14c:	6823      	ldr	r3, [r4, #0]
 800a14e:	442b      	add	r3, r5
 800a150:	6023      	str	r3, [r4, #0]
 800a152:	f8d8 3000 	ldr.w	r3, [r8]
 800a156:	685a      	ldr	r2, [r3, #4]
 800a158:	bb62      	cbnz	r2, 800a1b4 <_malloc_r+0xdc>
 800a15a:	f8c8 7000 	str.w	r7, [r8]
 800a15e:	e00f      	b.n	800a180 <_malloc_r+0xa8>
 800a160:	6822      	ldr	r2, [r4, #0]
 800a162:	1b52      	subs	r2, r2, r5
 800a164:	d420      	bmi.n	800a1a8 <_malloc_r+0xd0>
 800a166:	2a0b      	cmp	r2, #11
 800a168:	d917      	bls.n	800a19a <_malloc_r+0xc2>
 800a16a:	1961      	adds	r1, r4, r5
 800a16c:	42a3      	cmp	r3, r4
 800a16e:	6025      	str	r5, [r4, #0]
 800a170:	bf18      	it	ne
 800a172:	6059      	strne	r1, [r3, #4]
 800a174:	6863      	ldr	r3, [r4, #4]
 800a176:	bf08      	it	eq
 800a178:	f8c8 1000 	streq.w	r1, [r8]
 800a17c:	5162      	str	r2, [r4, r5]
 800a17e:	604b      	str	r3, [r1, #4]
 800a180:	4630      	mov	r0, r6
 800a182:	f000 f82f 	bl	800a1e4 <__malloc_unlock>
 800a186:	f104 000b 	add.w	r0, r4, #11
 800a18a:	1d23      	adds	r3, r4, #4
 800a18c:	f020 0007 	bic.w	r0, r0, #7
 800a190:	1ac2      	subs	r2, r0, r3
 800a192:	bf1c      	itt	ne
 800a194:	1a1b      	subne	r3, r3, r0
 800a196:	50a3      	strne	r3, [r4, r2]
 800a198:	e7af      	b.n	800a0fa <_malloc_r+0x22>
 800a19a:	6862      	ldr	r2, [r4, #4]
 800a19c:	42a3      	cmp	r3, r4
 800a19e:	bf0c      	ite	eq
 800a1a0:	f8c8 2000 	streq.w	r2, [r8]
 800a1a4:	605a      	strne	r2, [r3, #4]
 800a1a6:	e7eb      	b.n	800a180 <_malloc_r+0xa8>
 800a1a8:	4623      	mov	r3, r4
 800a1aa:	6864      	ldr	r4, [r4, #4]
 800a1ac:	e7ae      	b.n	800a10c <_malloc_r+0x34>
 800a1ae:	463c      	mov	r4, r7
 800a1b0:	687f      	ldr	r7, [r7, #4]
 800a1b2:	e7b6      	b.n	800a122 <_malloc_r+0x4a>
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	685b      	ldr	r3, [r3, #4]
 800a1b8:	42a3      	cmp	r3, r4
 800a1ba:	d1fb      	bne.n	800a1b4 <_malloc_r+0xdc>
 800a1bc:	2300      	movs	r3, #0
 800a1be:	6053      	str	r3, [r2, #4]
 800a1c0:	e7de      	b.n	800a180 <_malloc_r+0xa8>
 800a1c2:	230c      	movs	r3, #12
 800a1c4:	6033      	str	r3, [r6, #0]
 800a1c6:	4630      	mov	r0, r6
 800a1c8:	f000 f80c 	bl	800a1e4 <__malloc_unlock>
 800a1cc:	e794      	b.n	800a0f8 <_malloc_r+0x20>
 800a1ce:	6005      	str	r5, [r0, #0]
 800a1d0:	e7d6      	b.n	800a180 <_malloc_r+0xa8>
 800a1d2:	bf00      	nop
 800a1d4:	20001dbc 	.word	0x20001dbc

0800a1d8 <__malloc_lock>:
 800a1d8:	4801      	ldr	r0, [pc, #4]	@ (800a1e0 <__malloc_lock+0x8>)
 800a1da:	f7ff bef8 	b.w	8009fce <__retarget_lock_acquire_recursive>
 800a1de:	bf00      	nop
 800a1e0:	20001db4 	.word	0x20001db4

0800a1e4 <__malloc_unlock>:
 800a1e4:	4801      	ldr	r0, [pc, #4]	@ (800a1ec <__malloc_unlock+0x8>)
 800a1e6:	f7ff bef3 	b.w	8009fd0 <__retarget_lock_release_recursive>
 800a1ea:	bf00      	nop
 800a1ec:	20001db4 	.word	0x20001db4

0800a1f0 <__ssputs_r>:
 800a1f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1f4:	688e      	ldr	r6, [r1, #8]
 800a1f6:	461f      	mov	r7, r3
 800a1f8:	42be      	cmp	r6, r7
 800a1fa:	680b      	ldr	r3, [r1, #0]
 800a1fc:	4682      	mov	sl, r0
 800a1fe:	460c      	mov	r4, r1
 800a200:	4690      	mov	r8, r2
 800a202:	d82d      	bhi.n	800a260 <__ssputs_r+0x70>
 800a204:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a208:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a20c:	d026      	beq.n	800a25c <__ssputs_r+0x6c>
 800a20e:	6965      	ldr	r5, [r4, #20]
 800a210:	6909      	ldr	r1, [r1, #16]
 800a212:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a216:	eba3 0901 	sub.w	r9, r3, r1
 800a21a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a21e:	1c7b      	adds	r3, r7, #1
 800a220:	444b      	add	r3, r9
 800a222:	106d      	asrs	r5, r5, #1
 800a224:	429d      	cmp	r5, r3
 800a226:	bf38      	it	cc
 800a228:	461d      	movcc	r5, r3
 800a22a:	0553      	lsls	r3, r2, #21
 800a22c:	d527      	bpl.n	800a27e <__ssputs_r+0x8e>
 800a22e:	4629      	mov	r1, r5
 800a230:	f7ff ff52 	bl	800a0d8 <_malloc_r>
 800a234:	4606      	mov	r6, r0
 800a236:	b360      	cbz	r0, 800a292 <__ssputs_r+0xa2>
 800a238:	6921      	ldr	r1, [r4, #16]
 800a23a:	464a      	mov	r2, r9
 800a23c:	f7ff fed1 	bl	8009fe2 <memcpy>
 800a240:	89a3      	ldrh	r3, [r4, #12]
 800a242:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a24a:	81a3      	strh	r3, [r4, #12]
 800a24c:	6126      	str	r6, [r4, #16]
 800a24e:	6165      	str	r5, [r4, #20]
 800a250:	444e      	add	r6, r9
 800a252:	eba5 0509 	sub.w	r5, r5, r9
 800a256:	6026      	str	r6, [r4, #0]
 800a258:	60a5      	str	r5, [r4, #8]
 800a25a:	463e      	mov	r6, r7
 800a25c:	42be      	cmp	r6, r7
 800a25e:	d900      	bls.n	800a262 <__ssputs_r+0x72>
 800a260:	463e      	mov	r6, r7
 800a262:	6820      	ldr	r0, [r4, #0]
 800a264:	4632      	mov	r2, r6
 800a266:	4641      	mov	r1, r8
 800a268:	f000 fbb4 	bl	800a9d4 <memmove>
 800a26c:	68a3      	ldr	r3, [r4, #8]
 800a26e:	1b9b      	subs	r3, r3, r6
 800a270:	60a3      	str	r3, [r4, #8]
 800a272:	6823      	ldr	r3, [r4, #0]
 800a274:	4433      	add	r3, r6
 800a276:	6023      	str	r3, [r4, #0]
 800a278:	2000      	movs	r0, #0
 800a27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a27e:	462a      	mov	r2, r5
 800a280:	f000 fbf4 	bl	800aa6c <_realloc_r>
 800a284:	4606      	mov	r6, r0
 800a286:	2800      	cmp	r0, #0
 800a288:	d1e0      	bne.n	800a24c <__ssputs_r+0x5c>
 800a28a:	6921      	ldr	r1, [r4, #16]
 800a28c:	4650      	mov	r0, sl
 800a28e:	f7ff feb7 	bl	800a000 <_free_r>
 800a292:	230c      	movs	r3, #12
 800a294:	f8ca 3000 	str.w	r3, [sl]
 800a298:	89a3      	ldrh	r3, [r4, #12]
 800a29a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a29e:	81a3      	strh	r3, [r4, #12]
 800a2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a4:	e7e9      	b.n	800a27a <__ssputs_r+0x8a>
	...

0800a2a8 <_svfiprintf_r>:
 800a2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ac:	4698      	mov	r8, r3
 800a2ae:	898b      	ldrh	r3, [r1, #12]
 800a2b0:	061b      	lsls	r3, r3, #24
 800a2b2:	b09d      	sub	sp, #116	@ 0x74
 800a2b4:	4607      	mov	r7, r0
 800a2b6:	460d      	mov	r5, r1
 800a2b8:	4614      	mov	r4, r2
 800a2ba:	d510      	bpl.n	800a2de <_svfiprintf_r+0x36>
 800a2bc:	690b      	ldr	r3, [r1, #16]
 800a2be:	b973      	cbnz	r3, 800a2de <_svfiprintf_r+0x36>
 800a2c0:	2140      	movs	r1, #64	@ 0x40
 800a2c2:	f7ff ff09 	bl	800a0d8 <_malloc_r>
 800a2c6:	6028      	str	r0, [r5, #0]
 800a2c8:	6128      	str	r0, [r5, #16]
 800a2ca:	b930      	cbnz	r0, 800a2da <_svfiprintf_r+0x32>
 800a2cc:	230c      	movs	r3, #12
 800a2ce:	603b      	str	r3, [r7, #0]
 800a2d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d4:	b01d      	add	sp, #116	@ 0x74
 800a2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2da:	2340      	movs	r3, #64	@ 0x40
 800a2dc:	616b      	str	r3, [r5, #20]
 800a2de:	2300      	movs	r3, #0
 800a2e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2e2:	2320      	movs	r3, #32
 800a2e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2ec:	2330      	movs	r3, #48	@ 0x30
 800a2ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a48c <_svfiprintf_r+0x1e4>
 800a2f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2f6:	f04f 0901 	mov.w	r9, #1
 800a2fa:	4623      	mov	r3, r4
 800a2fc:	469a      	mov	sl, r3
 800a2fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a302:	b10a      	cbz	r2, 800a308 <_svfiprintf_r+0x60>
 800a304:	2a25      	cmp	r2, #37	@ 0x25
 800a306:	d1f9      	bne.n	800a2fc <_svfiprintf_r+0x54>
 800a308:	ebba 0b04 	subs.w	fp, sl, r4
 800a30c:	d00b      	beq.n	800a326 <_svfiprintf_r+0x7e>
 800a30e:	465b      	mov	r3, fp
 800a310:	4622      	mov	r2, r4
 800a312:	4629      	mov	r1, r5
 800a314:	4638      	mov	r0, r7
 800a316:	f7ff ff6b 	bl	800a1f0 <__ssputs_r>
 800a31a:	3001      	adds	r0, #1
 800a31c:	f000 80a7 	beq.w	800a46e <_svfiprintf_r+0x1c6>
 800a320:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a322:	445a      	add	r2, fp
 800a324:	9209      	str	r2, [sp, #36]	@ 0x24
 800a326:	f89a 3000 	ldrb.w	r3, [sl]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	f000 809f 	beq.w	800a46e <_svfiprintf_r+0x1c6>
 800a330:	2300      	movs	r3, #0
 800a332:	f04f 32ff 	mov.w	r2, #4294967295
 800a336:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a33a:	f10a 0a01 	add.w	sl, sl, #1
 800a33e:	9304      	str	r3, [sp, #16]
 800a340:	9307      	str	r3, [sp, #28]
 800a342:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a346:	931a      	str	r3, [sp, #104]	@ 0x68
 800a348:	4654      	mov	r4, sl
 800a34a:	2205      	movs	r2, #5
 800a34c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a350:	484e      	ldr	r0, [pc, #312]	@ (800a48c <_svfiprintf_r+0x1e4>)
 800a352:	f7f5 ff55 	bl	8000200 <memchr>
 800a356:	9a04      	ldr	r2, [sp, #16]
 800a358:	b9d8      	cbnz	r0, 800a392 <_svfiprintf_r+0xea>
 800a35a:	06d0      	lsls	r0, r2, #27
 800a35c:	bf44      	itt	mi
 800a35e:	2320      	movmi	r3, #32
 800a360:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a364:	0711      	lsls	r1, r2, #28
 800a366:	bf44      	itt	mi
 800a368:	232b      	movmi	r3, #43	@ 0x2b
 800a36a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a36e:	f89a 3000 	ldrb.w	r3, [sl]
 800a372:	2b2a      	cmp	r3, #42	@ 0x2a
 800a374:	d015      	beq.n	800a3a2 <_svfiprintf_r+0xfa>
 800a376:	9a07      	ldr	r2, [sp, #28]
 800a378:	4654      	mov	r4, sl
 800a37a:	2000      	movs	r0, #0
 800a37c:	f04f 0c0a 	mov.w	ip, #10
 800a380:	4621      	mov	r1, r4
 800a382:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a386:	3b30      	subs	r3, #48	@ 0x30
 800a388:	2b09      	cmp	r3, #9
 800a38a:	d94b      	bls.n	800a424 <_svfiprintf_r+0x17c>
 800a38c:	b1b0      	cbz	r0, 800a3bc <_svfiprintf_r+0x114>
 800a38e:	9207      	str	r2, [sp, #28]
 800a390:	e014      	b.n	800a3bc <_svfiprintf_r+0x114>
 800a392:	eba0 0308 	sub.w	r3, r0, r8
 800a396:	fa09 f303 	lsl.w	r3, r9, r3
 800a39a:	4313      	orrs	r3, r2
 800a39c:	9304      	str	r3, [sp, #16]
 800a39e:	46a2      	mov	sl, r4
 800a3a0:	e7d2      	b.n	800a348 <_svfiprintf_r+0xa0>
 800a3a2:	9b03      	ldr	r3, [sp, #12]
 800a3a4:	1d19      	adds	r1, r3, #4
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	9103      	str	r1, [sp, #12]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	bfbb      	ittet	lt
 800a3ae:	425b      	neglt	r3, r3
 800a3b0:	f042 0202 	orrlt.w	r2, r2, #2
 800a3b4:	9307      	strge	r3, [sp, #28]
 800a3b6:	9307      	strlt	r3, [sp, #28]
 800a3b8:	bfb8      	it	lt
 800a3ba:	9204      	strlt	r2, [sp, #16]
 800a3bc:	7823      	ldrb	r3, [r4, #0]
 800a3be:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3c0:	d10a      	bne.n	800a3d8 <_svfiprintf_r+0x130>
 800a3c2:	7863      	ldrb	r3, [r4, #1]
 800a3c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3c6:	d132      	bne.n	800a42e <_svfiprintf_r+0x186>
 800a3c8:	9b03      	ldr	r3, [sp, #12]
 800a3ca:	1d1a      	adds	r2, r3, #4
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	9203      	str	r2, [sp, #12]
 800a3d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3d4:	3402      	adds	r4, #2
 800a3d6:	9305      	str	r3, [sp, #20]
 800a3d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a49c <_svfiprintf_r+0x1f4>
 800a3dc:	7821      	ldrb	r1, [r4, #0]
 800a3de:	2203      	movs	r2, #3
 800a3e0:	4650      	mov	r0, sl
 800a3e2:	f7f5 ff0d 	bl	8000200 <memchr>
 800a3e6:	b138      	cbz	r0, 800a3f8 <_svfiprintf_r+0x150>
 800a3e8:	9b04      	ldr	r3, [sp, #16]
 800a3ea:	eba0 000a 	sub.w	r0, r0, sl
 800a3ee:	2240      	movs	r2, #64	@ 0x40
 800a3f0:	4082      	lsls	r2, r0
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	3401      	adds	r4, #1
 800a3f6:	9304      	str	r3, [sp, #16]
 800a3f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3fc:	4824      	ldr	r0, [pc, #144]	@ (800a490 <_svfiprintf_r+0x1e8>)
 800a3fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a402:	2206      	movs	r2, #6
 800a404:	f7f5 fefc 	bl	8000200 <memchr>
 800a408:	2800      	cmp	r0, #0
 800a40a:	d036      	beq.n	800a47a <_svfiprintf_r+0x1d2>
 800a40c:	4b21      	ldr	r3, [pc, #132]	@ (800a494 <_svfiprintf_r+0x1ec>)
 800a40e:	bb1b      	cbnz	r3, 800a458 <_svfiprintf_r+0x1b0>
 800a410:	9b03      	ldr	r3, [sp, #12]
 800a412:	3307      	adds	r3, #7
 800a414:	f023 0307 	bic.w	r3, r3, #7
 800a418:	3308      	adds	r3, #8
 800a41a:	9303      	str	r3, [sp, #12]
 800a41c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a41e:	4433      	add	r3, r6
 800a420:	9309      	str	r3, [sp, #36]	@ 0x24
 800a422:	e76a      	b.n	800a2fa <_svfiprintf_r+0x52>
 800a424:	fb0c 3202 	mla	r2, ip, r2, r3
 800a428:	460c      	mov	r4, r1
 800a42a:	2001      	movs	r0, #1
 800a42c:	e7a8      	b.n	800a380 <_svfiprintf_r+0xd8>
 800a42e:	2300      	movs	r3, #0
 800a430:	3401      	adds	r4, #1
 800a432:	9305      	str	r3, [sp, #20]
 800a434:	4619      	mov	r1, r3
 800a436:	f04f 0c0a 	mov.w	ip, #10
 800a43a:	4620      	mov	r0, r4
 800a43c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a440:	3a30      	subs	r2, #48	@ 0x30
 800a442:	2a09      	cmp	r2, #9
 800a444:	d903      	bls.n	800a44e <_svfiprintf_r+0x1a6>
 800a446:	2b00      	cmp	r3, #0
 800a448:	d0c6      	beq.n	800a3d8 <_svfiprintf_r+0x130>
 800a44a:	9105      	str	r1, [sp, #20]
 800a44c:	e7c4      	b.n	800a3d8 <_svfiprintf_r+0x130>
 800a44e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a452:	4604      	mov	r4, r0
 800a454:	2301      	movs	r3, #1
 800a456:	e7f0      	b.n	800a43a <_svfiprintf_r+0x192>
 800a458:	ab03      	add	r3, sp, #12
 800a45a:	9300      	str	r3, [sp, #0]
 800a45c:	462a      	mov	r2, r5
 800a45e:	4b0e      	ldr	r3, [pc, #56]	@ (800a498 <_svfiprintf_r+0x1f0>)
 800a460:	a904      	add	r1, sp, #16
 800a462:	4638      	mov	r0, r7
 800a464:	f3af 8000 	nop.w
 800a468:	1c42      	adds	r2, r0, #1
 800a46a:	4606      	mov	r6, r0
 800a46c:	d1d6      	bne.n	800a41c <_svfiprintf_r+0x174>
 800a46e:	89ab      	ldrh	r3, [r5, #12]
 800a470:	065b      	lsls	r3, r3, #25
 800a472:	f53f af2d 	bmi.w	800a2d0 <_svfiprintf_r+0x28>
 800a476:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a478:	e72c      	b.n	800a2d4 <_svfiprintf_r+0x2c>
 800a47a:	ab03      	add	r3, sp, #12
 800a47c:	9300      	str	r3, [sp, #0]
 800a47e:	462a      	mov	r2, r5
 800a480:	4b05      	ldr	r3, [pc, #20]	@ (800a498 <_svfiprintf_r+0x1f0>)
 800a482:	a904      	add	r1, sp, #16
 800a484:	4638      	mov	r0, r7
 800a486:	f000 f879 	bl	800a57c <_printf_i>
 800a48a:	e7ed      	b.n	800a468 <_svfiprintf_r+0x1c0>
 800a48c:	0800b038 	.word	0x0800b038
 800a490:	0800b042 	.word	0x0800b042
 800a494:	00000000 	.word	0x00000000
 800a498:	0800a1f1 	.word	0x0800a1f1
 800a49c:	0800b03e 	.word	0x0800b03e

0800a4a0 <_printf_common>:
 800a4a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4a4:	4616      	mov	r6, r2
 800a4a6:	4698      	mov	r8, r3
 800a4a8:	688a      	ldr	r2, [r1, #8]
 800a4aa:	690b      	ldr	r3, [r1, #16]
 800a4ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	bfb8      	it	lt
 800a4b4:	4613      	movlt	r3, r2
 800a4b6:	6033      	str	r3, [r6, #0]
 800a4b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a4bc:	4607      	mov	r7, r0
 800a4be:	460c      	mov	r4, r1
 800a4c0:	b10a      	cbz	r2, 800a4c6 <_printf_common+0x26>
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	6033      	str	r3, [r6, #0]
 800a4c6:	6823      	ldr	r3, [r4, #0]
 800a4c8:	0699      	lsls	r1, r3, #26
 800a4ca:	bf42      	ittt	mi
 800a4cc:	6833      	ldrmi	r3, [r6, #0]
 800a4ce:	3302      	addmi	r3, #2
 800a4d0:	6033      	strmi	r3, [r6, #0]
 800a4d2:	6825      	ldr	r5, [r4, #0]
 800a4d4:	f015 0506 	ands.w	r5, r5, #6
 800a4d8:	d106      	bne.n	800a4e8 <_printf_common+0x48>
 800a4da:	f104 0a19 	add.w	sl, r4, #25
 800a4de:	68e3      	ldr	r3, [r4, #12]
 800a4e0:	6832      	ldr	r2, [r6, #0]
 800a4e2:	1a9b      	subs	r3, r3, r2
 800a4e4:	42ab      	cmp	r3, r5
 800a4e6:	dc26      	bgt.n	800a536 <_printf_common+0x96>
 800a4e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a4ec:	6822      	ldr	r2, [r4, #0]
 800a4ee:	3b00      	subs	r3, #0
 800a4f0:	bf18      	it	ne
 800a4f2:	2301      	movne	r3, #1
 800a4f4:	0692      	lsls	r2, r2, #26
 800a4f6:	d42b      	bmi.n	800a550 <_printf_common+0xb0>
 800a4f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a4fc:	4641      	mov	r1, r8
 800a4fe:	4638      	mov	r0, r7
 800a500:	47c8      	blx	r9
 800a502:	3001      	adds	r0, #1
 800a504:	d01e      	beq.n	800a544 <_printf_common+0xa4>
 800a506:	6823      	ldr	r3, [r4, #0]
 800a508:	6922      	ldr	r2, [r4, #16]
 800a50a:	f003 0306 	and.w	r3, r3, #6
 800a50e:	2b04      	cmp	r3, #4
 800a510:	bf02      	ittt	eq
 800a512:	68e5      	ldreq	r5, [r4, #12]
 800a514:	6833      	ldreq	r3, [r6, #0]
 800a516:	1aed      	subeq	r5, r5, r3
 800a518:	68a3      	ldr	r3, [r4, #8]
 800a51a:	bf0c      	ite	eq
 800a51c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a520:	2500      	movne	r5, #0
 800a522:	4293      	cmp	r3, r2
 800a524:	bfc4      	itt	gt
 800a526:	1a9b      	subgt	r3, r3, r2
 800a528:	18ed      	addgt	r5, r5, r3
 800a52a:	2600      	movs	r6, #0
 800a52c:	341a      	adds	r4, #26
 800a52e:	42b5      	cmp	r5, r6
 800a530:	d11a      	bne.n	800a568 <_printf_common+0xc8>
 800a532:	2000      	movs	r0, #0
 800a534:	e008      	b.n	800a548 <_printf_common+0xa8>
 800a536:	2301      	movs	r3, #1
 800a538:	4652      	mov	r2, sl
 800a53a:	4641      	mov	r1, r8
 800a53c:	4638      	mov	r0, r7
 800a53e:	47c8      	blx	r9
 800a540:	3001      	adds	r0, #1
 800a542:	d103      	bne.n	800a54c <_printf_common+0xac>
 800a544:	f04f 30ff 	mov.w	r0, #4294967295
 800a548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a54c:	3501      	adds	r5, #1
 800a54e:	e7c6      	b.n	800a4de <_printf_common+0x3e>
 800a550:	18e1      	adds	r1, r4, r3
 800a552:	1c5a      	adds	r2, r3, #1
 800a554:	2030      	movs	r0, #48	@ 0x30
 800a556:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a55a:	4422      	add	r2, r4
 800a55c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a560:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a564:	3302      	adds	r3, #2
 800a566:	e7c7      	b.n	800a4f8 <_printf_common+0x58>
 800a568:	2301      	movs	r3, #1
 800a56a:	4622      	mov	r2, r4
 800a56c:	4641      	mov	r1, r8
 800a56e:	4638      	mov	r0, r7
 800a570:	47c8      	blx	r9
 800a572:	3001      	adds	r0, #1
 800a574:	d0e6      	beq.n	800a544 <_printf_common+0xa4>
 800a576:	3601      	adds	r6, #1
 800a578:	e7d9      	b.n	800a52e <_printf_common+0x8e>
	...

0800a57c <_printf_i>:
 800a57c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a580:	7e0f      	ldrb	r7, [r1, #24]
 800a582:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a584:	2f78      	cmp	r7, #120	@ 0x78
 800a586:	4691      	mov	r9, r2
 800a588:	4680      	mov	r8, r0
 800a58a:	460c      	mov	r4, r1
 800a58c:	469a      	mov	sl, r3
 800a58e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a592:	d807      	bhi.n	800a5a4 <_printf_i+0x28>
 800a594:	2f62      	cmp	r7, #98	@ 0x62
 800a596:	d80a      	bhi.n	800a5ae <_printf_i+0x32>
 800a598:	2f00      	cmp	r7, #0
 800a59a:	f000 80d1 	beq.w	800a740 <_printf_i+0x1c4>
 800a59e:	2f58      	cmp	r7, #88	@ 0x58
 800a5a0:	f000 80b8 	beq.w	800a714 <_printf_i+0x198>
 800a5a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a5a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a5ac:	e03a      	b.n	800a624 <_printf_i+0xa8>
 800a5ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a5b2:	2b15      	cmp	r3, #21
 800a5b4:	d8f6      	bhi.n	800a5a4 <_printf_i+0x28>
 800a5b6:	a101      	add	r1, pc, #4	@ (adr r1, 800a5bc <_printf_i+0x40>)
 800a5b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a5bc:	0800a615 	.word	0x0800a615
 800a5c0:	0800a629 	.word	0x0800a629
 800a5c4:	0800a5a5 	.word	0x0800a5a5
 800a5c8:	0800a5a5 	.word	0x0800a5a5
 800a5cc:	0800a5a5 	.word	0x0800a5a5
 800a5d0:	0800a5a5 	.word	0x0800a5a5
 800a5d4:	0800a629 	.word	0x0800a629
 800a5d8:	0800a5a5 	.word	0x0800a5a5
 800a5dc:	0800a5a5 	.word	0x0800a5a5
 800a5e0:	0800a5a5 	.word	0x0800a5a5
 800a5e4:	0800a5a5 	.word	0x0800a5a5
 800a5e8:	0800a727 	.word	0x0800a727
 800a5ec:	0800a653 	.word	0x0800a653
 800a5f0:	0800a6e1 	.word	0x0800a6e1
 800a5f4:	0800a5a5 	.word	0x0800a5a5
 800a5f8:	0800a5a5 	.word	0x0800a5a5
 800a5fc:	0800a749 	.word	0x0800a749
 800a600:	0800a5a5 	.word	0x0800a5a5
 800a604:	0800a653 	.word	0x0800a653
 800a608:	0800a5a5 	.word	0x0800a5a5
 800a60c:	0800a5a5 	.word	0x0800a5a5
 800a610:	0800a6e9 	.word	0x0800a6e9
 800a614:	6833      	ldr	r3, [r6, #0]
 800a616:	1d1a      	adds	r2, r3, #4
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	6032      	str	r2, [r6, #0]
 800a61c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a620:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a624:	2301      	movs	r3, #1
 800a626:	e09c      	b.n	800a762 <_printf_i+0x1e6>
 800a628:	6833      	ldr	r3, [r6, #0]
 800a62a:	6820      	ldr	r0, [r4, #0]
 800a62c:	1d19      	adds	r1, r3, #4
 800a62e:	6031      	str	r1, [r6, #0]
 800a630:	0606      	lsls	r6, r0, #24
 800a632:	d501      	bpl.n	800a638 <_printf_i+0xbc>
 800a634:	681d      	ldr	r5, [r3, #0]
 800a636:	e003      	b.n	800a640 <_printf_i+0xc4>
 800a638:	0645      	lsls	r5, r0, #25
 800a63a:	d5fb      	bpl.n	800a634 <_printf_i+0xb8>
 800a63c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a640:	2d00      	cmp	r5, #0
 800a642:	da03      	bge.n	800a64c <_printf_i+0xd0>
 800a644:	232d      	movs	r3, #45	@ 0x2d
 800a646:	426d      	negs	r5, r5
 800a648:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a64c:	4858      	ldr	r0, [pc, #352]	@ (800a7b0 <_printf_i+0x234>)
 800a64e:	230a      	movs	r3, #10
 800a650:	e011      	b.n	800a676 <_printf_i+0xfa>
 800a652:	6821      	ldr	r1, [r4, #0]
 800a654:	6833      	ldr	r3, [r6, #0]
 800a656:	0608      	lsls	r0, r1, #24
 800a658:	f853 5b04 	ldr.w	r5, [r3], #4
 800a65c:	d402      	bmi.n	800a664 <_printf_i+0xe8>
 800a65e:	0649      	lsls	r1, r1, #25
 800a660:	bf48      	it	mi
 800a662:	b2ad      	uxthmi	r5, r5
 800a664:	2f6f      	cmp	r7, #111	@ 0x6f
 800a666:	4852      	ldr	r0, [pc, #328]	@ (800a7b0 <_printf_i+0x234>)
 800a668:	6033      	str	r3, [r6, #0]
 800a66a:	bf14      	ite	ne
 800a66c:	230a      	movne	r3, #10
 800a66e:	2308      	moveq	r3, #8
 800a670:	2100      	movs	r1, #0
 800a672:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a676:	6866      	ldr	r6, [r4, #4]
 800a678:	60a6      	str	r6, [r4, #8]
 800a67a:	2e00      	cmp	r6, #0
 800a67c:	db05      	blt.n	800a68a <_printf_i+0x10e>
 800a67e:	6821      	ldr	r1, [r4, #0]
 800a680:	432e      	orrs	r6, r5
 800a682:	f021 0104 	bic.w	r1, r1, #4
 800a686:	6021      	str	r1, [r4, #0]
 800a688:	d04b      	beq.n	800a722 <_printf_i+0x1a6>
 800a68a:	4616      	mov	r6, r2
 800a68c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a690:	fb03 5711 	mls	r7, r3, r1, r5
 800a694:	5dc7      	ldrb	r7, [r0, r7]
 800a696:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a69a:	462f      	mov	r7, r5
 800a69c:	42bb      	cmp	r3, r7
 800a69e:	460d      	mov	r5, r1
 800a6a0:	d9f4      	bls.n	800a68c <_printf_i+0x110>
 800a6a2:	2b08      	cmp	r3, #8
 800a6a4:	d10b      	bne.n	800a6be <_printf_i+0x142>
 800a6a6:	6823      	ldr	r3, [r4, #0]
 800a6a8:	07df      	lsls	r7, r3, #31
 800a6aa:	d508      	bpl.n	800a6be <_printf_i+0x142>
 800a6ac:	6923      	ldr	r3, [r4, #16]
 800a6ae:	6861      	ldr	r1, [r4, #4]
 800a6b0:	4299      	cmp	r1, r3
 800a6b2:	bfde      	ittt	le
 800a6b4:	2330      	movle	r3, #48	@ 0x30
 800a6b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a6ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a6be:	1b92      	subs	r2, r2, r6
 800a6c0:	6122      	str	r2, [r4, #16]
 800a6c2:	f8cd a000 	str.w	sl, [sp]
 800a6c6:	464b      	mov	r3, r9
 800a6c8:	aa03      	add	r2, sp, #12
 800a6ca:	4621      	mov	r1, r4
 800a6cc:	4640      	mov	r0, r8
 800a6ce:	f7ff fee7 	bl	800a4a0 <_printf_common>
 800a6d2:	3001      	adds	r0, #1
 800a6d4:	d14a      	bne.n	800a76c <_printf_i+0x1f0>
 800a6d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6da:	b004      	add	sp, #16
 800a6dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6e0:	6823      	ldr	r3, [r4, #0]
 800a6e2:	f043 0320 	orr.w	r3, r3, #32
 800a6e6:	6023      	str	r3, [r4, #0]
 800a6e8:	4832      	ldr	r0, [pc, #200]	@ (800a7b4 <_printf_i+0x238>)
 800a6ea:	2778      	movs	r7, #120	@ 0x78
 800a6ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a6f0:	6823      	ldr	r3, [r4, #0]
 800a6f2:	6831      	ldr	r1, [r6, #0]
 800a6f4:	061f      	lsls	r7, r3, #24
 800a6f6:	f851 5b04 	ldr.w	r5, [r1], #4
 800a6fa:	d402      	bmi.n	800a702 <_printf_i+0x186>
 800a6fc:	065f      	lsls	r7, r3, #25
 800a6fe:	bf48      	it	mi
 800a700:	b2ad      	uxthmi	r5, r5
 800a702:	6031      	str	r1, [r6, #0]
 800a704:	07d9      	lsls	r1, r3, #31
 800a706:	bf44      	itt	mi
 800a708:	f043 0320 	orrmi.w	r3, r3, #32
 800a70c:	6023      	strmi	r3, [r4, #0]
 800a70e:	b11d      	cbz	r5, 800a718 <_printf_i+0x19c>
 800a710:	2310      	movs	r3, #16
 800a712:	e7ad      	b.n	800a670 <_printf_i+0xf4>
 800a714:	4826      	ldr	r0, [pc, #152]	@ (800a7b0 <_printf_i+0x234>)
 800a716:	e7e9      	b.n	800a6ec <_printf_i+0x170>
 800a718:	6823      	ldr	r3, [r4, #0]
 800a71a:	f023 0320 	bic.w	r3, r3, #32
 800a71e:	6023      	str	r3, [r4, #0]
 800a720:	e7f6      	b.n	800a710 <_printf_i+0x194>
 800a722:	4616      	mov	r6, r2
 800a724:	e7bd      	b.n	800a6a2 <_printf_i+0x126>
 800a726:	6833      	ldr	r3, [r6, #0]
 800a728:	6825      	ldr	r5, [r4, #0]
 800a72a:	6961      	ldr	r1, [r4, #20]
 800a72c:	1d18      	adds	r0, r3, #4
 800a72e:	6030      	str	r0, [r6, #0]
 800a730:	062e      	lsls	r6, r5, #24
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	d501      	bpl.n	800a73a <_printf_i+0x1be>
 800a736:	6019      	str	r1, [r3, #0]
 800a738:	e002      	b.n	800a740 <_printf_i+0x1c4>
 800a73a:	0668      	lsls	r0, r5, #25
 800a73c:	d5fb      	bpl.n	800a736 <_printf_i+0x1ba>
 800a73e:	8019      	strh	r1, [r3, #0]
 800a740:	2300      	movs	r3, #0
 800a742:	6123      	str	r3, [r4, #16]
 800a744:	4616      	mov	r6, r2
 800a746:	e7bc      	b.n	800a6c2 <_printf_i+0x146>
 800a748:	6833      	ldr	r3, [r6, #0]
 800a74a:	1d1a      	adds	r2, r3, #4
 800a74c:	6032      	str	r2, [r6, #0]
 800a74e:	681e      	ldr	r6, [r3, #0]
 800a750:	6862      	ldr	r2, [r4, #4]
 800a752:	2100      	movs	r1, #0
 800a754:	4630      	mov	r0, r6
 800a756:	f7f5 fd53 	bl	8000200 <memchr>
 800a75a:	b108      	cbz	r0, 800a760 <_printf_i+0x1e4>
 800a75c:	1b80      	subs	r0, r0, r6
 800a75e:	6060      	str	r0, [r4, #4]
 800a760:	6863      	ldr	r3, [r4, #4]
 800a762:	6123      	str	r3, [r4, #16]
 800a764:	2300      	movs	r3, #0
 800a766:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a76a:	e7aa      	b.n	800a6c2 <_printf_i+0x146>
 800a76c:	6923      	ldr	r3, [r4, #16]
 800a76e:	4632      	mov	r2, r6
 800a770:	4649      	mov	r1, r9
 800a772:	4640      	mov	r0, r8
 800a774:	47d0      	blx	sl
 800a776:	3001      	adds	r0, #1
 800a778:	d0ad      	beq.n	800a6d6 <_printf_i+0x15a>
 800a77a:	6823      	ldr	r3, [r4, #0]
 800a77c:	079b      	lsls	r3, r3, #30
 800a77e:	d413      	bmi.n	800a7a8 <_printf_i+0x22c>
 800a780:	68e0      	ldr	r0, [r4, #12]
 800a782:	9b03      	ldr	r3, [sp, #12]
 800a784:	4298      	cmp	r0, r3
 800a786:	bfb8      	it	lt
 800a788:	4618      	movlt	r0, r3
 800a78a:	e7a6      	b.n	800a6da <_printf_i+0x15e>
 800a78c:	2301      	movs	r3, #1
 800a78e:	4632      	mov	r2, r6
 800a790:	4649      	mov	r1, r9
 800a792:	4640      	mov	r0, r8
 800a794:	47d0      	blx	sl
 800a796:	3001      	adds	r0, #1
 800a798:	d09d      	beq.n	800a6d6 <_printf_i+0x15a>
 800a79a:	3501      	adds	r5, #1
 800a79c:	68e3      	ldr	r3, [r4, #12]
 800a79e:	9903      	ldr	r1, [sp, #12]
 800a7a0:	1a5b      	subs	r3, r3, r1
 800a7a2:	42ab      	cmp	r3, r5
 800a7a4:	dcf2      	bgt.n	800a78c <_printf_i+0x210>
 800a7a6:	e7eb      	b.n	800a780 <_printf_i+0x204>
 800a7a8:	2500      	movs	r5, #0
 800a7aa:	f104 0619 	add.w	r6, r4, #25
 800a7ae:	e7f5      	b.n	800a79c <_printf_i+0x220>
 800a7b0:	0800b049 	.word	0x0800b049
 800a7b4:	0800b05a 	.word	0x0800b05a

0800a7b8 <__sflush_r>:
 800a7b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a7bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7c0:	0716      	lsls	r6, r2, #28
 800a7c2:	4605      	mov	r5, r0
 800a7c4:	460c      	mov	r4, r1
 800a7c6:	d454      	bmi.n	800a872 <__sflush_r+0xba>
 800a7c8:	684b      	ldr	r3, [r1, #4]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	dc02      	bgt.n	800a7d4 <__sflush_r+0x1c>
 800a7ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	dd48      	ble.n	800a866 <__sflush_r+0xae>
 800a7d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a7d6:	2e00      	cmp	r6, #0
 800a7d8:	d045      	beq.n	800a866 <__sflush_r+0xae>
 800a7da:	2300      	movs	r3, #0
 800a7dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a7e0:	682f      	ldr	r7, [r5, #0]
 800a7e2:	6a21      	ldr	r1, [r4, #32]
 800a7e4:	602b      	str	r3, [r5, #0]
 800a7e6:	d030      	beq.n	800a84a <__sflush_r+0x92>
 800a7e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a7ea:	89a3      	ldrh	r3, [r4, #12]
 800a7ec:	0759      	lsls	r1, r3, #29
 800a7ee:	d505      	bpl.n	800a7fc <__sflush_r+0x44>
 800a7f0:	6863      	ldr	r3, [r4, #4]
 800a7f2:	1ad2      	subs	r2, r2, r3
 800a7f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a7f6:	b10b      	cbz	r3, 800a7fc <__sflush_r+0x44>
 800a7f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a7fa:	1ad2      	subs	r2, r2, r3
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a800:	6a21      	ldr	r1, [r4, #32]
 800a802:	4628      	mov	r0, r5
 800a804:	47b0      	blx	r6
 800a806:	1c43      	adds	r3, r0, #1
 800a808:	89a3      	ldrh	r3, [r4, #12]
 800a80a:	d106      	bne.n	800a81a <__sflush_r+0x62>
 800a80c:	6829      	ldr	r1, [r5, #0]
 800a80e:	291d      	cmp	r1, #29
 800a810:	d82b      	bhi.n	800a86a <__sflush_r+0xb2>
 800a812:	4a2a      	ldr	r2, [pc, #168]	@ (800a8bc <__sflush_r+0x104>)
 800a814:	40ca      	lsrs	r2, r1
 800a816:	07d6      	lsls	r6, r2, #31
 800a818:	d527      	bpl.n	800a86a <__sflush_r+0xb2>
 800a81a:	2200      	movs	r2, #0
 800a81c:	6062      	str	r2, [r4, #4]
 800a81e:	04d9      	lsls	r1, r3, #19
 800a820:	6922      	ldr	r2, [r4, #16]
 800a822:	6022      	str	r2, [r4, #0]
 800a824:	d504      	bpl.n	800a830 <__sflush_r+0x78>
 800a826:	1c42      	adds	r2, r0, #1
 800a828:	d101      	bne.n	800a82e <__sflush_r+0x76>
 800a82a:	682b      	ldr	r3, [r5, #0]
 800a82c:	b903      	cbnz	r3, 800a830 <__sflush_r+0x78>
 800a82e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a830:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a832:	602f      	str	r7, [r5, #0]
 800a834:	b1b9      	cbz	r1, 800a866 <__sflush_r+0xae>
 800a836:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a83a:	4299      	cmp	r1, r3
 800a83c:	d002      	beq.n	800a844 <__sflush_r+0x8c>
 800a83e:	4628      	mov	r0, r5
 800a840:	f7ff fbde 	bl	800a000 <_free_r>
 800a844:	2300      	movs	r3, #0
 800a846:	6363      	str	r3, [r4, #52]	@ 0x34
 800a848:	e00d      	b.n	800a866 <__sflush_r+0xae>
 800a84a:	2301      	movs	r3, #1
 800a84c:	4628      	mov	r0, r5
 800a84e:	47b0      	blx	r6
 800a850:	4602      	mov	r2, r0
 800a852:	1c50      	adds	r0, r2, #1
 800a854:	d1c9      	bne.n	800a7ea <__sflush_r+0x32>
 800a856:	682b      	ldr	r3, [r5, #0]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d0c6      	beq.n	800a7ea <__sflush_r+0x32>
 800a85c:	2b1d      	cmp	r3, #29
 800a85e:	d001      	beq.n	800a864 <__sflush_r+0xac>
 800a860:	2b16      	cmp	r3, #22
 800a862:	d11e      	bne.n	800a8a2 <__sflush_r+0xea>
 800a864:	602f      	str	r7, [r5, #0]
 800a866:	2000      	movs	r0, #0
 800a868:	e022      	b.n	800a8b0 <__sflush_r+0xf8>
 800a86a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a86e:	b21b      	sxth	r3, r3
 800a870:	e01b      	b.n	800a8aa <__sflush_r+0xf2>
 800a872:	690f      	ldr	r7, [r1, #16]
 800a874:	2f00      	cmp	r7, #0
 800a876:	d0f6      	beq.n	800a866 <__sflush_r+0xae>
 800a878:	0793      	lsls	r3, r2, #30
 800a87a:	680e      	ldr	r6, [r1, #0]
 800a87c:	bf08      	it	eq
 800a87e:	694b      	ldreq	r3, [r1, #20]
 800a880:	600f      	str	r7, [r1, #0]
 800a882:	bf18      	it	ne
 800a884:	2300      	movne	r3, #0
 800a886:	eba6 0807 	sub.w	r8, r6, r7
 800a88a:	608b      	str	r3, [r1, #8]
 800a88c:	f1b8 0f00 	cmp.w	r8, #0
 800a890:	dde9      	ble.n	800a866 <__sflush_r+0xae>
 800a892:	6a21      	ldr	r1, [r4, #32]
 800a894:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a896:	4643      	mov	r3, r8
 800a898:	463a      	mov	r2, r7
 800a89a:	4628      	mov	r0, r5
 800a89c:	47b0      	blx	r6
 800a89e:	2800      	cmp	r0, #0
 800a8a0:	dc08      	bgt.n	800a8b4 <__sflush_r+0xfc>
 800a8a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8aa:	81a3      	strh	r3, [r4, #12]
 800a8ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a8b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8b4:	4407      	add	r7, r0
 800a8b6:	eba8 0800 	sub.w	r8, r8, r0
 800a8ba:	e7e7      	b.n	800a88c <__sflush_r+0xd4>
 800a8bc:	20400001 	.word	0x20400001

0800a8c0 <_fflush_r>:
 800a8c0:	b538      	push	{r3, r4, r5, lr}
 800a8c2:	690b      	ldr	r3, [r1, #16]
 800a8c4:	4605      	mov	r5, r0
 800a8c6:	460c      	mov	r4, r1
 800a8c8:	b913      	cbnz	r3, 800a8d0 <_fflush_r+0x10>
 800a8ca:	2500      	movs	r5, #0
 800a8cc:	4628      	mov	r0, r5
 800a8ce:	bd38      	pop	{r3, r4, r5, pc}
 800a8d0:	b118      	cbz	r0, 800a8da <_fflush_r+0x1a>
 800a8d2:	6a03      	ldr	r3, [r0, #32]
 800a8d4:	b90b      	cbnz	r3, 800a8da <_fflush_r+0x1a>
 800a8d6:	f7ff f963 	bl	8009ba0 <__sinit>
 800a8da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d0f3      	beq.n	800a8ca <_fflush_r+0xa>
 800a8e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a8e4:	07d0      	lsls	r0, r2, #31
 800a8e6:	d404      	bmi.n	800a8f2 <_fflush_r+0x32>
 800a8e8:	0599      	lsls	r1, r3, #22
 800a8ea:	d402      	bmi.n	800a8f2 <_fflush_r+0x32>
 800a8ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8ee:	f7ff fb6e 	bl	8009fce <__retarget_lock_acquire_recursive>
 800a8f2:	4628      	mov	r0, r5
 800a8f4:	4621      	mov	r1, r4
 800a8f6:	f7ff ff5f 	bl	800a7b8 <__sflush_r>
 800a8fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8fc:	07da      	lsls	r2, r3, #31
 800a8fe:	4605      	mov	r5, r0
 800a900:	d4e4      	bmi.n	800a8cc <_fflush_r+0xc>
 800a902:	89a3      	ldrh	r3, [r4, #12]
 800a904:	059b      	lsls	r3, r3, #22
 800a906:	d4e1      	bmi.n	800a8cc <_fflush_r+0xc>
 800a908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a90a:	f7ff fb61 	bl	8009fd0 <__retarget_lock_release_recursive>
 800a90e:	e7dd      	b.n	800a8cc <_fflush_r+0xc>

0800a910 <__swhatbuf_r>:
 800a910:	b570      	push	{r4, r5, r6, lr}
 800a912:	460c      	mov	r4, r1
 800a914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a918:	2900      	cmp	r1, #0
 800a91a:	b096      	sub	sp, #88	@ 0x58
 800a91c:	4615      	mov	r5, r2
 800a91e:	461e      	mov	r6, r3
 800a920:	da0d      	bge.n	800a93e <__swhatbuf_r+0x2e>
 800a922:	89a3      	ldrh	r3, [r4, #12]
 800a924:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a928:	f04f 0100 	mov.w	r1, #0
 800a92c:	bf14      	ite	ne
 800a92e:	2340      	movne	r3, #64	@ 0x40
 800a930:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a934:	2000      	movs	r0, #0
 800a936:	6031      	str	r1, [r6, #0]
 800a938:	602b      	str	r3, [r5, #0]
 800a93a:	b016      	add	sp, #88	@ 0x58
 800a93c:	bd70      	pop	{r4, r5, r6, pc}
 800a93e:	466a      	mov	r2, sp
 800a940:	f000 f862 	bl	800aa08 <_fstat_r>
 800a944:	2800      	cmp	r0, #0
 800a946:	dbec      	blt.n	800a922 <__swhatbuf_r+0x12>
 800a948:	9901      	ldr	r1, [sp, #4]
 800a94a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a94e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a952:	4259      	negs	r1, r3
 800a954:	4159      	adcs	r1, r3
 800a956:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a95a:	e7eb      	b.n	800a934 <__swhatbuf_r+0x24>

0800a95c <__smakebuf_r>:
 800a95c:	898b      	ldrh	r3, [r1, #12]
 800a95e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a960:	079d      	lsls	r5, r3, #30
 800a962:	4606      	mov	r6, r0
 800a964:	460c      	mov	r4, r1
 800a966:	d507      	bpl.n	800a978 <__smakebuf_r+0x1c>
 800a968:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a96c:	6023      	str	r3, [r4, #0]
 800a96e:	6123      	str	r3, [r4, #16]
 800a970:	2301      	movs	r3, #1
 800a972:	6163      	str	r3, [r4, #20]
 800a974:	b003      	add	sp, #12
 800a976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a978:	ab01      	add	r3, sp, #4
 800a97a:	466a      	mov	r2, sp
 800a97c:	f7ff ffc8 	bl	800a910 <__swhatbuf_r>
 800a980:	9f00      	ldr	r7, [sp, #0]
 800a982:	4605      	mov	r5, r0
 800a984:	4639      	mov	r1, r7
 800a986:	4630      	mov	r0, r6
 800a988:	f7ff fba6 	bl	800a0d8 <_malloc_r>
 800a98c:	b948      	cbnz	r0, 800a9a2 <__smakebuf_r+0x46>
 800a98e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a992:	059a      	lsls	r2, r3, #22
 800a994:	d4ee      	bmi.n	800a974 <__smakebuf_r+0x18>
 800a996:	f023 0303 	bic.w	r3, r3, #3
 800a99a:	f043 0302 	orr.w	r3, r3, #2
 800a99e:	81a3      	strh	r3, [r4, #12]
 800a9a0:	e7e2      	b.n	800a968 <__smakebuf_r+0xc>
 800a9a2:	89a3      	ldrh	r3, [r4, #12]
 800a9a4:	6020      	str	r0, [r4, #0]
 800a9a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9aa:	81a3      	strh	r3, [r4, #12]
 800a9ac:	9b01      	ldr	r3, [sp, #4]
 800a9ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a9b2:	b15b      	cbz	r3, 800a9cc <__smakebuf_r+0x70>
 800a9b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	f000 f837 	bl	800aa2c <_isatty_r>
 800a9be:	b128      	cbz	r0, 800a9cc <__smakebuf_r+0x70>
 800a9c0:	89a3      	ldrh	r3, [r4, #12]
 800a9c2:	f023 0303 	bic.w	r3, r3, #3
 800a9c6:	f043 0301 	orr.w	r3, r3, #1
 800a9ca:	81a3      	strh	r3, [r4, #12]
 800a9cc:	89a3      	ldrh	r3, [r4, #12]
 800a9ce:	431d      	orrs	r5, r3
 800a9d0:	81a5      	strh	r5, [r4, #12]
 800a9d2:	e7cf      	b.n	800a974 <__smakebuf_r+0x18>

0800a9d4 <memmove>:
 800a9d4:	4288      	cmp	r0, r1
 800a9d6:	b510      	push	{r4, lr}
 800a9d8:	eb01 0402 	add.w	r4, r1, r2
 800a9dc:	d902      	bls.n	800a9e4 <memmove+0x10>
 800a9de:	4284      	cmp	r4, r0
 800a9e0:	4623      	mov	r3, r4
 800a9e2:	d807      	bhi.n	800a9f4 <memmove+0x20>
 800a9e4:	1e43      	subs	r3, r0, #1
 800a9e6:	42a1      	cmp	r1, r4
 800a9e8:	d008      	beq.n	800a9fc <memmove+0x28>
 800a9ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a9ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a9f2:	e7f8      	b.n	800a9e6 <memmove+0x12>
 800a9f4:	4402      	add	r2, r0
 800a9f6:	4601      	mov	r1, r0
 800a9f8:	428a      	cmp	r2, r1
 800a9fa:	d100      	bne.n	800a9fe <memmove+0x2a>
 800a9fc:	bd10      	pop	{r4, pc}
 800a9fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa06:	e7f7      	b.n	800a9f8 <memmove+0x24>

0800aa08 <_fstat_r>:
 800aa08:	b538      	push	{r3, r4, r5, lr}
 800aa0a:	4d07      	ldr	r5, [pc, #28]	@ (800aa28 <_fstat_r+0x20>)
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	4604      	mov	r4, r0
 800aa10:	4608      	mov	r0, r1
 800aa12:	4611      	mov	r1, r2
 800aa14:	602b      	str	r3, [r5, #0]
 800aa16:	f7f6 fe4a 	bl	80016ae <_fstat>
 800aa1a:	1c43      	adds	r3, r0, #1
 800aa1c:	d102      	bne.n	800aa24 <_fstat_r+0x1c>
 800aa1e:	682b      	ldr	r3, [r5, #0]
 800aa20:	b103      	cbz	r3, 800aa24 <_fstat_r+0x1c>
 800aa22:	6023      	str	r3, [r4, #0]
 800aa24:	bd38      	pop	{r3, r4, r5, pc}
 800aa26:	bf00      	nop
 800aa28:	20001db0 	.word	0x20001db0

0800aa2c <_isatty_r>:
 800aa2c:	b538      	push	{r3, r4, r5, lr}
 800aa2e:	4d06      	ldr	r5, [pc, #24]	@ (800aa48 <_isatty_r+0x1c>)
 800aa30:	2300      	movs	r3, #0
 800aa32:	4604      	mov	r4, r0
 800aa34:	4608      	mov	r0, r1
 800aa36:	602b      	str	r3, [r5, #0]
 800aa38:	f7f6 fe49 	bl	80016ce <_isatty>
 800aa3c:	1c43      	adds	r3, r0, #1
 800aa3e:	d102      	bne.n	800aa46 <_isatty_r+0x1a>
 800aa40:	682b      	ldr	r3, [r5, #0]
 800aa42:	b103      	cbz	r3, 800aa46 <_isatty_r+0x1a>
 800aa44:	6023      	str	r3, [r4, #0]
 800aa46:	bd38      	pop	{r3, r4, r5, pc}
 800aa48:	20001db0 	.word	0x20001db0

0800aa4c <_sbrk_r>:
 800aa4c:	b538      	push	{r3, r4, r5, lr}
 800aa4e:	4d06      	ldr	r5, [pc, #24]	@ (800aa68 <_sbrk_r+0x1c>)
 800aa50:	2300      	movs	r3, #0
 800aa52:	4604      	mov	r4, r0
 800aa54:	4608      	mov	r0, r1
 800aa56:	602b      	str	r3, [r5, #0]
 800aa58:	f7f6 fe52 	bl	8001700 <_sbrk>
 800aa5c:	1c43      	adds	r3, r0, #1
 800aa5e:	d102      	bne.n	800aa66 <_sbrk_r+0x1a>
 800aa60:	682b      	ldr	r3, [r5, #0]
 800aa62:	b103      	cbz	r3, 800aa66 <_sbrk_r+0x1a>
 800aa64:	6023      	str	r3, [r4, #0]
 800aa66:	bd38      	pop	{r3, r4, r5, pc}
 800aa68:	20001db0 	.word	0x20001db0

0800aa6c <_realloc_r>:
 800aa6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa70:	4607      	mov	r7, r0
 800aa72:	4614      	mov	r4, r2
 800aa74:	460d      	mov	r5, r1
 800aa76:	b921      	cbnz	r1, 800aa82 <_realloc_r+0x16>
 800aa78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa7c:	4611      	mov	r1, r2
 800aa7e:	f7ff bb2b 	b.w	800a0d8 <_malloc_r>
 800aa82:	b92a      	cbnz	r2, 800aa90 <_realloc_r+0x24>
 800aa84:	f7ff fabc 	bl	800a000 <_free_r>
 800aa88:	4625      	mov	r5, r4
 800aa8a:	4628      	mov	r0, r5
 800aa8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa90:	f000 f81a 	bl	800aac8 <_malloc_usable_size_r>
 800aa94:	4284      	cmp	r4, r0
 800aa96:	4606      	mov	r6, r0
 800aa98:	d802      	bhi.n	800aaa0 <_realloc_r+0x34>
 800aa9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa9e:	d8f4      	bhi.n	800aa8a <_realloc_r+0x1e>
 800aaa0:	4621      	mov	r1, r4
 800aaa2:	4638      	mov	r0, r7
 800aaa4:	f7ff fb18 	bl	800a0d8 <_malloc_r>
 800aaa8:	4680      	mov	r8, r0
 800aaaa:	b908      	cbnz	r0, 800aab0 <_realloc_r+0x44>
 800aaac:	4645      	mov	r5, r8
 800aaae:	e7ec      	b.n	800aa8a <_realloc_r+0x1e>
 800aab0:	42b4      	cmp	r4, r6
 800aab2:	4622      	mov	r2, r4
 800aab4:	4629      	mov	r1, r5
 800aab6:	bf28      	it	cs
 800aab8:	4632      	movcs	r2, r6
 800aaba:	f7ff fa92 	bl	8009fe2 <memcpy>
 800aabe:	4629      	mov	r1, r5
 800aac0:	4638      	mov	r0, r7
 800aac2:	f7ff fa9d 	bl	800a000 <_free_r>
 800aac6:	e7f1      	b.n	800aaac <_realloc_r+0x40>

0800aac8 <_malloc_usable_size_r>:
 800aac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aacc:	1f18      	subs	r0, r3, #4
 800aace:	2b00      	cmp	r3, #0
 800aad0:	bfbc      	itt	lt
 800aad2:	580b      	ldrlt	r3, [r1, r0]
 800aad4:	18c0      	addlt	r0, r0, r3
 800aad6:	4770      	bx	lr

0800aad8 <_init>:
 800aad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aada:	bf00      	nop
 800aadc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aade:	bc08      	pop	{r3}
 800aae0:	469e      	mov	lr, r3
 800aae2:	4770      	bx	lr

0800aae4 <_fini>:
 800aae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aae6:	bf00      	nop
 800aae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaea:	bc08      	pop	{r3}
 800aaec:	469e      	mov	lr, r3
 800aaee:	4770      	bx	lr
