static void F_1 ( void )\r\n{\r\nunsigned long V_1 = F_2 () ;\r\nF_3 ( V_1 | V_2 ) ;\r\n}\r\nstatic void F_4 ( void )\r\n{\r\nF_5 () ;\r\nif ( ! F_6 () )\r\nF_3 ( F_2 () | V_3 ) ;\r\nF_7 () ;\r\n}\r\nvoid F_8 ( void )\r\n{\r\nF_5 () ;\r\nif ( ! F_6 () )\r\n__asm__(" .set push \n"\r\n" .set mips3 \n"\r\n" wait \n"\r\n" .set pop \n");\r\nF_7 () ;\r\n__asm__(" .globl __pastwait \n"\r\n"__pastwait: \n");\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nF_5 () ;\r\nif ( ! F_6 () )\r\n__asm__(\r\n" .set push \n"\r\n" .set mips3 \n"\r\n" .set noat \n"\r\n" mfc0 $1, $12 \n"\r\n" sync \n"\r\n" mtc0 $1, $12 # stalls until W stage \n"\r\n" wait \n"\r\n" mtc0 $1, $12 # stalls until W stage \n"\r\n" .set pop \n");\r\nF_7 () ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\n__asm__(" .set mips3 \n"\r\n" cache 0x14, 0(%0) \n"\r\n" cache 0x14, 32(%0) \n"\r\n" sync \n"\r\n" nop \n"\r\n" wait \n"\r\n" nop \n"\r\n" nop \n"\r\n" nop \n"\r\n" nop \n"\r\n" .set mips0 \n"\r\n: : "r" (au1k_wait));\r\n}\r\nstatic int T_1 F_11 ( char * V_4 )\r\n{\r\nV_5 = 1 ;\r\nreturn 1 ;\r\n}\r\nstatic int T_1 F_12 ( char * V_4 )\r\n{\r\nV_6 [ 0 ] . V_7 &= ~ V_8 ;\r\nV_9 = 1 ;\r\nreturn 1 ;\r\n}\r\nstatic int T_1 F_13 ( char * V_4 )\r\n{\r\nV_6 [ 0 ] . V_10 &= ~ ( V_11 | V_12 ) ;\r\nV_13 = 1 ;\r\nreturn 1 ;\r\n}\r\nvoid T_1 F_14 ( void )\r\n{\r\nstruct V_14 * V_15 = & V_16 ;\r\nif ( V_5 ) {\r\nF_15 ( L_1 ) ;\r\nreturn;\r\n}\r\nswitch ( V_15 -> V_17 ) {\r\ncase V_18 :\r\ncase V_19 :\r\nV_20 = F_1 ;\r\nbreak;\r\ncase V_21 :\r\nV_20 = F_4 ;\r\nbreak;\r\ncase V_22 :\r\ncase V_23 :\r\ncase V_24 :\r\ncase V_25 :\r\ncase V_26 :\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\ncase V_31 :\r\ncase V_32 :\r\ncase V_33 :\r\ncase V_34 :\r\ncase V_35 :\r\ncase V_36 :\r\ncase V_37 :\r\ncase V_38 :\r\ncase V_39 :\r\ncase V_40 :\r\ncase V_41 :\r\ncase V_42 :\r\ncase V_43 :\r\ncase V_44 :\r\ncase V_45 :\r\ncase V_46 :\r\nV_20 = V_47 ;\r\nbreak;\r\ncase V_48 :\r\nV_20 = F_9 ;\r\nbreak;\r\ncase V_49 :\r\ncase V_50 :\r\ncase V_51 :\r\ncase V_52 :\r\nV_20 = V_47 ;\r\nif ( F_16 () & V_53 )\r\nV_20 = F_8 ;\r\nbreak;\r\ncase V_54 :\r\nV_20 = V_47 ;\r\nif ( ( V_15 -> V_55 & 0xff ) >= F_17 ( 2 , 1 , 0 ) )\r\nV_20 = F_8 ;\r\nbreak;\r\ncase V_56 :\r\nV_20 = F_8 ;\r\nbreak;\r\ncase V_57 :\r\nV_20 = F_10 ;\r\nbreak;\r\ncase V_58 :\r\nif ( ( V_15 -> V_55 & 0xff ) <= 0x64 )\r\nbreak;\r\nbreak;\r\ncase V_59 :\r\nif ( ( V_15 -> V_55 & 0x00ff ) >= 0x40 )\r\nV_20 = V_47 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_18 ( void )\r\n{\r\nstruct V_14 * V_15 = & V_16 ;\r\nswitch ( V_15 -> V_17 ) {\r\ncase V_51 :\r\nif ( ( V_15 -> V_55 & V_60 ) <= V_61 )\r\nF_19 ( F_16 () | V_62 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nvoid T_1 F_20 ( void )\r\n{\r\nF_18 () ;\r\n}\r\nstatic inline int F_21 ( void )\r\n{\r\n#ifdef F_22\r\nextern unsigned long V_63 ( unsigned long ) ;\r\nunsigned long V_64 , V_65 ;\r\nunsigned long V_1 = F_2 () ;\r\nV_64 = V_63 ( V_66 ) ;\r\nF_3 ( V_1 ^ V_67 ) ;\r\nV_65 = V_63 ( V_66 ) ;\r\nF_3 ( V_1 ) ;\r\nreturn V_64 != V_65 ;\r\n#else\r\nreturn 0 ;\r\n#endif\r\n}\r\nstatic inline void F_23 ( int V_68 , const char * V_69 )\r\n{\r\nif ( V_68 == 0 )\r\nV_70 = V_69 ;\r\n}\r\nstatic inline unsigned long F_24 ( void )\r\n{\r\nunsigned long V_71 , V_72 ;\r\nV_71 = F_25 () ;\r\nF_26 () ;\r\nV_72 = F_27 ( V_73 ) ;\r\nF_28 ( V_71 ) ;\r\nreturn V_72 ;\r\n}\r\nstatic inline int F_29 ( void )\r\n{\r\nreturn ( ( F_24 () & 0xff00 ) != V_74 ) ;\r\n}\r\nstatic inline void F_30 ( struct V_14 * V_15 )\r\n{\r\n#ifdef F_31\r\nF_32 ( 0x3fffffffffffe000ULL ) ;\r\nF_33 () ;\r\nV_15 -> V_75 = F_34 ( F_35 () & 0x3fffffffffffe000ULL ) ;\r\n#endif\r\n}\r\nstatic inline unsigned int F_36 ( struct V_14 * V_15 )\r\n{\r\nunsigned int V_76 ;\r\nint V_77 ;\r\nV_76 = F_37 () ;\r\nif ( ( ( V_76 & V_78 ) >> 7 ) == 1 )\r\nV_15 -> V_7 |= V_79 ;\r\nV_77 = ( V_76 & V_80 ) >> 13 ;\r\nswitch ( V_77 ) {\r\ncase 0 :\r\nswitch ( ( V_76 & V_81 ) >> 10 ) {\r\ncase 0 :\r\nV_15 -> V_82 = V_83 ;\r\nbreak;\r\ncase 1 :\r\nV_15 -> V_82 = V_84 ;\r\nbreak;\r\ndefault:\r\ngoto V_85;\r\n}\r\nbreak;\r\ncase 2 :\r\nswitch ( ( V_76 & V_81 ) >> 10 ) {\r\ncase 0 :\r\nV_15 -> V_82 = V_86 ;\r\nbreak;\r\ncase 1 :\r\nV_15 -> V_82 = V_87 ;\r\nbreak;\r\ndefault:\r\ngoto V_85;\r\n}\r\nbreak;\r\ndefault:\r\ngoto V_85;\r\n}\r\nreturn V_76 & V_88 ;\r\nV_85:\r\nF_38 ( V_89 , V_76 ) ;\r\n}\r\nstatic inline unsigned int F_39 ( struct V_14 * V_15 )\r\n{\r\nunsigned int V_90 ;\r\nV_90 = F_40 () ;\r\nif ( V_90 & V_91 )\r\nV_15 -> V_10 |= V_92 ;\r\nif ( V_90 & V_93 )\r\nV_15 -> V_7 |= V_94 ;\r\nif ( V_90 & V_95 )\r\nV_15 -> V_10 |= V_96 ;\r\nif ( V_90 & V_97 )\r\nV_15 -> V_7 |= V_98 ;\r\nif ( V_90 & V_99 ) {\r\nV_15 -> V_7 |= V_8 ;\r\nV_15 -> V_7 |= V_100 ;\r\n}\r\nif ( V_101 )\r\nV_15 -> V_102 = ( ( V_90 & V_103 ) >> 25 ) + 1 ;\r\nreturn V_90 & V_88 ;\r\n}\r\nstatic inline unsigned int F_41 ( struct V_14 * V_15 )\r\n{\r\nunsigned int V_104 ;\r\nV_104 = F_42 () ;\r\nif ( V_104 & V_105 )\r\nV_15 -> V_106 . V_107 &= ~ V_108 ;\r\nreturn V_104 & V_88 ;\r\n}\r\nstatic inline unsigned int F_43 ( struct V_14 * V_15 )\r\n{\r\nunsigned int V_109 ;\r\nV_109 = F_44 () ;\r\nif ( V_109 & V_110 ) {\r\nV_15 -> V_10 |= V_111 ;\r\nV_15 -> V_7 |= V_112 ;\r\n}\r\nif ( V_109 & V_113 )\r\nV_15 -> V_7 |= V_112 ;\r\nif ( V_109 & V_114 )\r\nV_15 -> V_10 |= V_11 ;\r\nif ( V_109 & V_115 )\r\nV_15 -> V_10 |= V_12 ;\r\nif ( V_109 & V_116 )\r\nV_15 -> V_7 |= V_117 ;\r\nif ( V_109 & V_118 )\r\nV_15 -> V_7 |= V_119 ;\r\nif ( V_109 & V_120 )\r\nV_15 -> V_10 |= V_121 ;\r\nif ( V_109 & V_122 )\r\nV_15 -> V_7 |= V_123 ;\r\nreturn V_109 & V_88 ;\r\n}\r\nstatic inline unsigned int F_45 ( struct V_14 * V_15 )\r\n{\r\nunsigned int V_124 ;\r\nV_124 = F_46 () ;\r\nif ( ( V_124 & V_125 ) == V_126\r\n&& V_101 )\r\nV_15 -> V_102 += ( V_124 & V_127 ) * 0x40 ;\r\nV_15 -> V_128 = ( V_124 >> 16 ) & 0xff ;\r\nreturn V_124 & V_88 ;\r\n}\r\nstatic void T_2 F_47 ( struct V_14 * V_15 )\r\n{\r\nint V_129 ;\r\nV_15 -> V_7 = V_130 | V_131 | V_132 |\r\nV_133 | V_134 | V_135 ;\r\nV_15 -> V_106 . V_107 = V_108 ;\r\nV_129 = F_36 ( V_15 ) ;\r\nF_48 ( ! V_129 ) ;\r\nif ( V_129 )\r\nV_129 = F_39 ( V_15 ) ;\r\nif ( V_129 )\r\nV_129 = F_41 ( V_15 ) ;\r\nif ( V_129 )\r\nV_129 = F_43 ( V_15 ) ;\r\nif ( V_129 )\r\nV_129 = F_45 ( V_15 ) ;\r\nF_49 ( V_15 ) ;\r\nif ( V_136 )\r\nV_15 -> V_137 = F_50 () & 0x3ff ;\r\n}\r\nstatic inline void F_51 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_138 :\r\nV_15 -> V_17 = V_139 ;\r\nV_140 [ V_68 ] = L_2 ;\r\nV_15 -> V_82 = V_141 ;\r\nV_15 -> V_7 = V_79 | V_142 |\r\nV_143 ;\r\nif ( F_29 () )\r\nV_15 -> V_7 |= V_8 ;\r\nV_15 -> V_102 = 64 ;\r\nbreak;\r\ncase V_144 :\r\nif ( ( V_15 -> V_55 & 0xff ) == V_145 ) {\r\nif ( F_21 () ) {\r\nV_15 -> V_17 = V_19 ;\r\nV_140 [ V_68 ] = L_3 ;\r\n} else {\r\nV_15 -> V_17 = V_146 ;\r\nV_140 [ V_68 ] = L_4 ;\r\n}\r\n} else {\r\nV_15 -> V_17 = V_147 ;\r\nV_140 [ V_68 ] = L_5 ;\r\n}\r\nV_15 -> V_82 = V_141 ;\r\nV_15 -> V_7 = V_79 | V_142 |\r\nV_143 ;\r\nif ( F_29 () )\r\nV_15 -> V_7 |= V_8 ;\r\nV_15 -> V_102 = 64 ;\r\nbreak;\r\ncase V_148 :\r\nif ( F_37 () & V_149 ) {\r\nif ( ( V_15 -> V_55 & 0xff ) >= V_150 ) {\r\nV_15 -> V_17 = V_151 ;\r\nV_140 [ V_68 ] = L_6 ;\r\n} else {\r\nV_15 -> V_17 = V_152 ;\r\nV_140 [ V_68 ] = L_7 ;\r\n}\r\n} else {\r\nif ( ( V_15 -> V_55 & 0xff ) >= V_150 ) {\r\nV_15 -> V_17 = V_153 ;\r\nV_140 [ V_68 ] = L_8 ;\r\n} else {\r\nV_15 -> V_17 = V_154 ;\r\nV_140 [ V_68 ] = L_9 ;\r\n}\r\n}\r\nV_15 -> V_82 = V_155 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_94 | V_157 |\r\nV_134 ;\r\nV_15 -> V_102 = 48 ;\r\nbreak;\r\ncase V_158 :\r\nswitch ( V_15 -> V_55 & 0xf0 ) {\r\ncase V_159 :\r\nV_15 -> V_17 = V_160 ;\r\nV_140 [ V_68 ] = L_10 ;\r\nbreak;\r\ncase V_161 :\r\nV_15 -> V_17 = V_162 ;\r\nV_140 [ V_68 ] = L_11 ;\r\nbreak;\r\ncase V_163 :\r\nif ( ( V_15 -> V_55 & 0xf ) < 0x3 ) {\r\nV_15 -> V_17 = V_164 ;\r\nV_140 [ V_68 ] = L_12 ;\r\n} else {\r\nV_15 -> V_17 = V_165 ;\r\nV_140 [ V_68 ] = L_13 ;\r\n}\r\nbreak;\r\ncase V_166 :\r\nif ( ( V_15 -> V_55 & 0xf ) < 0x4 ) {\r\nV_15 -> V_17 = V_167 ;\r\nV_140 [ V_68 ] = L_14 ;\r\n} else {\r\nV_15 -> V_17 = V_168 ;\r\nV_140 [ V_68 ] = L_15 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_15 ( V_169 L_16 ) ;\r\nV_15 -> V_17 = V_170 ;\r\nV_140 [ V_68 ] = L_17 ;\r\nbreak;\r\n}\r\nV_15 -> V_82 = V_155 ;\r\nV_15 -> V_7 = V_156 ;\r\nV_15 -> V_102 = 32 ;\r\nbreak;\r\ncase V_171 :\r\nV_15 -> V_17 = V_172 ;\r\nV_140 [ V_68 ] = L_18 ;\r\nV_15 -> V_82 = V_155 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_134 ;\r\nV_15 -> V_102 = 32 ;\r\nbreak;\r\ncase V_173 :\r\nV_15 -> V_17 = V_23 ;\r\nV_140 [ V_68 ] = L_19 ;\r\nV_15 -> V_82 = V_155 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_134 ;\r\nV_15 -> V_102 = 48 ;\r\nbreak;\r\n#if 0\r\ncase PRID_IMP_R4650:\r\nc->cputype = CPU_R4650;\r\n__cpu_name[cpu] = "R4650";\r\nc->isa_level = MIPS_CPU_ISA_III;\r\nc->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_LLSC;\r\nc->tlbsize = 48;\r\nbreak;\r\n#endif\r\ncase V_174 :\r\nV_15 -> V_82 = V_141 ;\r\nV_15 -> V_7 = V_79 | V_175 ;\r\nif ( ( V_15 -> V_55 & 0xf0 ) == ( V_176 & 0xf0 ) ) {\r\nV_15 -> V_17 = V_21 ;\r\nV_140 [ V_68 ] = L_20 ;\r\nV_15 -> V_102 = 64 ;\r\n} else {\r\nswitch ( V_15 -> V_55 & 0xff ) {\r\ncase V_177 :\r\nV_15 -> V_17 = V_178 ;\r\nV_140 [ V_68 ] = L_21 ;\r\nV_15 -> V_102 = 32 ;\r\nbreak;\r\ncase V_179 :\r\nV_15 -> V_17 = V_180 ;\r\nV_140 [ V_68 ] = L_22 ;\r\nV_15 -> V_102 = 64 ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\ncase V_181 :\r\nV_15 -> V_17 = V_26 ;\r\nV_140 [ V_68 ] = L_23 ;\r\nV_15 -> V_82 = V_155 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_134 ;\r\nV_15 -> V_102 = 48 ;\r\nbreak;\r\ncase V_182 :\r\nV_15 -> V_17 = V_56 ;\r\nV_140 [ V_68 ] = L_24 ;\r\nV_15 -> V_82 = V_155 ;\r\nV_15 -> V_7 = V_156 | V_134 ;\r\nif ( ! ( V_15 -> V_55 & 0x08 ) )\r\nV_15 -> V_7 |= V_8 | V_100 ;\r\nV_15 -> V_102 = 48 ;\r\nbreak;\r\ncase V_183 :\r\nV_15 -> V_17 = V_27 ;\r\nV_140 [ V_68 ] = L_25 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_134 ;\r\nV_15 -> V_102 = 48 ;\r\nbreak;\r\ncase V_185 :\r\nV_15 -> V_17 = V_186 ;\r\nV_140 [ V_68 ] = L_26 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_94 | V_134 ;\r\nV_15 -> V_102 = 48 ;\r\nbreak;\r\ncase V_187 :\r\nV_15 -> V_17 = V_28 ;\r\nV_140 [ V_68 ] = L_27 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_94 | V_134 ;\r\nV_15 -> V_102 = 48 ;\r\nbreak;\r\ncase V_188 :\r\nV_15 -> V_17 = V_29 ;\r\nV_140 [ V_68 ] = L_28 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_133 | V_134 ;\r\nV_15 -> V_102 = 48 ;\r\nbreak;\r\ncase V_189 :\r\nV_15 -> V_17 = V_190 ;\r\nV_140 [ V_68 ] = L_29 ;\r\nV_15 -> V_82 = V_191 ;\r\nV_15 -> V_7 = V_79 | V_8 |\r\nV_134 ;\r\nV_15 -> V_102 = 32 ;\r\nbreak;\r\ncase V_192 :\r\nV_15 -> V_17 = V_193 ;\r\nV_140 [ V_68 ] = L_30 ;\r\nV_15 -> V_82 = V_191 ;\r\nV_15 -> V_7 = V_79 | V_8 |\r\nV_134 ;\r\nV_15 -> V_102 = 32 ;\r\nbreak;\r\ncase V_194 :\r\nV_15 -> V_17 = V_48 ;\r\nV_140 [ V_68 ] = L_31 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_134 ;\r\nV_15 -> V_102 = ( F_52 () & ( 1 << 29 ) ) ? 64 : 48 ;\r\nbreak;\r\ncase V_195 :\r\nV_15 -> V_17 = V_59 ;\r\nV_140 [ V_68 ] = L_32 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_156 | V_8 | V_100 |\r\nV_134 ;\r\nV_15 -> V_102 = ( F_52 () & ( 1 << 29 ) ) ? 64 : 48 ;\r\nbreak;\r\ncase V_196 :\r\nV_15 -> V_17 = V_197 ;\r\nV_140 [ V_68 ] = L_33 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_79 | V_130 |\r\nV_8 | V_100 |\r\nV_134 ;\r\nV_15 -> V_102 = 384 ;\r\nbreak;\r\ncase V_198 :\r\nV_15 -> V_17 = V_199 ;\r\nV_140 [ V_68 ] = L_34 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_79 | V_131 | V_130 |\r\nV_8 | V_100 |\r\nV_132 | V_94 |\r\nV_134 ;\r\nV_15 -> V_102 = 64 ;\r\nbreak;\r\ncase V_200 :\r\nV_15 -> V_17 = V_201 ;\r\nV_140 [ V_68 ] = L_35 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_79 | V_131 | V_130 |\r\nV_8 | V_100 |\r\nV_132 | V_94 |\r\nV_134 ;\r\nV_15 -> V_102 = 64 ;\r\nbreak;\r\ncase V_202 :\r\nV_15 -> V_17 = V_203 ;\r\nV_140 [ V_68 ] = L_36 ;\r\nV_15 -> V_82 = V_184 ;\r\nV_15 -> V_7 = V_79 | V_131 | V_130 |\r\nV_8 | V_100 |\r\nV_132 | V_94 |\r\nV_134 ;\r\nV_15 -> V_102 = 64 ;\r\nbreak;\r\ncase V_204 :\r\nV_15 -> V_17 = V_205 ;\r\nV_140 [ V_68 ] = L_37 ;\r\nswitch ( V_15 -> V_55 & V_60 ) {\r\ncase V_206 :\r\nF_23 ( V_68 , L_38 ) ;\r\nbreak;\r\ncase V_207 :\r\nF_23 ( V_68 , L_39 ) ;\r\nbreak;\r\n}\r\nV_15 -> V_82 = V_155 ;\r\nV_15 -> V_7 = V_156 |\r\nV_8 | V_134 |\r\nV_100 ;\r\nV_15 -> V_102 = 64 ;\r\nbreak;\r\ncase V_208 :\r\nF_47 ( V_15 ) ;\r\nV_15 -> V_17 = V_44 ;\r\nswitch ( V_15 -> V_55 & V_60 ) {\r\ncase V_209 :\r\nV_140 [ V_68 ] = L_40 ;\r\nbreak;\r\n}\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_53 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_210 :\r\nV_15 -> V_17 = V_30 ;\r\nV_140 [ V_68 ] = L_41 ;\r\nbreak;\r\ncase V_211 :\r\ncase V_212 :\r\nV_15 -> V_17 = V_31 ;\r\nV_140 [ V_68 ] = L_42 ;\r\nbreak;\r\ncase V_213 :\r\ncase V_214 :\r\nV_15 -> V_17 = V_32 ;\r\nV_140 [ V_68 ] = L_43 ;\r\nbreak;\r\ncase V_215 :\r\nV_15 -> V_17 = V_33 ;\r\nV_140 [ V_68 ] = L_44 ;\r\nbreak;\r\ncase V_216 :\r\nV_15 -> V_17 = V_217 ;\r\nV_140 [ V_68 ] = L_45 ;\r\nbreak;\r\ncase V_218 :\r\nV_15 -> V_17 = V_58 ;\r\nV_140 [ V_68 ] = L_46 ;\r\nbreak;\r\ncase V_219 :\r\ncase V_220 :\r\nV_15 -> V_17 = V_50 ;\r\nV_140 [ V_68 ] = L_47 ;\r\nbreak;\r\ncase V_221 :\r\nV_15 -> V_17 = V_34 ;\r\nV_140 [ V_68 ] = L_48 ;\r\nbreak;\r\ncase V_222 :\r\nV_15 -> V_17 = V_51 ;\r\nV_140 [ V_68 ] = L_49 ;\r\nbreak;\r\ncase V_223 :\r\nV_15 -> V_17 = V_54 ;\r\nV_140 [ V_68 ] = L_50 ;\r\nbreak;\r\ncase V_224 :\r\nV_15 -> V_17 = V_49 ;\r\nV_140 [ V_68 ] = L_51 ;\r\nbreak;\r\ncase V_225 :\r\nV_15 -> V_17 = V_52 ;\r\nV_140 [ V_68 ] = L_52 ;\r\nbreak;\r\ncase V_226 :\r\nV_15 -> V_17 = V_54 ;\r\nV_140 [ V_68 ] = L_53 ;\r\nbreak;\r\n}\r\nF_54 () ;\r\n}\r\nstatic inline void F_55 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_227 :\r\ncase V_228 :\r\nV_15 -> V_17 = V_57 ;\r\nswitch ( ( V_15 -> V_55 >> 24 ) & 0xff ) {\r\ncase 0 :\r\nV_140 [ V_68 ] = L_54 ;\r\nbreak;\r\ncase 1 :\r\nV_140 [ V_68 ] = L_55 ;\r\nbreak;\r\ncase 2 :\r\nV_140 [ V_68 ] = L_56 ;\r\nbreak;\r\ncase 3 :\r\nV_140 [ V_68 ] = L_57 ;\r\nbreak;\r\ncase 4 :\r\nV_140 [ V_68 ] = L_58 ;\r\nif ( ( V_15 -> V_55 & 0xff ) == 2 )\r\nV_140 [ V_68 ] = L_59 ;\r\nbreak;\r\ncase 5 :\r\nV_140 [ V_68 ] = L_60 ;\r\nbreak;\r\ndefault:\r\nV_140 [ V_68 ] = L_61 ;\r\nbreak;\r\n}\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_56 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_229 :\r\nV_15 -> V_17 = V_230 ;\r\nV_140 [ V_68 ] = L_62 ;\r\nif ( ( V_15 -> V_55 & 0xff ) < 0x02 )\r\nV_15 -> V_7 &= ~ ( V_8 | V_100 ) ;\r\nbreak;\r\ncase V_231 :\r\nV_15 -> V_17 = V_232 ;\r\nV_140 [ V_68 ] = L_63 ;\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_57 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_233 :\r\nV_15 -> V_17 = V_234 ;\r\nV_140 [ V_68 ] = L_64 ;\r\nV_15 -> V_106 . V_235 = 8 ;\r\nV_15 -> V_102 = 64 ;\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_58 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_236 :\r\nV_15 -> V_17 = V_35 ;\r\nV_140 [ V_68 ] = L_65 ;\r\nV_15 -> V_82 = V_83 ;\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_59 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_237 :\r\ncase V_238 :\r\nV_15 -> V_17 = V_239 ;\r\nV_140 [ V_68 ] = L_66 ;\r\nF_23 ( V_68 , L_67 ) ;\r\nbreak;\r\ncase V_240 :\r\ncase V_241 :\r\ncase V_242 :\r\nV_15 -> V_17 = V_36 ;\r\nV_140 [ V_68 ] = L_68 ;\r\nF_23 ( V_68 , L_69 ) ;\r\nbreak;\r\ncase V_243 : {\r\nint V_244 = V_15 -> V_55 & 0xff ;\r\nif ( V_244 >= V_245 &&\r\nV_244 <= V_246 ) {\r\nV_15 -> V_17 = V_38 ;\r\nV_140 [ V_68 ] = L_70 ;\r\nF_23 ( V_68 , L_71 ) ;\r\n} else {\r\nV_15 -> V_17 = V_37 ;\r\nV_140 [ V_68 ] = L_72 ;\r\nF_23 ( V_68 , L_73 ) ;\r\n}\r\nbreak;\r\n}\r\ncase V_247 :\r\nV_15 -> V_17 = V_39 ;\r\nV_140 [ V_68 ] = L_74 ;\r\nF_23 ( V_68 , L_75 ) ;\r\nV_15 -> V_7 |= V_123 ;\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_60 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_248 :\r\ncase V_249 :\r\ncase V_250 :\r\nV_15 -> V_17 = V_40 ;\r\nV_140 [ V_68 ] = L_76 ;\r\ngoto V_251;\r\ncase V_252 :\r\ncase V_253 :\r\ncase V_254 :\r\ncase V_255 :\r\nV_15 -> V_17 = V_41 ;\r\nV_140 [ V_68 ] = L_77 ;\r\nV_251:\r\nF_23 ( V_68 , L_78 ) ;\r\nbreak;\r\ncase V_256 :\r\ncase V_257 :\r\ncase V_258 :\r\ncase V_259 :\r\nV_15 -> V_17 = V_42 ;\r\nV_140 [ V_68 ] = L_79 ;\r\nF_23 ( V_68 , L_80 ) ;\r\nbreak;\r\ndefault:\r\nF_15 ( V_169 L_81 ) ;\r\nV_15 -> V_17 = V_260 ;\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_61 ( struct V_14 * V_15 , unsigned int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nV_15 -> V_7 &= ~ V_132 ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_261 :\r\nV_15 -> V_17 = V_43 ;\r\nV_140 [ V_68 ] = L_82 ;\r\nbreak;\r\ndefault:\r\nF_38 ( L_83 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_62 ( struct V_14 * V_15 , int V_68 )\r\n{\r\nF_47 ( V_15 ) ;\r\nif ( ( V_15 -> V_55 & 0xff00 ) == V_262 ) {\r\nV_15 -> V_17 = V_57 ;\r\nV_140 [ V_68 ] = L_84 ;\r\nreturn;\r\n}\r\nV_15 -> V_7 = ( V_79 |\r\nV_130 |\r\nV_132 |\r\nV_133 |\r\nV_94 |\r\nV_98 |\r\nV_134 ) ;\r\nswitch ( V_15 -> V_55 & 0xff00 ) {\r\ncase V_263 :\r\ncase V_264 :\r\nV_15 -> V_17 = V_46 ;\r\nV_140 [ V_68 ] = L_85 ;\r\nbreak;\r\ncase V_265 :\r\ncase V_266 :\r\ncase V_267 :\r\ncase V_268 :\r\ncase V_269 :\r\ncase V_270 :\r\ncase V_271 :\r\ncase V_272 :\r\nV_15 -> V_17 = V_45 ;\r\nV_140 [ V_68 ] = L_86 ;\r\nbreak;\r\ncase V_273 :\r\ncase V_274 :\r\ncase V_275 :\r\ncase V_276 :\r\ncase V_277 :\r\ncase V_278 :\r\ncase V_279 :\r\ncase V_280 :\r\ncase V_281 :\r\ncase V_282 :\r\ncase V_283 :\r\ncase V_284 :\r\ncase V_285 :\r\nV_15 -> V_17 = V_45 ;\r\nV_140 [ V_68 ] = L_87 ;\r\nbreak;\r\ndefault:\r\nF_63 ( L_88 ,\r\nV_15 -> V_55 ) ;\r\nV_15 -> V_17 = V_45 ;\r\nbreak;\r\n}\r\nif ( V_15 -> V_17 == V_46 ) {\r\nV_15 -> V_82 = V_87 ;\r\nV_15 -> V_7 |= ( V_8 | V_123 | V_135 ) ;\r\nV_15 -> V_102 = ( ( F_64 () >> 16 ) & 0xffff ) + 1 ;\r\n} else {\r\nV_15 -> V_82 = V_86 ;\r\nV_15 -> V_102 = ( ( F_40 () >> 25 ) & 0x3f ) + 1 ;\r\n}\r\n}\r\nT_2 void F_65 ( void )\r\n{\r\nstruct V_14 * V_15 = & V_16 ;\r\nunsigned int V_68 = F_66 () ;\r\nV_15 -> V_55 = V_286 ;\r\nV_15 -> V_72 = V_74 ;\r\nV_15 -> V_17 = V_260 ;\r\nV_15 -> V_55 = F_67 () ;\r\nswitch ( V_15 -> V_55 & 0xff0000 ) {\r\ncase V_287 :\r\nF_51 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_288 :\r\nF_53 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_289 :\r\nF_55 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_290 :\r\nF_56 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_291 :\r\nF_59 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_292 :\r\nF_57 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_293 :\r\nF_58 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_294 :\r\nF_60 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_295 :\r\nF_61 ( V_15 , V_68 ) ;\r\nbreak;\r\ncase V_296 :\r\nF_62 ( V_15 , V_68 ) ;\r\nbreak;\r\n}\r\nF_48 ( ! V_140 [ V_68 ] ) ;\r\nF_48 ( V_15 -> V_17 == V_260 ) ;\r\nF_48 ( F_68 () != V_15 -> V_17 ) ;\r\nif ( V_9 )\r\nV_15 -> V_7 &= ~ V_8 ;\r\nif ( V_13 )\r\nV_15 -> V_10 &= ~ ( V_11 | V_12 ) ;\r\nif ( V_15 -> V_7 & V_8 ) {\r\nV_15 -> V_72 = F_24 () ;\r\nif ( V_15 -> V_82 == V_83 ||\r\nV_15 -> V_82 == V_84 ||\r\nV_15 -> V_82 == V_86 ||\r\nV_15 -> V_82 == V_87 ) {\r\nif ( V_15 -> V_72 & V_297 )\r\nV_15 -> V_10 |= V_298 ;\r\n}\r\n}\r\nif ( V_136 ) {\r\nV_15 -> V_299 = ( ( F_69 () >> 26 ) & 0x0f ) + 1 ;\r\nV_15 -> V_7 |= V_300 ;\r\n}\r\nelse\r\nV_15 -> V_299 = 1 ;\r\nF_30 ( V_15 ) ;\r\n#ifdef F_70\r\nif ( V_68 == 0 )\r\nV_301 = ~ ( ( 1ull << V_302 ) - 1 ) ;\r\n#endif\r\n}\r\nT_2 void F_71 ( void )\r\n{\r\nstruct V_14 * V_15 = & V_16 ;\r\nF_15 ( V_169 L_89 ,\r\nV_15 -> V_55 , F_72 () ) ;\r\nif ( V_15 -> V_7 & V_8 )\r\nF_15 ( V_169 L_90 , V_15 -> V_72 ) ;\r\n}
