Responsible for taking clarified intent from the PLANNER and producing a frozen specification for the Verilog generation. 