{"question": "/* Generated by Yosys 0.53 (git sha1 53c22ab7c, g++ 12.2.1 -fPIC -O3) */\\n\\n(* src = \\\"../riscv/core/riscv/riscv_divider.v:42.1-179.10\\\" *)\\nmodule riscv_divider(clk_i, rst_i, opcode_valid_i, opcode_opcode_i, opcode_pc_i, opcode_invalid_i, opcode_rd_idx_i, opcode_ra_idx_i, opcode_rb_idx_i, opcode_ra_operand_i, opcode_rb_operand_i, writeback_valid_o, writeback_value_o);\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  wire [31:0] _0000_;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  wire [62:0] _0001_;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  wire [31:0] _0002_;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  wire [31:0] _0003_;\\n  wire _0004_;\\n  wire _0005_;\\n  wire _0006_;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:129.22-130.100\\\" *)\\n  wire _0007_;\\n  wire _0008_;\\n  wire _0009_;\\n  wire _0010_;\\n  wire _0011_;\\n  wire _0012_;\\n  wire _0013_;\\n  wire _0014_;\\n  wire _0015_;\\n  wire _0016_;\\n  wire _0017_;\\n  wire _0018_;\\n  wire _0019_;\\n  wire _0020_;\\n  wire _0021_;\\n  wire _0022_;\\n  wire _0023_;\\n  wire _0024_;\\n  wire _0025_;\\n  wire _0026_;\\n  wire _0027_;\\n  wire _0028_;\\n  wire _0029_;\\n  wire _0030_;\\n  wire _0031_;\\n  wire _0032_;\\n  wire _0033_;\\n  wire _0034_;\\n  wire _0035_;\\n  wire _0036_;\\n  wire _0037_;\\n  wire _0038_;\\n  wire _0039_;\\n  wire _0040_;\\n  wire _0041_;\\n  wire _0042_;\\n  wire _0043_;\\n  wire _0044_;\\n  wire _0045_;\\n  wire _0046_;\\n  wire _0047_;\\n  wire _0048_;\\n  wire _0049_;\\n  wire _0050_;\\n  wire _0051_;\\n  wire _0052_;\\n  wire _0053_;\\n  wire _0054_;\\n  wire _0055_;\\n  wire _0056_;\\n  wire _0057_;\\n  wire _0058_;\\n  wire _0059_;\\n  wire _0060_;\\n  wire _0061_;\\n  wire _0062_;\\n  wire _0063_;\\n  wire _0064_;\\n  wire _0065_;\\n  wire _0066_;\\n  wire _0067_;\\n  wire _0068_;\\n  wire _0069_;\\n  wire _0070_;\\n  wire _0071_;\\n  wire _0072_;\\n  wire _0073_;\\n  wire _0074_;\\n  wire _0075_;\\n  wire _0076_;\\n  wire _0077_;\\n  wire _0078_;\\n  wire _0079_;\\n  wire _0080_;\\n  wire _0081_;\\n  wire _0082_;\\n  wire _0083_;\\n  wire _0084_;\\n  wire _0085_;\\n  wire _0086_;\\n  wire _0087_;\\n  wire _0088_;\\n  wire _0089_;\\n  wire _0090_;\\n  wire _0091_;\\n  wire _0092_;\\n  wire _0093_;\\n  wire _0094_;\\n  wire _0095_;\\n  wire _0096_;\\n  wire _0097_;\\n  wire _0098_;\\n  wire _0099_;\\n  wire _0100_;\\n  wire _0101_;\\n  wire _0102_;\\n  wire _0103_;\\n  wire _0104_;\\n  wire _0105_;\\n  wire _0106_;\\n  wire _0107_;\\n  wire _0108_;\\n  wire _0109_;\\n  wire _0110_;\\n  wire _0111_;\\n  wire _0112_;\\n  wire _0113_;\\n  wire _0114_;\\n  wire _0115_;\\n  wire _0116_;\\n  wire _0117_;\\n  wire _0118_;\\n  wire _0119_;\\n  wire _0120_;\\n  wire _0121_;\\n  wire _0122_;\\n  wire _0123_;\\n  wire _0124_;\\n  wire _0125_;\\n  wire _0126_;\\n  wire _0127_;\\n  wire _0128_;\\n  wire _0129_;\\n  wire _0130_;\\n  wire _0131_;\\n  wire _0132_;\\n  wire _0133_;\\n  wire _0134_;\\n  wire _0135_;\\n  wire _0136_;\\n  wire _0137_;\\n  wire _0138_;\\n  wire _0139_;\\n  wire _0140_;\\n  wire _0141_;\\n  wire _0142_;\\n  wire _0143_;\\n  wire _0144_;\\n  wire _0145_;\\n  wire _0146_;\\n  wire _0147_;\\n  wire _0148_;\\n  wire _0149_;\\n  wire _0150_;\\n  wire _0151_;\\n  wire _0152_;\\n  wire _0153_;\\n  wire _0154_;\\n  wire _0155_;\\n  wire _0156_;\\n  wire _0157_;\\n  wire _0158_;\\n  wire _0159_;\\n  wire _0160_;\\n  wire _0161_;\\n  wire _0162_;\\n  wire _0163_;\\n  wire _0164_;\\n  wire _0165_;\\n  wire _0166_;\\n  wire _0167_;\\n  wire _0168_;\\n  wire _0169_;\\n  wire _0170_;\\n  wire _0171_;\\n  wire _0172_;\\n  wire _0173_;\\n  wire _0174_;\\n  wire _0175_;\\n  wire _0176_;\\n  wire _0177_;\\n  wire _0178_;\\n  wire _0179_;\\n  wire _0180_;\\n  wire _0181_;\\n  wire _0182_;\\n  wire _0183_;\\n  wire _0184_;\\n  wire _0185_;\\n  wire _0186_;\\n  wire _0187_;\\n  wire _0188_;\\n  wire _0189_;\\n  wire _0190_;\\n  wire _0191_;\\n  wire _0192_;\\n  wire _0193_;\\n  wire _0194_;\\n  wire _0195_;\\n  wire _0196_;\\n  wire _0197_;\\n  wire _0198_;\\n  wire _0199_;\\n  wire _0200_;\\n  wire _0201_;\\n  wire _0202_;\\n  wire _0203_;\\n  wire _0204_;\\n  wire _0205_;\\n  wire _0206_;\\n  wire _0207_;\\n  wire _0208_;\\n  wire _0209_;\\n  wire _0210_;\\n  wire _0211_;\\n  wire _0212_;\\n  wire _0213_;\\n  wire _0214_;\\n  wire _0215_;\\n  wire _0216_;\\n  wire _0217_;\\n  wire _0218_;\\n  wire _0219_;\\n  wire _0220_;\\n  wire _0221_;\\n  wire _0222_;\\n  wire _0223_;\\n  wire _0224_;\\n  wire _0225_;\\n  wire _0226_;\\n  wire _0227_;\\n  wire _0228_;\\n  wire _0229_;\\n  wire _0230_;\\n  wire _0231_;\\n  wire _0232_;\\n  wire _0233_;\\n  wire _0234_;\\n  wire _0235_;\\n  wire _0236_;\\n  wire _0237_;\\n  wire _0238_;\\n  wire _0239_;\\n  wire _0240_;\\n  wire _0241_;\\n  wire _0242_;\\n  wire _0243_;\\n  wire _0244_;\\n  wire _0245_;\\n  wire _0246_;\\n  wire _0247_;\\n  wire _0248_;\\n  wire _0249_;\\n  wire _0250_;\\n  wire _0251_;\\n  wire _0252_;\\n  wire _0253_;\\n  wire _0254_;\\n  wire _0255_;\\n  wire _0256_;\\n  wire _0257_;\\n  wire _0258_;\\n  wire _0259_;\\n  wire _0260_;\\n  wire _0261_;\\n  wire _0262_;\\n  wire _0263_;\\n  wire _0264_;\\n  wire _0265_;\\n  wire _0266_;\\n  wire _0267_;\\n  wire _0268_;\\n  wire _0269_;\\n  wire _0270_;\\n  wire _0271_;\\n  wire _0272_;\\n  wire _0273_;\\n  wire _0274_;\\n  wire _0275_;\\n  wire _0276_;\\n  wire _0277_;\\n  wire _0278_;\\n  wire _0279_;\\n  wire _0280_;\\n  wire _0281_;\\n  wire _0282_;\\n  wire _0283_;\\n  wire _0284_;\\n  wire _0285_;\\n  wire _0286_;\\n  wire _0287_;\\n  wire _0288_;\\n  wire _0289_;\\n  wire _0290_;\\n  wire _0291_;\\n  wire _0292_;\\n  wire _0293_;\\n  wire _0294_;\\n  wire _0295_;\\n  wire _0296_;\\n  wire _0297_;\\n  wire _0298_;\\n  wire _0299_;\\n  wire _0300_;\\n  wire _0301_;\\n  wire _0302_;\\n  wire _0303_;\\n  wire _0304_;\\n  wire _0305_;\\n  wire _0306_;\\n  wire _0307_;\\n  wire _0308_;\\n  wire _0309_;\\n  wire _0310_;\\n  wire _0311_;\\n  wire _0312_;\\n  wire _0313_;\\n  wire _0314_;\\n  wire _0315_;\\n  wire _0316_;\\n  wire _0317_;\\n  wire _0318_;\\n  wire _0319_;\\n  wire _0320_;\\n  wire _0321_;\\n  wire _0322_;\\n  wire _0323_;\\n  wire _0324_;\\n  wire _0325_;\\n  wire _0326_;\\n  wire _0327_;\\n  wire _0328_;\\n  wire _0329_;\\n  wire _0330_;\\n  wire _0331_;\\n  wire _0332_;\\n  wire _0333_;\\n  wire _0334_;\\n  wire _0335_;\\n  wire _0336_;\\n  wire _0337_;\\n  wire _0338_;\\n  wire _0339_;\\n  wire _0340_;\\n  wire _0341_;\\n  wire _0342_;\\n  wire _0343_;\\n  wire _0344_;\\n  wire _0345_;\\n  wire _0346_;\\n  wire _0347_;\\n  wire _0348_;\\n  wire _0349_;\\n  wire _0350_;\\n  wire _0351_;\\n  wire _0352_;\\n  wire _0353_;\\n  wire _0354_;\\n  wire _0355_;\\n  wire _0356_;\\n  wire _0357_;\\n  wire _0358_;\\n  wire _0359_;\\n  wire _0360_;\\n  wire _0361_;\\n  wire _0362_;\\n  wire _0363_;\\n  wire _0364_;\\n  wire _0365_;\\n  wire _0366_;\\n  wire _0367_;\\n  wire _0368_;\\n  wire _0369_;\\n  wire _0370_;\\n  wire _0371_;\\n  wire _0372_;\\n  wire _0373_;\\n  wire _0374_;\\n  wire _0375_;\\n  wire _0376_;\\n  wire _0377_;\\n  wire _0378_;\\n  wire _0379_;\\n  wire _0380_;\\n  wire _0381_;\\n  wire _0382_;\\n  wire _0383_;\\n  wire _0384_;\\n  wire _0385_;\\n  wire _0386_;\\n  wire _0387_;\\n  wire _0388_;\\n  wire _0389_;\\n  wire _0390_;\\n  wire _0391_;\\n  wire _0392_;\\n  wire _0393_;\\n  wire _0394_;\\n  wire _0395_;\\n  wire _0396_;\\n  wire _0397_;\\n  wire _0398_;\\n  wire _0399_;\\n  wire _0400_;\\n  wire _0401_;\\n  wire _0402_;\\n  wire _0403_;\\n  wire _0404_;\\n  wire _0405_;\\n  wire _0406_;\\n  wire _0407_;\\n  wire _0408_;\\n  wire _0409_;\\n  wire _0410_;\\n  wire _0411_;\\n  wire _0412_;\\n  wire _0413_;\\n  wire _0414_;\\n  wire _0415_;\\n  wire _0416_;\\n  wire _0417_;\\n  wire _0418_;\\n  wire _0419_;\\n  wire _0420_;\\n  wire _0421_;\\n  wire _0422_;\\n  wire _0423_;\\n  wire _0424_;\\n  wire _0425_;\\n  wire _0426_;\\n  wire _0427_;\\n  wire _0428_;\\n  wire _0429_;\\n  wire _0430_;\\n  wire _0431_;\\n  wire _0432_;\\n  wire _0433_;\\n  wire _0434_;\\n  wire _0435_;\\n  wire _0436_;\\n  wire _0437_;\\n  wire _0438_;\\n  wire _0439_;\\n  wire _0440_;\\n  wire _0441_;\\n  wire _0442_;\\n  wire _0443_;\\n  wire _0444_;\\n  wire _0445_;\\n  wire _0446_;\\n  wire _0447_;\\n  wire _0448_;\\n  wire _0449_;\\n  wire _0450_;\\n  wire _0451_;\\n  wire _0452_;\\n  wire _0453_;\\n  wire _0454_;\\n  wire _0455_;\\n  wire _0456_;\\n  wire _0457_;\\n  wire _0458_;\\n  wire _0459_;\\n  wire _0460_;\\n  wire _0461_;\\n  wire _0462_;\\n  wire _0463_;\\n  wire _0464_;\\n  wire _0465_;\\n  wire _0466_;\\n  wire _0467_;\\n  wire _0468_;\\n  wire _0469_;\\n  wire _0470_;\\n  wire _0471_;\\n  wire _0472_;\\n  wire _0473_;\\n  wire _0474_;\\n  wire _0475_;\\n  wire _0476_;\\n  wire _0477_;\\n  wire _0478_;\\n  wire _0479_;\\n  wire _0480_;\\n  wire _0481_;\\n  wire _0482_;\\n  wire _0483_;\\n  wire _0484_;\\n  wire _0485_;\\n  wire _0486_;\\n  wire _0487_;\\n  wire _0488_;\\n  wire _0489_;\\n  wire _0490_;\\n  wire _0491_;\\n  wire _0492_;\\n  wire _0493_;\\n  wire _0494_;\\n  wire _0495_;\\n  wire _0496_;\\n  wire _0497_;\\n  wire _0498_;\\n  wire _0499_;\\n  wire _0500_;\\n  wire _0501_;\\n  wire _0502_;\\n  wire _0503_;\\n  wire _0504_;\\n  wire _0505_;\\n  wire _0506_;\\n  wire _0507_;\\n  wire _0508_;\\n  wire _0509_;\\n  wire _0510_;\\n  wire _0511_;\\n  wire _0512_;\\n  wire _0513_;\\n  wire _0514_;\\n  wire _0515_;\\n  wire _0516_;\\n  wire _0517_;\\n  wire _0518_;\\n  wire _0519_;\\n  wire _0520_;\\n  wire _0521_;\\n  wire _0522_;\\n  wire _0523_;\\n  wire _0524_;\\n  wire _0525_;\\n  wire _0526_;\\n  wire _0527_;\\n  wire _0528_;\\n  wire _0529_;\\n  wire _0530_;\\n  wire _0531_;\\n  wire _0532_;\\n  wire _0533_;\\n  wire _0534_;\\n  wire _0535_;\\n  wire _0536_;\\n  wire _0537_;\\n  wire _0538_;\\n  wire _0539_;\\n  wire _0540_;\\n  wire _0541_;\\n  wire _0542_;\\n  wire _0543_;\\n  wire _0544_;\\n  wire _0545_;\\n  wire _0546_;\\n  wire _0547_;\\n  wire _0548_;\\n  wire _0549_;\\n  wire _0550_;\\n  wire _0551_;\\n  wire _0552_;\\n  wire _0553_;\\n  wire _0554_;\\n  wire _0555_;\\n  wire _0556_;\\n  wire _0557_;\\n  wire _0558_;\\n  wire _0559_;\\n  wire _0560_;\\n  wire _0561_;\\n  wire _0562_;\\n  wire _0563_;\\n  wire _0564_;\\n  wire _0565_;\\n  wire _0566_;\\n  wire _0567_;\\n  wire _0568_;\\n  wire _0569_;\\n  wire _0570_;\\n  wire _0571_;\\n  wire _0572_;\\n  wire _0573_;\\n  wire _0574_;\\n  wire _0575_;\\n  wire _0576_;\\n  wire _0577_;\\n  wire _0578_;\\n  wire _0579_;\\n  wire _0580_;\\n  wire _0581_;\\n  wire _0582_;\\n  wire _0583_;\\n  wire _0584_;\\n  wire _0585_;\\n  wire _0586_;\\n  wire _0587_;\\n  wire _0588_;\\n  wire _0589_;\\n  wire _0590_;\\n  wire _0591_;\\n  wire _0592_;\\n  wire _0593_;\\n  wire _0594_;\\n  wire _0595_;\\n  wire _0596_;\\n  wire _0597_;\\n  wire _0598_;\\n  wire _0599_;\\n  wire _0600_;\\n  wire _0601_;\\n  wire _0602_;\\n  wire _0603_;\\n  wire _0604_;\\n  wire _0605_;\\n  wire _0606_;\\n  wire _0607_;\\n  wire _0608_;\\n  wire _0609_;\\n  wire _0610_;\\n  wire _0611_;\\n  wire _0612_;\\n  wire _0613_;\\n  wire _0614_;\\n  wire _0615_;\\n  wire _0616_;\\n  wire _0617_;\\n  wire _0618_;\\n  wire _0619_;\\n  wire _0620_;\\n  wire _0621_;\\n  wire _0622_;\\n  wire _0623_;\\n  wire _0624_;\\n  wire _0625_;\\n  wire _0626_;\\n  wire _0627_;\\n  wire _0628_;\\n  wire _0629_;\\n  wire _0630_;\\n  wire _0631_;\\n  wire _0632_;\\n  wire _0633_;\\n  wire _0634_;\\n  wire _0635_;\\n  wire _0636_;\\n  wire _0637_;\\n  wire _0638_;\\n  wire _0639_;\\n  wire _0640_;\\n  wire _0641_;\\n  wire _0642_;\\n  wire _0643_;\\n  wire _0644_;\\n  wire _0645_;\\n  wire _0646_;\\n  wire _0647_;\\n  wire _0648_;\\n  wire _0649_;\\n  wire _0650_;\\n  wire _0651_;\\n  wire _0652_;\\n  wire _0653_;\\n  wire _0654_;\\n  wire _0655_;\\n  wire _0656_;\\n  wire _0657_;\\n  wire _0658_;\\n  wire _0659_;\\n  wire _0660_;\\n  wire _0661_;\\n  wire _0662_;\\n  wire _0663_;\\n  wire _0664_;\\n  wire _0665_;\\n  wire _0666_;\\n  wire _0667_;\\n  wire _0668_;\\n  wire _0669_;\\n  wire _0670_;\\n  wire _0671_;\\n  wire _0672_;\\n  wire _0673_;\\n  wire _0674_;\\n  wire _0675_;\\n  wire _0676_;\\n  wire _0677_;\\n  wire _0678_;\\n  wire _0679_;\\n  wire _0680_;\\n  wire _0681_;\\n  wire _0682_;\\n  wire _0683_;\\n  wire _0684_;\\n  wire _0685_;\\n  wire _0686_;\\n  wire _0687_;\\n  wire _0688_;\\n  wire _0689_;\\n  wire _0690_;\\n  wire _0691_;\\n  wire _0692_;\\n  wire _0693_;\\n  wire _0694_;\\n  wire _0695_;\\n  wire _0696_;\\n  wire _0697_;\\n  wire _0698_;\\n  wire _0699_;\\n  wire _0700_;\\n  wire _0701_;\\n  wire _0702_;\\n  wire _0703_;\\n  wire _0704_;\\n  wire _0705_;\\n  wire _0706_;\\n  wire _0707_;\\n  wire _0708_;\\n  wire _0709_;\\n  wire _0710_;\\n  wire _0711_;\\n  wire _0712_;\\n  wire _0713_;\\n  wire _0714_;\\n  wire _0715_;\\n  wire _0716_;\\n  wire _0717_;\\n  wire _0718_;\\n  wire _0719_;\\n  wire _0720_;\\n  wire _0721_;\\n  wire _0722_;\\n  wire _0723_;\\n  wire _0724_;\\n  wire _0725_;\\n  wire _0726_;\\n  wire _0727_;\\n  wire _0728_;\\n  wire _0729_;\\n  wire _0730_;\\n  wire _0731_;\\n  wire _0732_;\\n  wire _0733_;\\n  wire _0734_;\\n  wire _0735_;\\n  wire _0736_;\\n  wire _0737_;\\n  wire _0738_;\\n  wire _0739_;\\n  wire _0740_;\\n  wire _0741_;\\n  wire _0742_;\\n  wire _0743_;\\n  wire _0744_;\\n  wire _0745_;\\n  wire _0746_;\\n  wire _0747_;\\n  wire _0748_;\\n  wire _0749_;\\n  wire _0750_;\\n  wire _0751_;\\n  wire _0752_;\\n  wire _0753_;\\n  wire _0754_;\\n  wire _0755_;\\n  wire _0756_;\\n  wire _0757_;\\n  wire _0758_;\\n  wire _0759_;\\n  wire _0760_;\\n  wire _0761_;\\n  wire _0762_;\\n  wire _0763_;\\n  wire _0764_;\\n  wire _0765_;\\n  wire _0766_;\\n  wire _0767_;\\n  wire _0768_;\\n  wire _0769_;\\n  wire _0770_;\\n  wire _0771_;\\n  wire _0772_;\\n  wire _0773_;\\n  wire _0774_;\\n  wire _0775_;\\n  wire _0776_;\\n  wire _0777_;\\n  wire _0778_;\\n  wire _0779_;\\n  wire _0780_;\\n  wire _0781_;\\n  wire _0782_;\\n  wire _0783_;\\n  wire _0784_;\\n  wire _0785_;\\n  wire _0786_;\\n  wire _0787_;\\n  wire _0788_;\\n  wire _0789_;\\n  wire _0790_;\\n  wire _0791_;\\n  wire _0792_;\\n  wire _0793_;\\n  wire _0794_;\\n  wire _0795_;\\n  wire _0796_;\\n  wire _0797_;\\n  wire _0798_;\\n  wire _0799_;\\n  wire _0800_;\\n  wire _0801_;\\n  wire _0802_;\\n  wire _0803_;\\n  wire _0804_;\\n  wire _0805_;\\n  wire _0806_;\\n  wire _0807_;\\n  wire _0808_;\\n  wire _0809_;\\n  wire _0810_;\\n  wire _0811_;\\n  wire _0812_;\\n  wire _0813_;\\n  wire _0814_;\\n  wire _0815_;\\n  wire _0816_;\\n  wire _0817_;\\n  wire _0818_;\\n  wire _0819_;\\n  wire _0820_;\\n  wire _0821_;\\n  wire _0822_;\\n  wire _0823_;\\n  wire _0824_;\\n  wire _0825_;\\n  wire _0826_;\\n  wire _0827_;\\n  wire _0828_;\\n  wire _0829_;\\n  wire _0830_;\\n  wire _0831_;\\n  wire _0832_;\\n  wire _0833_;\\n  wire _0834_;\\n  wire _0835_;\\n  wire _0836_;\\n  wire _0837_;\\n  wire _0838_;\\n  wire _0839_;\\n  wire _0840_;\\n  wire _0841_;\\n  wire _0842_;\\n  wire _0843_;\\n  wire _0844_;\\n  wire _0845_;\\n  wire _0846_;\\n  wire _0847_;\\n  wire _0848_;\\n  wire _0849_;\\n  wire _0850_;\\n  wire _0851_;\\n  wire _0852_;\\n  wire _0853_;\\n  wire _0854_;\\n  wire _0855_;\\n  wire _0856_;\\n  wire _0857_;\\n  wire _0858_;\\n  wire _0859_;\\n  wire _0860_;\\n  wire _0861_;\\n  wire _0862_;\\n  wire _0863_;\\n  wire _0864_;\\n  wire _0865_;\\n  wire _0866_;\\n  wire _0867_;\\n  wire _0868_;\\n  wire _0869_;\\n  wire _0870_;\\n  wire _0871_;\\n  wire _0872_;\\n  wire _0873_;\\n  wire _0874_;\\n  wire _0875_;\\n  wire _0876_;\\n  wire _0877_;\\n  wire _0878_;\\n  wire _0879_;\\n  wire _0880_;\\n  wire _0881_;\\n  wire _0882_;\\n  wire _0883_;\\n  wire _0884_;\\n  wire _0885_;\\n  wire _0886_;\\n  wire _0887_;\\n  wire _0888_;\\n  wire _0889_;\\n  wire _0890_;\\n  wire _0891_;\\n  wire _0892_;\\n  wire _0893_;\\n  wire _0894_;\\n  wire _0895_;\\n  wire _0896_;\\n  wire _0897_;\\n  wire _0898_;\\n  wire _0899_;\\n  wire _0900_;\\n  wire _0901_;\\n  wire _0902_;\\n  wire _0903_;\\n  wire _0904_;\\n  wire _0905_;\\n  wire _0906_;\\n  wire _0907_;\\n  wire _0908_;\\n  wire _0909_;\\n  wire _0910_;\\n  wire _0911_;\\n  wire _0912_;\\n  wire _0913_;\\n  wire _0914_;\\n  wire _0915_;\\n  wire _0916_;\\n  wire _0917_;\\n  wire _0918_;\\n  wire _0919_;\\n  wire _0920_;\\n  wire _0921_;\\n  wire _0922_;\\n  wire _0923_;\\n  wire _0924_;\\n  wire _0925_;\\n  wire _0926_;\\n  wire _0927_;\\n  wire _0928_;\\n  wire _0929_;\\n  wire _0930_;\\n  wire _0931_;\\n  wire _0932_;\\n  wire _0933_;\\n  wire _0934_;\\n  wire _0935_;\\n  wire _0936_;\\n  wire _0937_;\\n  wire _0938_;\\n  wire _0939_;\\n  wire _0940_;\\n  wire _0941_;\\n  wire _0942_;\\n  wire _0943_;\\n  wire _0944_;\\n  wire _0945_;\\n  wire _0946_;\\n  wire _0947_;\\n  wire _0948_;\\n  wire _0949_;\\n  wire _0950_;\\n  wire _0951_;\\n  wire _0952_;\\n  wire _0953_;\\n  wire _0954_;\\n  wire _0955_;\\n  wire _0956_;\\n  wire _0957_;\\n  wire _0958_;\\n  wire _0959_;\\n  wire _0960_;\\n  wire _0961_;\\n  wire _0962_;\\n  wire _0963_;\\n  wire _0964_;\\n  wire _0965_;\\n  wire _0966_;\\n  wire _0967_;\\n  wire _0968_;\\n  wire _0969_;\\n  wire _0970_;\\n  wire _0971_;\\n  wire _0972_;\\n  wire _0973_;\\n  wire _0974_;\\n  wire _0975_;\\n  wire _0976_;\\n  wire _0977_;\\n  wire _0978_;\\n  wire _0979_;\\n  wire _0980_;\\n  wire _0981_;\\n  wire _0982_;\\n  wire _0983_;\\n  wire _0984_;\\n  wire _0985_;\\n  wire _0986_;\\n  wire _0987_;\\n  wire _0988_;\\n  wire _0989_;\\n  wire _0990_;\\n  wire _0991_;\\n  wire _0992_;\\n  wire _0993_;\\n  wire _0994_;\\n  wire _0995_;\\n  wire _0996_;\\n  wire _0997_;\\n  wire _0998_;\\n  wire _0999_;\\n  wire _1000_;\\n  wire _1001_;\\n  wire _1002_;\\n  wire _1003_;\\n  wire _1004_;\\n  wire _1005_;\\n  wire _1006_;\\n  wire _1007_;\\n  wire _1008_;\\n  wire _1009_;\\n  wire _1010_;\\n  wire _1011_;\\n  wire _1012_;\\n  wire _1013_;\\n  wire _1014_;\\n  wire _1015_;\\n  wire _1016_;\\n  wire _1017_;\\n  wire _1018_;\\n  wire _1019_;\\n  wire _1020_;\\n  wire _1021_;\\n  wire _1022_;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:45.22-45.27\\\" *)\\n  input clk_i;\\n  wire clk_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:96.12-96.22\\\" *)\\n  reg div_busy_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:100.6-100.20\\\" *)\\n  wire div_complete_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:95.12-95.22\\\" *)\\n  reg div_inst_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:89.6-89.21\\\" *)\\n  wire div_operation_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:151.12-151.24\\\" *)\\n  wire [31:0] div_result_r;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:99.6-99.17\\\" *)\\n  wire div_start_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:91.12-91.22\\\" *)\\n  reg [31:0] dividend_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:92.12-92.21\\\" *)\\n  reg [62:0] divisor_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:97.12-97.24\\\" *)\\n  reg invert_res_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:50.22-50.38\\\" *)\\n  input opcode_invalid_i;\\n  wire opcode_invalid_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:48.22-48.37\\\" *)\\n  input [31:0] opcode_opcode_i;\\n  wire [31:0] opcode_opcode_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:49.22-49.33\\\" *)\\n  input [31:0] opcode_pc_i;\\n  wire [31:0] opcode_pc_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:52.22-52.37\\\" *)\\n  input [4:0] opcode_ra_idx_i;\\n  wire [4:0] opcode_ra_idx_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:54.22-54.41\\\" *)\\n  input [31:0] opcode_ra_operand_i;\\n  wire [31:0] opcode_ra_operand_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:53.22-53.37\\\" *)\\n  input [4:0] opcode_rb_idx_i;\\n  wire [4:0] opcode_rb_idx_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:55.22-55.41\\\" *)\\n  input [31:0] opcode_rb_operand_i;\\n  wire [31:0] opcode_rb_operand_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:51.22-51.37\\\" *)\\n  input [4:0] opcode_rd_idx_i;\\n  wire [4:0] opcode_rd_idx_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:47.22-47.36\\\" *)\\n  input opcode_valid_i;\\n  wire opcode_valid_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:94.12-94.20\\\" *)\\n  reg [31:0] q_mask_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:93.12-93.22\\\" *)\\n  reg [31:0] quotient_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:46.22-46.27\\\" *)\\n  input rst_i;\\n  wire rst_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:72.14-72.21\\\" *)\\n  reg valid_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:73.14-73.25\\\" *)\\n  reg [31:0] wb_result_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:58.22-58.39\\\" *)\\n  output writeback_valid_o;\\n  wire writeback_valid_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:59.22-59.39\\\" *)\\n  output [31:0] writeback_value_o;\\n  wire [31:0] writeback_value_o;\\n  assign _0503_ = q_mask_q[1] | q_mask_q[0];\\n  assign _0504_ = q_mask_q[3] | q_mask_q[2];\\n  assign _0505_ = _0504_ | _0503_;\\n  assign _0506_ = q_mask_q[5] | q_mask_q[4];\\n  assign _0507_ = q_mask_q[7] | q_mask_q[6];\\n  assign _0508_ = _0507_ | _0506_;\\n  assign _0509_ = _0508_ | _0505_;\\n  assign _0510_ = q_mask_q[9] | q_mask_q[8];\\n  assign _0511_ = q_mask_q[11] | q_mask_q[10];\\n  assign _0512_ = _0511_ | _0510_;\\n  assign _0513_ = q_mask_q[13] | q_mask_q[12];\\n  assign _0514_ = q_mask_q[15] | q_mask_q[14];\\n  assign _0515_ = _0514_ | _0513_;\\n  assign _0516_ = _0515_ | _0512_;\\n  assign _0517_ = _0516_ | _0509_;\\n  assign _0518_ = q_mask_q[17] | q_mask_q[16];\\n  assign _0519_ = q_mask_q[19] | q_mask_q[18];\\n  assign _0520_ = _0519_ | _0518_;\\n  assign _0521_ = q_mask_q[21] | q_mask_q[20];\\n  assign _0522_ = q_mask_q[23] | q_mask_q[22];\\n  assign _0523_ = _0522_ | _0521_;\\n  assign _0524_ = _0523_ | _0520_;\\n  assign _0525_ = q_mask_q[25] | q_mask_q[24];\\n  assign _0526_ = q_mask_q[27] | q_mask_q[26];\\n  assign _0527_ = _0526_ | _0525_;\\n  assign _0528_ = q_mask_q[29] | q_mask_q[28];\\n  assign _0529_ = q_mask_q[31] | q_mask_q[30];\\n  assign _0530_ = _0529_ | _0528_;\\n  assign _0531_ = _0530_ | _0527_;\\n  assign _0532_ = _0531_ | _0524_;\\n  assign _0533_ = _0532_ | _0517_;\\n  assign div_complete_w = div_busy_q & ~(_0533_);\\n  assign _0534_ = ~opcode_opcode_i[31];\\n  assign _0535_ = ~(opcode_opcode_i[0] & opcode_opcode_i[1]);\\n  assign _0536_ = opcode_opcode_i[3] | opcode_opcode_i[2];\\n  assign _0537_ = _0536_ | _0535_;\\n  assign _0538_ = ~(opcode_opcode_i[4] & opcode_opcode_i[5]);\\n  assign _0539_ = opcode_opcode_i[6] | opcode_opcode_i[12];\\n  assign _0540_ = _0539_ | _0538_;\\n  assign _0541_ = _0540_ | _0537_;\\n  assign _0542_ = opcode_opcode_i[13] | ~(opcode_opcode_i[14]);\\n  assign _0543_ = opcode_opcode_i[26] | ~(opcode_opcode_i[25]);\\n  assign _0544_ = _0543_ | _0542_;\\n  assign _0545_ = opcode_opcode_i[28] | opcode_opcode_i[27];\\n  assign _0546_ = opcode_opcode_i[30] | opcode_opcode_i[29];\\n  assign _0547_ = _0546_ | _0545_;\\n  assign _0548_ = _0547_ | _0544_;\\n  assign _0549_ = _0548_ | _0541_;\\n  assign _0550_ = _0534_ & ~(_0549_);\\n  assign _0551_ = opcode_opcode_i[6] | ~(opcode_opcode_i[12]);\\n  assign _0552_ = _0551_ | _0538_;\\n  assign _0553_ = _0552_ | _0537_;\\n  assign _0554_ = _0553_ | _0548_;\\n  assign _0555_ = _0534_ & ~(_0554_);\\n  assign _0556_ = ~(_0555_ | _0550_);\\n  assign _0557_ = ~(opcode_opcode_i[14] & opcode_opcode_i[13]);\\n  assign _0558_ = _0557_ | _0543_;\\n  assign _0559_ = _0558_ | _0547_;\\n  assign _0560_ = _0559_ | _0541_;\\n  assign _0561_ = _0534_ & ~(_0560_);\\n  assign _0562_ = _0556_ & ~(_0561_);\\n  assign _0563_ = _0559_ | _0553_;\\n  assign _0564_ = _0534_ & ~(_0563_);\\n  assign _0565_ = _0562_ & ~(_0564_);\\n  assign div_start_w = opcode_valid_i & ~(_0565_);\\n  assign _0566_ = div_complete_w & ~(div_start_w);\\n  assign _0004_ = div_start_w | div_complete_w;\\n  assign _0567_ = _0004_ | div_busy_q;\\n  assign _0005_ = _0567_ & ~(_0566_);\\n  assign _0568_ = divisor_q[61] | divisor_q[60];\\n  assign _0569_ = ~(divisor_q[61] | divisor_q[60]);\\n  assign _0570_ = ~(divisor_q[59] | divisor_q[58]);\\n  assign _0571_ = ~(divisor_q[57] | divisor_q[56]);\\n  assign _0572_ = _0570_ & ~(_0571_);\\n  assign _0573_ = _0570_ & ~(_0572_);\\n  assign _0574_ = divisor_q[57] | divisor_q[56];\\n  assign _0575_ = _0570_ & ~(_0574_);\\n  assign _0576_ = ~(divisor_q[55] | divisor_q[54]);\\n  assign _0577_ = ~(divisor_q[53] | divisor_q[52]);\\n  assign _0578_ = _0576_ & ~(_0577_);\\n  assign _0579_ = _0576_ & ~(_0578_);\\n  assign _0580_ = divisor_q[53] | divisor_q[52];\\n  assign _0581_ = _0576_ & ~(_0580_);\\n  assign _0582_ = ~(divisor_q[51] | divisor_q[50]);\\n  assign _0583_ = ~(divisor_q[49] | divisor_q[48]);\\n  assign _0584_ = _0582_ & ~(_0583_);\\n  assign _0585_ = _0582_ & ~(_0584_);\\n  assign _0586_ = _0581_ & ~(_0585_);\\n  assign _0587_ = _0579_ & ~(_0586_);\\n  assign _0588_ = ~(_0583_ & _0582_);\\n  assign _0589_ = _0581_ & ~(_0588_);\\n  assign _0590_ = ~(divisor_q[47] | divisor_q[46]);\\n  assign _0591_ = ~(divisor_q[45] | divisor_q[44]);\\n  assign _0592_ = _0590_ & ~(_0591_);\\n  assign _0593_ = _0590_ & ~(_0592_);\\n  assign _0594_ = divisor_q[45] | divisor_q[44];\\n  assign _0595_ = _0590_ & ~(_0594_);\\n  assign _0596_ = ~(divisor_q[43] | divisor_q[42]);\\n  assign _0597_ = ~(divisor_q[41] | divisor_q[40]);\\n  assign _0598_ = _0596_ & ~(_0597_);\\n  assign _0599_ = _0596_ & ~(_0598_);\\n  assign _0600_ = _0595_ & ~(_0599_);\\n  assign _0601_ = _0593_ & ~(_0600_);\\n  assign _0602_ = ~(_0597_ & _0596_);\\n  assign _0603_ = _0595_ & ~(_0602_);\\n  assign _0604_ = ~(divisor_q[39] | divisor_q[38]);\\n  assign _0605_ = ~(divisor_q[37] | divisor_q[36]);\\n  assign _0606_ = _0604_ & ~(_0605_);\\n  assign _0607_ = _0604_ & ~(_0606_);\\n  assign _0608_ = divisor_q[37] | divisor_q[36];\\n  assign _0609_ = _0604_ & ~(_0608_);\\n  assign _0610_ = ~(divisor_q[35] | divisor_q[34]);\\n  assign _0611_ = ~(divisor_q[33] | divisor_q[32]);\\n  assign _0612_ = _0610_ & ~(_0611_);\\n  assign _0613_ = _0610_ & ~(_0612_);\\n  assign _0614_ = _0609_ & ~(_0613_);\\n  assign _0615_ = _0607_ & ~(_0614_);\\n  assign _0616_ = _0603_ & ~(_0615_);\\n  assign _0617_ = _0601_ & ~(_0616_);\\n  assign _0618_ = _0611_ & _0610_;\\n  assign _0619_ = ~(_0618_ & _0609_);\\n  assign _0620_ = _0603_ & ~(_0619_);\\n  assign _0621_ = dividend_q[31] | ~(divisor_q[31]);\\n  assign _0622_ = ~(divisor_q[31] ^ dividend_q[31]);\\n  assign _0623_ = dividend_q[30] | ~(divisor_q[30]);\\n  assign _0624_ = _0622_ & ~(_0623_);\\n  assign _0625_ = _0621_ & ~(_0624_);\\n  assign _0626_ = divisor_q[30] ^ dividend_q[30];\\n  assign _0627_ = _0622_ & ~(_0626_);\\n  assign _0628_ = dividend_q[29] | ~(divisor_q[29]);\\n  assign _0629_ = divisor_q[29] ^ dividend_q[29];\\n  assign _0630_ = divisor_q[28] & ~(dividend_q[28]);\\n  assign _0631_ = _0630_ & ~(_0629_);\\n  assign _0632_ = _0628_ & ~(_0631_);\\n  assign _0633_ = _0627_ & ~(_0632_);\\n  assign _0634_ = _0625_ & ~(_0633_);\\n  assign _0635_ = divisor_q[28] ^ dividend_q[28];\\n  assign _0636_ = _0635_ | _0629_;\\n  assign _0637_ = _0627_ & ~(_0636_);\\n  assign _0638_ = dividend_q[27] | ~(divisor_q[27]);\\n  assign _0639_ = ~(divisor_q[27] ^ dividend_q[27]);\\n  assign _0640_ = dividend_q[26] | ~(divisor_q[26]);\\n  assign _0641_ = _0639_ & ~(_0640_);\\n  assign _0642_ = _0638_ & ~(_0641_);\\n  assign _0643_ = divisor_q[26] ^ dividend_q[26];\\n  assign _0644_ = _0639_ & ~(_0643_);\\n  assign _0645_ = dividend_q[25] | ~(divisor_q[25]);\\n  assign _0646_ = divisor_q[25] ^ dividend_q[25];\\n  assign _0647_ = divisor_q[24] & ~(dividend_q[24]);\\n  assign _0648_ = _0647_ & ~(_0646_);\\n  assign _0649_ = _0645_ & ~(_0648_);\\n  assign _0650_ = _0644_ & ~(_0649_);\\n  assign _0651_ = _0642_ & ~(_0650_);\\n  assign _0652_ = _0637_ & ~(_0651_);\\n  assign _0653_ = _0634_ & ~(_0652_);\\n  assign _0654_ = divisor_q[24] ^ dividend_q[24];\\n  assign _0655_ = _0654_ | _0646_;\\n  assign _0656_ = _0655_ | ~(_0644_);\\n  assign _0657_ = _0637_ & ~(_0656_);\\n  assign _0658_ = dividend_q[23] | ~(divisor_q[23]);\\n  assign _0659_ = ~(divisor_q[23] ^ dividend_q[23]);\\n  assign _0660_ = dividend_q[22] | ~(divisor_q[22]);\\n  assign _0661_ = _0659_ & ~(_0660_);\\n  assign _0662_ = _0658_ & ~(_0661_);\\n  assign _0663_ = divisor_q[22] ^ dividend_q[22];\\n  assign _0664_ = _0659_ & ~(_0663_);\\n  assign _0665_ = dividend_q[21] | ~(divisor_q[21]);\\n  assign _0666_ = divisor_q[21] ^ dividend_q[21];\\n  assign _0667_ = divisor_q[20] & ~(dividend_q[20]);\\n  assign _0668_ = _0667_ & ~(_0666_);\\n  assign _0669_ = _0665_ & ~(_0668_);\\n  assign _0670_ = _0664_ & ~(_0669_);\\n  assign _0671_ = _0662_ & ~(_0670_);\\n  assign _0672_ = divisor_q[20] ^ dividend_q[20];\\n  assign _0673_ = _0672_ | _0666_;\\n  assign _0674_ = _0664_ & ~(_0673_);\\n  assign _0675_ = dividend_q[19] | ~(divisor_q[19]);\\n  assign _0676_ = ~(divisor_q[19] ^ dividend_q[19]);\\n  assign _0677_ = dividend_q[18] | ~(divisor_q[18]);\\n  assign _0678_ = _0676_ & ~(_0677_);\\n  assign _0679_ = _0675_ & ~(_0678_);\\n  assign _0680_ = divisor_q[18] ^ dividend_q[18];\\n  assign _0681_ = _0676_ & ~(_0680_);\\n  assign _0682_ = dividend_q[17] | ~(divisor_q[17]);\\n  assign _0683_ = ~(divisor_q[17] ^ dividend_q[17]);\\n  assign _0684_ = dividend_q[16] | ~(divisor_q[16]);\\n  assign _0685_ = _0683_ & ~(_0684_);\\n  assign _0686_ = _0682_ & ~(_0685_);\\n  assign _0687_ = _0681_ & ~(_0686_);\\n  assign _0688_ = _0679_ & ~(_0687_);\\n  assign _0689_ = _0674_ & ~(_0688_);\\n  assign _0690_ = _0671_ & ~(_0689_);\\n  assign _0691_ = _0657_ & ~(_0690_);\\n  assign _0692_ = _0653_ & ~(_0691_);\\n  assign _0693_ = divisor_q[16] ^ dividend_q[16];\\n  assign _0694_ = _0693_ | ~(_0683_);\\n  assign _0695_ = _0694_ | ~(_0681_);\\n  assign _0696_ = _0695_ | ~(_0674_);\\n  assign _0697_ = _0657_ & ~(_0696_);\\n  assign _0698_ = dividend_q[15] | ~(divisor_q[15]);\\n  assign _0699_ = ~(divisor_q[15] ^ dividend_q[15]);\\n  assign _0700_ = dividend_q[14] | ~(divisor_q[14]);\\n  assign _0701_ = _0699_ & ~(_0700_);\\n  assign _0702_ = _0698_ & ~(_0701_);\\n  assign _0703_ = divisor_q[14] ^ dividend_q[14];\\n  assign _0704_ = _0699_ & ~(_0703_);\\n  assign _0705_ = dividend_q[13] | ~(divisor_q[13]);\\n  assign _0706_ = divisor_q[13] ^ dividend_q[13];\\n  assign _0707_ = divisor_q[12] & ~(dividend_q[12]);\\n  assign _0708_ = _0707_ & ~(_0706_);\\n  assign _0709_ = _0705_ & ~(_0708_);\\n  assign _0710_ = _0704_ & ~(_0709_);\\n  assign _0711_ = _0702_ & ~(_0710_);\\n  assign _0712_ = divisor_q[12] ^ dividend_q[12];\\n  assign _0713_ = _0712_ | _0706_;\\n  assign _0714_ = _0704_ & ~(_0713_);\\n  assign _0715_ = dividend_q[11] | ~(divisor_q[11]);\\n  assign _0716_ = ~(divisor_q[11] ^ dividend_q[11]);\\n  assign _0717_ = dividend_q[10] | ~(divisor_q[10]);\\n  assign _0718_ = _0716_ & ~(_0717_);\\n  assign _0719_ = _0715_ & ~(_0718_);\\n  assign _0720_ = divisor_q[10] ^ dividend_q[10];\\n  assign _0721_ = _0716_ & ~(_0720_);\\n  assign _0722_ = dividend_q[9] | ~(divisor_q[9]);\\n  assign _0723_ = ~(divisor_q[9] ^ dividend_q[9]);\\n  assign _0724_ = dividend_q[8] | ~(divisor_q[8]);\\n  assign _0725_ = _0723_ & ~(_0724_);\\n  assign _0726_ = _0722_ & ~(_0725_);\\n  assign _0727_ = _0721_ & ~(_0726_);\\n  assign _0728_ = _0719_ & ~(_0727_);\\n  assign _0729_ = _0714_ & ~(_0728_);\\n  assign _0730_ = _0711_ & ~(_0729_);\\n  assign _0731_ = divisor_q[8] ^ dividend_q[8];\\n  assign _0732_ = _0731_ | ~(_0723_);\\n  assign _0733_ = _0732_ | ~(_0721_);\\n  assign _0734_ = _0714_ & ~(_0733_);\\n  assign _0735_ = dividend_q[7] | ~(divisor_q[7]);\\n  assign _0736_ = ~(divisor_q[7] ^ dividend_q[7]);\\n  assign _0737_ = dividend_q[6] | ~(divisor_q[6]);\\n  assign _0738_ = _0736_ & ~(_0737_);\\n  assign _0739_ = _0735_ & ~(_0738_);\\n  assign _0740_ = divisor_q[6] ^ dividend_q[6];\\n  assign _0741_ = _0736_ & ~(_0740_);\\n  assign _0742_ = dividend_q[5] | ~(divisor_q[5]);\\n  assign _0743_ = ~(divisor_q[5] ^ dividend_q[5]);\\n  assign _0744_ = dividend_q[4] | ~(divisor_q[4]);\\n  assign _0745_ = _0743_ & ~(_0744_);\\n  assign _0746_ = _0742_ & ~(_0745_);\\n  assign _0747_ = _0741_ & ~(_0746_);\\n  assign _0748_ = _0739_ & ~(_0747_);\\n  assign _0749_ = divisor_q[4] ^ dividend_q[4];\\n  assign _0750_ = _0749_ | ~(_0743_);\\n  assign _0751_ = _0741_ & ~(_0750_);\\n  assign _0752_ = dividend_q[3] | ~(divisor_q[3]);\\n  assign _0753_ = ~(divisor_q[3] ^ dividend_q[3]);\\n  assign _0754_ = dividend_q[2] | ~(divisor_q[2]);\\n  assign _0755_ = _0753_ & ~(_0754_);\\n  assign _0756_ = _0752_ & ~(_0755_);\\n  assign _0757_ = divisor_q[2] ^ dividend_q[2];\\n  assign _0758_ = _0753_ & ~(_0757_);\\n  assign _0759_ = dividend_q[1] | ~(divisor_q[1]);\\n  assign _0760_ = ~(divisor_q[1] ^ dividend_q[1]);\\n  assign _0761_ = dividend_q[0] & ~(divisor_q[0]);\\n  assign _0762_ = _0760_ & ~(_0761_);\\n  assign _0763_ = _0759_ & ~(_0762_);\\n  assign _0764_ = _0758_ & ~(_0763_);\\n  assign _0765_ = _0756_ & ~(_0764_);\\n  assign _0766_ = _0751_ & ~(_0765_);\\n  assign _0767_ = _0748_ & ~(_0766_);\\n  assign _0768_ = _0734_ & ~(_0767_);\\n  assign _0769_ = _0730_ & ~(_0768_);\\n  assign _0770_ = _0697_ & ~(_0769_);\\n  assign _0771_ = _0692_ & ~(_0770_);\\n  assign _0772_ = _0620_ & ~(_0771_);\\n  assign _0773_ = _0617_ & ~(_0772_);\\n  assign _0774_ = _0589_ & ~(_0773_);\\n  assign _0775_ = _0587_ & ~(_0774_);\\n  assign _0776_ = _0575_ & ~(_0775_);\\n  assign _0777_ = _0573_ & ~(_0776_);\\n  assign _0778_ = _0569_ & ~(_0777_);\\n  assign _0779_ = ~(_0778_ | _0568_);\\n  assign _0780_ = _0779_ & ~(divisor_q[62]);\\n  assign _0781_ = divisor_q[0] ^ dividend_q[0];\\n  assign _0782_ = _0760_ & ~(_0781_);\\n  assign _0783_ = _0782_ & _0758_;\\n  assign _0784_ = _0783_ & _0751_;\\n  assign _0785_ = ~(_0784_ & _0734_);\\n  assign _0786_ = _0697_ & ~(_0785_);\\n  assign _0787_ = _0569_ & ~(divisor_q[62]);\\n  assign _0788_ = _0787_ & _0575_;\\n  assign _0789_ = _0788_ & _0589_;\\n  assign _0790_ = ~(_0789_ & _0620_);\\n  assign _0791_ = _0786_ & ~(_0790_);\\n  assign _0792_ = ~(_0791_ | _0780_);\\n  assign _0793_ = ~(_0792_ & div_busy_q);\\n  assign _0794_ = ~(_0793_ | _0004_);\\n  assign _0006_ = _0005_ & ~(_0794_);\\n  assign div_operation_w = ~_0556_;\\n  assign _0795_ = ~(opcode_ra_operand_i[31] ^ opcode_rb_operand_i[31]);\\n  assign _0796_ = _0550_ & ~(_0795_);\\n  assign _0797_ = ~(opcode_rb_operand_i[1] | opcode_rb_operand_i[0]);\\n  assign _0798_ = opcode_rb_operand_i[3] | opcode_rb_operand_i[2];\\n  assign _0799_ = _0797_ & ~(_0798_);\\n  assign _0800_ = opcode_rb_operand_i[5] | opcode_rb_operand_i[4];\\n  assign _0801_ = opcode_rb_operand_i[7] | opcode_rb_operand_i[6];\\n  assign _0802_ = _0801_ | _0800_;\\n  assign _0803_ = _0799_ & ~(_0802_);\\n  assign _0804_ = opcode_rb_operand_i[9] | opcode_rb_operand_i[8];\\n  assign _0805_ = opcode_rb_operand_i[11] | opcode_rb_operand_i[10];\\n  assign _0806_ = _0805_ | _0804_;\\n  assign _0807_ = opcode_rb_operand_i[13] | opcode_rb_operand_i[12];\\n  assign _0808_ = opcode_rb_operand_i[15] | opcode_rb_operand_i[14];\\n  assign _0809_ = _0808_ | _0807_;\\n  assign _0810_ = _0809_ | _0806_;\\n  assign _0811_ = _0803_ & ~(_0810_);\\n  assign _0812_ = opcode_rb_operand_i[17] | opcode_rb_operand_i[16];\\n  assign _0813_ = opcode_rb_operand_i[19] | opcode_rb_operand_i[18];\\n  assign _0814_ = _0813_ | _0812_;\\n  assign _0815_ = opcode_rb_operand_i[21] | opcode_rb_operand_i[20];\\n  assign _0816_ = opcode_rb_operand_i[23] | opcode_rb_operand_i[22];\\n  assign _0817_ = _0816_ | _0815_;\\n  assign _0818_ = _0817_ | _0814_;\\n  assign _0819_ = ~(opcode_rb_operand_i[25] | opcode_rb_operand_i[24]);\\n  assign _0820_ = ~(opcode_rb_operand_i[27] | opcode_rb_operand_i[26]);\\n  assign _0821_ = ~(_0820_ & _0819_);\\n  assign _0822_ = ~(opcode_rb_operand_i[29] | opcode_rb_operand_i[28]);\\n  assign _0823_ = ~(opcode_rb_operand_i[31] | opcode_rb_operand_i[30]);\\n  assign _0824_ = ~(_0823_ & _0822_);\\n  assign _0825_ = _0824_ | _0821_;\\n  assign _0826_ = _0825_ | _0818_;\\n  assign _0827_ = _0811_ & ~(_0826_);\\n  assign _0828_ = _0796_ & ~(_0827_);\\n  assign _0829_ = ~opcode_ra_operand_i[31];\\n  assign _0830_ = _0561_ & ~(_0829_);\\n  assign _0007_ = _0830_ | _0828_;\\n  assign _0000_[0] = div_start_w ? opcode_ra_operand_i[0] : _0781_;\\n  assign _0831_ = divisor_q[0] & ~(dividend_q[0]);\\n  assign _0832_ = ~(_0831_ ^ _0760_);\\n  assign _0833_ = ~(_0561_ | _0550_);\\n  assign _0834_ = _0833_ | _0829_;\\n  assign _0835_ = opcode_ra_operand_i[1] ^ opcode_ra_operand_i[0];\\n  assign _0836_ = _0834_ ? opcode_ra_operand_i[1] : _0835_;\\n  assign _0000_[1] = div_start_w ? _0836_ : _0832_;\\n  assign _0837_ = divisor_q[1] | ~(dividend_q[1]);\\n  assign _0838_ = _0760_ & ~(_0831_);\\n  assign _0839_ = _0837_ & ~(_0838_);\\n  assign _0840_ = _0839_ ^ _0757_;\\n  assign _0841_ = ~opcode_ra_operand_i[2];\\n  assign _0842_ = ~(opcode_ra_operand_i[1] | opcode_ra_operand_i[0]);\\n  assign _0843_ = _0842_ ^ _0841_;\\n  assign _0844_ = _0834_ ? opcode_ra_operand_i[2] : _0843_;\\n  assign _0000_[2] = div_start_w ? _0844_ : _0840_;\\n  assign _0845_ = divisor_q[2] | ~(dividend_q[2]);\\n  assign _0846_ = ~(_0839_ | _0757_);\\n  assign _0847_ = _0846_ | ~(_0845_);\\n  assign _0848_ = _0847_ ^ _0753_;\\n  assign _0849_ = ~(_0842_ & _0841_);\\n  assign _0850_ = _0849_ ^ opcode_ra_operand_i[3];\\n  assign _0851_ = _0834_ ? opcode_ra_operand_i[3] : _0850_;\\n  assign _0000_[3] = div_start_w ? _0851_ : _0848_;\\n  assign _0852_ = divisor_q[3] | ~(dividend_q[3]);\\n  assign _0853_ = _0753_ & ~(_0845_);\\n  assign _0854_ = _0852_ & ~(_0853_);\\n  assign _0855_ = _0758_ & ~(_0839_);\\n  assign _0856_ = _0854_ & ~(_0855_);\\n  assign _0857_ = _0856_ ^ _0749_;\\n  assign _0858_ = ~opcode_ra_operand_i[4];\\n  assign _0859_ = opcode_ra_operand_i[3] | opcode_ra_operand_i[2];\\n  assign _0860_ = _0842_ & ~(_0859_);\\n  assign _0861_ = _0860_ ^ _0858_;\\n  assign _0862_ = _0834_ ? opcode_ra_operand_i[4] : _0861_;\\n  assign _0000_[4] = div_start_w ? _0862_ : _0857_;\\n  assign _0863_ = divisor_q[4] | ~(dividend_q[4]);\\n  assign _0864_ = ~(_0856_ | _0749_);\\n  assign _0865_ = _0864_ | ~(_0863_);\\n  assign _0866_ = _0865_ ^ _0743_;\\n  assign _0867_ = ~(_0860_ & _0858_);\\n  assign _0868_ = _0867_ ^ opcode_ra_operand_i[5];\\n  assign _0869_ = _0834_ ? opcode_ra_operand_i[5] : _0868_;\\n  assign _0000_[5] = div_start_w ? _0869_ : _0866_;\\n  assign _0870_ = divisor_q[5] | ~(dividend_q[5]);\\n  assign _0871_ = _0743_ & ~(_0863_);\\n  assign _0872_ = _0870_ & ~(_0871_);\\n  assign _0873_ = ~(_0856_ | _0750_);\\n  assign _0874_ = _0872_ & ~(_0873_);\\n  assign _0875_ = _0874_ ^ _0740_;\\n  assign _0876_ = ~opcode_ra_operand_i[6];\\n  assign _0877_ = opcode_ra_operand_i[5] | opcode_ra_operand_i[4];\\n  assign _0878_ = _0860_ & ~(_0877_);\\n  assign _0879_ = _0878_ ^ _0876_;\\n  assign _0880_ = _0834_ ? opcode_ra_operand_i[6] : _0879_;\\n  assign _0000_[6] = div_start_w ? _0880_ : _0875_;\\n  assign _0881_ = ~div_start_w;\\n  assign _0882_ = divisor_q[6] | ~(dividend_q[6]);\\n  assign _0883_ = ~(_0874_ | _0740_);\\n  assign _0884_ = _0883_ | ~(_0882_);\\n  assign _0885_ = _0884_ ^ _0736_;\\n  assign _0886_ = ~(_0878_ & _0876_);\\n  assign _0887_ = _0886_ ^ opcode_ra_operand_i[7];\\n  assign _0888_ = _0834_ ? opcode_ra_operand_i[7] : _0887_;\\n  assign _0000_[7] = div_start_w ? _0888_ : _0885_;\\n  assign _0889_ = divisor_q[7] | ~(dividend_q[7]);\\n  assign _0890_ = _0736_ & ~(_0882_);\\n  assign _0891_ = _0889_ & ~(_0890_);\\n  assign _0892_ = _0741_ & ~(_0872_);\\n  assign _0893_ = _0891_ & ~(_0892_);\\n  assign _0894_ = _0751_ & ~(_0856_);\\n  assign _0895_ = _0893_ & ~(_0894_);\\n  assign _0896_ = _0895_ ^ _0731_;\\n  assign _0897_ = ~opcode_ra_operand_i[8];\\n  assign _0898_ = opcode_ra_operand_i[7] | opcode_ra_operand_i[6];\\n  assign _0899_ = _0898_ | _0877_;\\n  assign _0900_ = _0860_ & ~(_0899_);\\n  assign _0901_ = _0900_ ^ _0897_;\\n  assign _0902_ = _0834_ ? opcode_ra_operand_i[8] : _0901_;\\n  assign _0000_[8] = div_start_w ? _0902_ : _0896_;\\n  assign _0903_ = divisor_q[8] | ~(dividend_q[8]);\\n  assign _0904_ = ~(_0895_ | _0731_);\\n  assign _0905_ = _0904_ | ~(_0903_);\\n  assign _0906_ = _0905_ ^ _0723_;\\n  assign _0907_ = ~(_0900_ & _0897_);\\n  assign _0908_ = _0907_ ^ opcode_ra_operand_i[9];\\n  assign _0909_ = _0834_ ? opcode_ra_operand_i[9] : _0908_;\\n  assign _0000_[9] = div_start_w ? _0909_ : _0906_;\\n  assign _0910_ = divisor_q[9] | ~(dividend_q[9]);\\n  assign _0911_ = _0723_ & ~(_0903_);\\n  assign _0912_ = _0910_ & ~(_0911_);\\n  assign _0913_ = ~(_0895_ | _0732_);\\n  assign _0914_ = _0912_ & ~(_0913_);\\n  assign _0915_ = _0914_ ^ _0720_;\\n  assign _0916_ = ~opcode_ra_operand_i[10];\\n  assign _0917_ = opcode_ra_operand_i[9] | opcode_ra_operand_i[8];\\n  assign _0918_ = _0900_ & ~(_0917_);\\n  assign _0919_ = _0918_ ^ _0916_;\\n  assign _0920_ = _0834_ ? opcode_ra_operand_i[10] : _0919_;\\n  assign _0000_[10] = div_start_w ? _0920_ : _0915_;\\n  assign _0921_ = divisor_q[10] | ~(dividend_q[10]);\\n  assign _0922_ = ~(_0914_ | _0720_);\\n  assign _0923_ = _0922_ | ~(_0921_);\\n  assign _0924_ = _0923_ ^ _0716_;\\n  assign _0925_ = ~(_0918_ & _0916_);\\n  assign _0926_ = _0925_ ^ opcode_ra_operand_i[11];\\n  assign _0927_ = _0834_ ? opcode_ra_operand_i[11] : _0926_;\\n  assign _0000_[11] = div_start_w ? _0927_ : _0924_;\\n  assign _0928_ = divisor_q[11] | ~(dividend_q[11]);\\n  assign _0929_ = _0716_ & ~(_0921_);\\n  assign _0930_ = _0928_ & ~(_0929_);\\n  assign _0931_ = _0721_ & ~(_0912_);\\n  assign _0932_ = _0930_ & ~(_0931_);\\n  assign _0933_ = ~(_0895_ | _0733_);\\n  assign _0934_ = _0932_ & ~(_0933_);\\n  assign _0935_ = _0934_ ^ _0712_;\\n  assign _0936_ = ~opcode_ra_operand_i[12];\\n  assign _0937_ = opcode_ra_operand_i[11] | opcode_ra_operand_i[10];\\n  assign _0938_ = _0937_ | _0917_;\\n  assign _0939_ = _0900_ & ~(_0938_);\\n  assign _0940_ = _0939_ ^ _0936_;\\n  assign _0941_ = _0834_ ? opcode_ra_operand_i[12] : _0940_;\\n  assign _0000_[12] = div_start_w ? _0941_ : _0935_;\\n  assign _0942_ = divisor_q[12] | ~(dividend_q[12]);\\n  assign _0943_ = ~(_0934_ | _0712_);\\n  assign _0944_ = _0942_ & ~(_0943_);\\n  assign _0945_ = _0944_ ^ _0706_;\\n  assign _0946_ = ~(_0939_ & _0936_);\\n  assign _0947_ = _0946_ ^ opcode_ra_operand_i[13];\\n  assign _0948_ = _0834_ ? opcode_ra_operand_i[13] : _0947_;\\n  assign _0000_[13] = div_start_w ? _0948_ : _0945_;\\n  assign _0949_ = divisor_q[13] | ~(dividend_q[13]);\\n  assign _0950_ = ~(_0942_ | _0706_);\\n  assign _0951_ = _0949_ & ~(_0950_);\\n  assign _0952_ = ~(_0934_ | _0713_);\\n  assign _0953_ = _0951_ & ~(_0952_);\\n  assign _0954_ = _0953_ ^ _0703_;\\n  assign _0955_ = ~opcode_ra_operand_i[14];\\n  assign _0956_ = opcode_ra_operand_i[13] | opcode_ra_operand_i[12];\\n  assign _0957_ = _0939_ & ~(_0956_);\\n  assign _0958_ = _0957_ ^ _0955_;\\n  assign _0959_ = _0834_ ? opcode_ra_operand_i[14] : _0958_;\\n  assign _0000_[14] = div_start_w ? _0959_ : _0954_;\\n  assign _0960_ = divisor_q[14] | ~(dividend_q[14]);\\n  assign _0961_ = ~(_0953_ | _0703_);\\n  assign _0962_ = _0961_ | ~(_0960_);\\n  assign _0963_ = _0962_ ^ _0699_;\\n  assign _0964_ = ~(_0957_ & _0955_);\\n  assign _0965_ = _0964_ ^ opcode_ra_operand_i[15];\\n  assign _0966_ = _0834_ ? opcode_ra_operand_i[15] : _0965_;\\n  assign _0000_[15] = div_start_w ? _0966_ : _0963_;\\n  assign _0967_ = divisor_q[15] | ~(dividend_q[15]);\\n  assign _0968_ = _0699_ & ~(_0960_);\\n  assign _0969_ = _0967_ & ~(_0968_);\\n  assign _0970_ = _0704_ & ~(_0951_);\\n  assign _0971_ = _0969_ & ~(_0970_);\\n  assign _0972_ = _0714_ & ~(_0932_);\\n  assign _0973_ = _0971_ & ~(_0972_);\\n  assign _0974_ = _0734_ & ~(_0895_);\\n  assign _0975_ = _0973_ & ~(_0974_);\\n  assign _0976_ = _0975_ ^ _0693_;\\n  assign _0977_ = ~opcode_ra_operand_i[16];\\n  assign _0978_ = opcode_ra_operand_i[15] | opcode_ra_operand_i[14];\\n  assign _0979_ = _0978_ | _0956_;\\n  assign _0980_ = _0979_ | _0938_;\\n  assign _0981_ = _0900_ & ~(_0980_);\\n  assign _0982_ = _0981_ ^ _0977_;\\n  assign _0983_ = _0834_ ? opcode_ra_operand_i[16] : _0982_;\\n  assign _0000_[16] = div_start_w ? _0983_ : _0976_;\\n  assign _0984_ = divisor_q[16] | ~(dividend_q[16]);\\n  assign _0985_ = ~(_0975_ | _0693_);\\n  assign _0986_ = _0985_ | ~(_0984_);\\n  assign _0987_ = _0986_ ^ _0683_;\\n  assign _0988_ = ~(_0981_ & _0977_);\\n  assign _0989_ = _0988_ ^ opcode_ra_operand_i[17];\\n  assign _0990_ = _0834_ ? opcode_ra_operand_i[17] : _0989_;\\n  assign _0000_[17] = div_start_w ? _0990_ : _0987_;\\n  assign _0991_ = divisor_q[17] | ~(dividend_q[17]);\\n  assign _0992_ = _0683_ & ~(_0984_);\\n  assign _0993_ = _0991_ & ~(_0992_);\\n  assign _0994_ = ~(_0975_ | _0694_);\\n  assign _0995_ = _0993_ & ~(_0994_);\\n  assign _0996_ = _0995_ ^ _0680_;\\n  assign _0997_ = ~opcode_ra_operand_i[18];\\n  assign _0998_ = opcode_ra_operand_i[17] | opcode_ra_operand_i[16];\\n  assign _0999_ = _0981_ & ~(_0998_);\\n  assign _1000_ = _0999_ ^ _0997_;\\n  assign _1001_ = _0834_ ? opcode_ra_operand_i[18] : _1000_;\\n  assign _0000_[18] = div_start_w ? _1001_ : _0996_;\\n  assign _1002_ = divisor_q[18] | ~(dividend_q[18]);\\n  assign _1003_ = ~(_0995_ | _0680_);\\n  assign _1004_ = _1003_ | ~(_1002_);\\n  assign _1005_ = _1004_ ^ _0676_;\\n  assign _1006_ = ~(_0999_ & _0997_);\\n  assign _1007_ = _1006_ ^ opcode_ra_operand_i[19];\\n  assign _1008_ = _0834_ ? opcode_ra_operand_i[19] : _1007_;\\n  assign _0000_[19] = div_start_w ? _1008_ : _1005_;\\n  assign _1009_ = divisor_q[19] | ~(dividend_q[19]);\\n  assign _1010_ = _0676_ & ~(_1002_);\\n  assign _1011_ = _1009_ & ~(_1010_);\\n  assign _1012_ = _0681_ & ~(_0993_);\\n  assign _1013_ = _1011_ & ~(_1012_);\\n  assign _1014_ = ~(_0975_ | _0695_);\\n  assign _1015_ = _1013_ & ~(_1014_);\\n  assign _1016_ = _1015_ ^ _0672_;\\n  assign _1017_ = ~opcode_ra_operand_i[20];\\n  assign _1018_ = opcode_ra_operand_i[19] | opcode_ra_operand_i[18];\\n  assign _1019_ = _1018_ | _0998_;\\n  assign _1020_ = _0981_ & ~(_1019_);\\n  assign _1021_ = _1020_ ^ _1017_;\\n  assign _1022_ = _0834_ ? opcode_ra_operand_i[20] : _1021_;\\n  assign _0000_[20] = div_start_w ? _1022_ : _1016_;\\n  assign _0008_ = divisor_q[20] | ~(dividend_q[20]);\\n  assign _0009_ = ~(_1015_ | _0672_);\\n  assign _0010_ = _0008_ & ~(_0009_);\\n  assign _0011_ = _0010_ ^ _0666_;\\n  assign _0012_ = ~(_1020_ & _1017_);\\n  assign _0013_ = _0012_ ^ opcode_ra_operand_i[21];\\n  assign _0014_ = _0834_ ? opcode_ra_operand_i[21] : _0013_;\\n  assign _0000_[21] = div_start_w ? _0014_ : _0011_;\\n  assign _0015_ = divisor_q[21] | ~(dividend_q[21]);\\n  assign _0016_ = ~(_0008_ | _0666_);\\n  assign _0017_ = _0015_ & ~(_0016_);\\n  assign _0018_ = ~(_1015_ | _0673_);\\n  assign _0019_ = _0017_ & ~(_0018_);\\n  assign _0020_ = _0019_ ^ _0663_;\\n  assign _0021_ = ~opcode_ra_operand_i[22];\\n  assign _0022_ = opcode_ra_operand_i[21] | opcode_ra_operand_i[20];\\n  assign _0023_ = _1020_ & ~(_0022_);\\n  assign _0024_ = _0023_ ^ _0021_;\\n  assign _0025_ = _0834_ ? opcode_ra_operand_i[22] : _0024_;\\n  assign _0000_[22] = div_start_w ? _0025_ : _0020_;\\n  assign _0026_ = divisor_q[22] | ~(dividend_q[22]);\\n  assign _0027_ = ~(_0019_ | _0663_);\\n  assign _0028_ = _0027_ | ~(_0026_);\\n  assign _0029_ = _0028_ ^ _0659_;\\n  assign _0030_ = ~(_0023_ & _0021_);\\n  assign _0031_ = _0030_ ^ opcode_ra_operand_i[23];\\n  assign _0032_ = _0834_ ? opcode_ra_operand_i[23] : _0031_;\\n  assign _0000_[23] = div_start_w ? _0032_ : _0029_;\\n  assign _0033_ = divisor_q[23] | ~(dividend_q[23]);\\n  assign _0034_ = _0659_ & ~(_0026_);\\n  assign _0035_ = _0033_ & ~(_0034_);\\n  assign _0036_ = _0664_ & ~(_0017_);\\n  assign _0037_ = _0035_ & ~(_0036_);\\n  assign _0038_ = _0674_ & ~(_1013_);\\n  assign _0039_ = _0037_ & ~(_0038_);\\n  assign _0040_ = ~(_0975_ | _0696_);\\n  assign _0041_ = _0039_ & ~(_0040_);\\n  assign _0042_ = _0041_ ^ _0654_;\\n  assign _0043_ = ~opcode_ra_operand_i[24];\\n  assign _0044_ = opcode_ra_operand_i[23] | opcode_ra_operand_i[22];\\n  assign _0045_ = _0044_ | _0022_;\\n  assign _0046_ = _0045_ | _1019_;\\n  assign _0047_ = _0981_ & ~(_0046_);\\n  assign _0048_ = _0047_ ^ _0043_;\\n  assign _0049_ = _0834_ ? opcode_ra_operand_i[24] : _0048_;\\n  assign _0000_[24] = div_start_w ? _0049_ : _0042_;\\n  assign _0050_ = divisor_q[24] | ~(dividend_q[24]);\\n  assign _0051_ = ~(_0041_ | _0654_);\\n  assign _0052_ = _0050_ & ~(_0051_);\\n  assign _0053_ = _0052_ ^ _0646_;\\n  assign _0054_ = ~(_0047_ & _0043_);\\n  assign _0055_ = _0054_ ^ opcode_ra_operand_i[25];\\n  assign _0056_ = _0834_ ? opcode_ra_operand_i[25] : _0055_;\\n  assign _0000_[25] = div_start_w ? _0056_ : _0053_;\\n  assign _0057_ = divisor_q[25] | ~(dividend_q[25]);\\n  assign _0058_ = ~(_0050_ | _0646_);\\n  assign _0059_ = _0057_ & ~(_0058_);\\n  assign _0060_ = ~(_0041_ | _0655_);\\n  assign _0061_ = _0059_ & ~(_0060_);\\n  assign _0062_ = _0061_ ^ _0643_;\\n  assign _0063_ = ~opcode_ra_operand_i[26];\\n  assign _0064_ = opcode_ra_operand_i[25] | opcode_ra_operand_i[24];\\n  assign _0065_ = _0047_ & ~(_0064_);\\n  assign _0066_ = _0065_ ^ _0063_;\\n  assign _0067_ = _0834_ ? opcode_ra_operand_i[26] : _0066_;\\n  assign _0000_[26] = div_start_w ? _0067_ : _0062_;\\n  assign _0068_ = divisor_q[26] | ~(dividend_q[26]);\\n  assign _0069_ = ~(_0061_ | _0643_);\\n  assign _0070_ = _0069_ | ~(_0068_);\\n  assign _0071_ = _0070_ ^ _0639_;\\n  assign _0072_ = ~(_0065_ & _0063_);\\n  assign _0073_ = _0072_ ^ opcode_ra_operand_i[27];\\n  assign _0074_ = _0834_ ? opcode_ra_operand_i[27] : _0073_;\\n  assign _0000_[27] = div_start_w ? _0074_ : _0071_;\\n  assign _0075_ = divisor_q[27] | ~(dividend_q[27]);\\n  assign _0076_ = _0639_ & ~(_0068_);\\n  assign _0077_ = _0075_ & ~(_0076_);\\n  assign _0078_ = _0644_ & ~(_0059_);\\n  assign _0079_ = _0077_ & ~(_0078_);\\n  assign _0080_ = ~(_0041_ | _0656_);\\n  assign _0081_ = _0079_ & ~(_0080_);\\n  assign _0082_ = _0081_ ^ _0635_;\\n  assign _0083_ = ~opcode_ra_operand_i[28];\\n  assign _0084_ = opcode_ra_operand_i[27] | opcode_ra_operand_i[26];\\n  assign _0085_ = _0084_ | _0064_;\\n  assign _0086_ = _0047_ & ~(_0085_);\\n  assign _0087_ = _0086_ ^ _0083_;\\n  assign _0088_ = _0834_ ? opcode_ra_operand_i[28] : _0087_;\\n  assign _0000_[28] = div_start_w ? _0088_ : _0082_;\\n  assign _0089_ = divisor_q[28] | ~(dividend_q[28]);\\n  assign _0090_ = ~(_0081_ | _0635_);\\n  assign _0091_ = _0089_ & ~(_0090_);\\n  assign _0092_ = _0091_ ^ _0629_;\\n  assign _0093_ = ~(_0086_ & _0083_);\\n  assign _0094_ = _0093_ ^ opcode_ra_operand_i[29];\\n  assign _0095_ = _0834_ ? opcode_ra_operand_i[29] : _0094_;\\n  assign _0000_[29] = div_start_w ? _0095_ : _0092_;\\n  assign _0096_ = divisor_q[29] | ~(dividend_q[29]);\\n  assign _0097_ = ~(_0089_ | _0629_);\\n  assign _0098_ = _0096_ & ~(_0097_);\\n  assign _0099_ = ~(_0081_ | _0636_);\\n  assign _0100_ = _0098_ & ~(_0099_);\\n  assign _0101_ = _0100_ ^ _0626_;\\n  assign _0102_ = opcode_ra_operand_i[29] | opcode_ra_operand_i[28];\\n  assign _0103_ = _0086_ & ~(_0102_);\\n  assign _0104_ = ~(_0103_ ^ opcode_ra_operand_i[30]);\\n  assign _0105_ = _0834_ ? opcode_ra_operand_i[30] : _0104_;\\n  assign _0000_[30] = div_start_w ? _0105_ : _0101_;\\n  assign _0106_ = divisor_q[30] | ~(dividend_q[30]);\\n  assign _0107_ = ~(_0100_ | _0626_);\\n  assign _0108_ = _0107_ | ~(_0106_);\\n  assign _0109_ = _0108_ ^ _0622_;\\n  assign _0110_ = _0103_ & ~(opcode_ra_operand_i[30]);\\n  assign _0111_ = _0110_ ^ _0829_;\\n  assign _0112_ = _0834_ ? opcode_ra_operand_i[31] : _0111_;\\n  assign _0000_[31] = div_start_w ? _0112_ : _0109_;\\n  assign div_result_r[0] = div_inst_q ? quotient_q[0] : dividend_q[0];\\n  assign _0113_ = dividend_q[1] ^ dividend_q[0];\\n  assign _0114_ = invert_res_q ? _0113_ : dividend_q[1];\\n  assign _0115_ = quotient_q[1] ^ quotient_q[0];\\n  assign _0116_ = invert_res_q ? _0115_ : quotient_q[1];\\n  assign div_result_r[1] = div_inst_q ? _0116_ : _0114_;\\n  assign _0117_ = ~dividend_q[2];\\n  assign _0118_ = ~(dividend_q[1] | dividend_q[0]);\\n  assign _0119_ = _0118_ ^ _0117_;\\n  assign _0120_ = invert_res_q ? _0119_ : dividend_q[2];\\n  assign _0121_ = ~quotient_q[2];\\n  assign _0122_ = ~(quotient_q[1] | quotient_q[0]);\\n  assign _0123_ = _0122_ ^ _0121_;\\n  assign _0124_ = invert_res_q ? _0123_ : quotient_q[2];\\n  assign div_result_r[2] = div_inst_q ? _0124_ : _0120_;\\n  assign _0125_ = ~(_0118_ & _0117_);\\n  assign _0126_ = _0125_ ^ dividend_q[3];\\n  assign _0127_ = invert_res_q ? _0126_ : dividend_q[3];\\n  assign _0128_ = ~(_0122_ & _0121_);\\n  assign _0129_ = _0128_ ^ quotient_q[3];\\n  assign _0130_ = invert_res_q ? _0129_ : quotient_q[3];\\n  assign div_result_r[3] = div_inst_q ? _0130_ : _0127_;\\n  assign _0131_ = ~dividend_q[4];\\n  assign _0132_ = dividend_q[3] | dividend_q[2];\\n  assign _0133_ = _0118_ & ~(_0132_);\\n  assign _0134_ = _0133_ ^ _0131_;\\n  assign _0135_ = invert_res_q ? _0134_ : dividend_q[4];\\n  assign _0136_ = ~quotient_q[4];\\n  assign _0137_ = quotient_q[3] | quotient_q[2];\\n  assign _0138_ = _0122_ & ~(_0137_);\\n  assign _0139_ = _0138_ ^ _0136_;\\n  assign _0140_ = invert_res_q ? _0139_ : quotient_q[4];\\n  assign div_result_r[4] = div_inst_q ? _0140_ : _0135_;\\n  assign _0141_ = ~(_0133_ & _0131_);\\n  assign _0142_ = _0141_ ^ dividend_q[5];\\n  assign _0143_ = invert_res_q ? _0142_ : dividend_q[5];\\n  assign _0144_ = ~(_0138_ & _0136_);\\n  assign _0145_ = _0144_ ^ quotient_q[5];\\n  assign _0146_ = invert_res_q ? _0145_ : quotient_q[5];\\n  assign div_result_r[5] = div_inst_q ? _0146_ : _0143_;\\n  assign _0147_ = ~dividend_q[6];\\n  assign _0148_ = dividend_q[5] | dividend_q[4];\\n  assign _0149_ = _0133_ & ~(_0148_);\\n  assign _0150_ = _0149_ ^ _0147_;\\n  assign _0151_ = invert_res_q ? _0150_ : dividend_q[6];\\n  assign _0152_ = ~quotient_q[6];\\n  assign _0153_ = quotient_q[5] | quotient_q[4];\\n  assign _0154_ = _0138_ & ~(_0153_);\\n  assign _0155_ = _0154_ ^ _0152_;\\n  assign _0156_ = invert_res_q ? _0155_ : quotient_q[6];\\n  assign div_result_r[6] = div_inst_q ? _0156_ : _0151_;\\n  assign _0157_ = ~(_0149_ & _0147_);\\n  assign _0158_ = _0157_ ^ dividend_q[7];\\n  assign _0159_ = invert_res_q ? _0158_ : dividend_q[7];\\n  assign _0160_ = ~(_0154_ & _0152_);\\n  assign _0161_ = _0160_ ^ quotient_q[7];\\n  assign _0162_ = invert_res_q ? _0161_ : quotient_q[7];\\n  assign div_result_r[7] = div_inst_q ? _0162_ : _0159_;\\n  assign _0163_ = ~dividend_q[8];\\n  assign _0164_ = dividend_q[7] | dividend_q[6];\\n  assign _0165_ = _0164_ | _0148_;\\n  assign _0166_ = _0133_ & ~(_0165_);\\n  assign _0167_ = _0166_ ^ _0163_;\\n  assign _0168_ = invert_res_q ? _0167_ : dividend_q[8];\\n  assign _0169_ = ~quotient_q[8];\\n  assign _0170_ = quotient_q[7] | quotient_q[6];\\n  assign _0171_ = _0170_ | _0153_;\\n  assign _0172_ = _0138_ & ~(_0171_);\\n  assign _0173_ = _0172_ ^ _0169_;\\n  assign _0174_ = invert_res_q ? _0173_ : quotient_q[8];\\n  assign div_result_r[8] = div_inst_q ? _0174_ : _0168_;\\n  assign _0175_ = ~(_0166_ & _0163_);\\n  assign _0176_ = _0175_ ^ dividend_q[9];\\n  assign _0177_ = invert_res_q ? _0176_ : dividend_q[9];\\n  assign _0178_ = ~(_0172_ & _0169_);\\n  assign _0179_ = _0178_ ^ quotient_q[9];\\n  assign _0180_ = invert_res_q ? _0179_ : quotient_q[9];\\n  assign div_result_r[9] = div_inst_q ? _0180_ : _0177_;\\n  assign _0181_ = ~dividend_q[10];\\n  assign _0182_ = dividend_q[9] | dividend_q[8];\\n  assign _0183_ = _0166_ & ~(_0182_);\\n  assign _0184_ = _0183_ ^ _0181_;\\n  assign _0185_ = invert_res_q ? _0184_ : dividend_q[10];\\n  assign _0186_ = ~quotient_q[10];\\n  assign _0187_ = quotient_q[9] | quotient_q[8];\\n  assign _0188_ = _0172_ & ~(_0187_);\\n  assign _0189_ = _0188_ ^ _0186_;\\n  assign _0190_ = invert_res_q ? _0189_ : quotient_q[10];\\n  assign div_result_r[10] = div_inst_q ? _0190_ : _0185_;\\n  assign _0191_ = ~(_0183_ & _0181_);\\n  assign _0192_ = _0191_ ^ dividend_q[11];\\n  assign _0193_ = invert_res_q ? _0192_ : dividend_q[11];\\n  assign _0194_ = ~(_0188_ & _0186_);\\n  assign _0195_ = _0194_ ^ quotient_q[11];\\n  assign _0196_ = invert_res_q ? _0195_ : quotient_q[11];\\n  assign div_result_r[11] = div_inst_q ? _0196_ : _0193_;\\n  assign _0197_ = ~dividend_q[12];\\n  assign _0198_ = dividend_q[11] | dividend_q[10];\\n  assign _0199_ = _0198_ | _0182_;\\n  assign _0200_ = _0166_ & ~(_0199_);\\n  assign _0201_ = _0200_ ^ _0197_;\\n  assign _0202_ = invert_res_q ? _0201_ : dividend_q[12];\\n  assign _0203_ = ~quotient_q[12];\\n  assign _0204_ = quotient_q[11] | quotient_q[10];\\n  assign _0205_ = _0204_ | _0187_;\\n  assign _0206_ = _0172_ & ~(_0205_);\\n  assign _0207_ = _0206_ ^ _0203_;\\n  assign _0208_ = invert_res_q ? _0207_ : quotient_q[12];\\n  assign div_result_r[12] = div_inst_q ? _0208_ : _0202_;\\n  assign _0209_ = ~(_0200_ & _0197_);\\n  assign _0210_ = _0209_ ^ dividend_q[13];\\n  assign _0211_ = invert_res_q ? _0210_ : dividend_q[13];\\n  assign _0212_ = ~(_0206_ & _0203_);\\n  assign _0213_ = _0212_ ^ quotient_q[13];\\n  assign _0214_ = invert_res_q ? _0213_ : quotient_q[13];\\n  assign div_result_r[13] = div_inst_q ? _0214_ : _0211_;\\n  assign _0215_ = ~dividend_q[14];\\n  assign _0216_ = dividend_q[13] | dividend_q[12];\\n  assign _0217_ = _0200_ & ~(_0216_);\\n  assign _0218_ = _0217_ ^ _0215_;\\n  assign _0219_ = invert_res_q ? _0218_ : dividend_q[14];\\n  assign _0220_ = ~quotient_q[14];\\n  assign _0221_ = quotient_q[13] | quotient_q[12];\\n  assign _0222_ = _0206_ & ~(_0221_);\\n  assign _0223_ = _0222_ ^ _0220_;\\n  assign _0224_ = invert_res_q ? _0223_ : quotient_q[14];\\n  assign div_result_r[14] = div_inst_q ? _0224_ : _0219_;\\n  assign _0225_ = ~(_0217_ & _0215_);\\n  assign _0226_ = _0225_ ^ dividend_q[15];\\n  assign _0227_ = invert_res_q ? _0226_ : dividend_q[15];\\n  assign _0228_ = ~(_0222_ & _0220_);\\n  assign _0229_ = _0228_ ^ quotient_q[15];\\n  assign _0230_ = invert_res_q ? _0229_ : quotient_q[15];\\n  assign div_result_r[15] = div_inst_q ? _0230_ : _0227_;\\n  assign _0231_ = ~dividend_q[16];\\n  assign _0232_ = dividend_q[15] | dividend_q[14];\\n  assign _0233_ = _0232_ | _0216_;\\n  assign _0234_ = _0233_ | _0199_;\\n  assign _0235_ = _0166_ & ~(_0234_);\\n  assign _0236_ = _0235_ ^ _0231_;\\n  assign _0237_ = invert_res_q ? _0236_ : dividend_q[16];\\n  assign _0238_ = ~quotient_q[16];\\n  assign _0239_ = quotient_q[15] | quotient_q[14];\\n  assign _0240_ = _0239_ | _0221_;\\n  assign _0241_ = _0240_ | _0205_;\\n  assign _0242_ = _0172_ & ~(_0241_);\\n  assign _0243_ = _0242_ ^ _0238_;\\n  assign _0244_ = invert_res_q ? _0243_ : quotient_q[16];\\n  assign div_result_r[16] = div_inst_q ? _0244_ : _0237_;\\n  assign _0245_ = ~(_0235_ & _0231_);\\n  assign _0246_ = _0245_ ^ dividend_q[17];\\n  assign _0247_ = invert_res_q ? _0246_ : dividend_q[17];\\n  assign _0248_ = ~(_0242_ & _0238_);\\n  assign _0249_ = _0248_ ^ quotient_q[17];\\n  assign _0250_ = invert_res_q ? _0249_ : quotient_q[17];\\n  assign div_result_r[17] = div_inst_q ? _0250_ : _0247_;\\n  assign _0251_ = ~dividend_q[18];\\n  assign _0252_ = dividend_q[17] | dividend_q[16];\\n  assign _0253_ = _0235_ & ~(_0252_);\\n  assign _0254_ = _0253_ ^ _0251_;\\n  assign _0255_ = invert_res_q ? _0254_ : dividend_q[18];\\n  assign _0256_ = ~quotient_q[18];\\n  assign _0257_ = quotient_q[17] | quotient_q[16];\\n  assign _0258_ = _0242_ & ~(_0257_);\\n  assign _0259_ = _0258_ ^ _0256_;\\n  assign _0260_ = invert_res_q ? _0259_ : quotient_q[18];\\n  assign div_result_r[18] = div_inst_q ? _0260_ : _0255_;\\n  assign _0261_ = ~(_0253_ & _0251_);\\n  assign _0262_ = _0261_ ^ dividend_q[19];\\n  assign _0263_ = invert_res_q ? _0262_ : dividend_q[19];\\n  assign _0264_ = ~(_0258_ & _0256_);\\n  assign _0265_ = _0264_ ^ quotient_q[19];\\n  assign _0266_ = invert_res_q ? _0265_ : quotient_q[19];\\n  assign div_result_r[19] = div_inst_q ? _0266_ : _0263_;\\n  assign _0267_ = ~dividend_q[20];\\n  assign _0268_ = dividend_q[19] | dividend_q[18];\\n  assign _0269_ = _0268_ | _0252_;\\n  assign _0270_ = _0235_ & ~(_0269_);\\n  assign _0271_ = _0270_ ^ _0267_;\\n  assign _0272_ = invert_res_q ? _0271_ : dividend_q[20];\\n  assign _0273_ = ~quotient_q[20];\\n  assign _0274_ = quotient_q[19] | quotient_q[18];\\n  assign _0275_ = _0274_ | _0257_;\\n  assign _0276_ = _0242_ & ~(_0275_);\\n  assign _0277_ = _0276_ ^ _0273_;\\n  assign _0278_ = invert_res_q ? _0277_ : quotient_q[20];\\n  assign div_result_r[20] = div_inst_q ? _0278_ : _0272_;\\n  assign _0279_ = ~(_0270_ & _0267_);\\n  assign _0280_ = _0279_ ^ dividend_q[21];\\n  assign _0281_ = invert_res_q ? _0280_ : dividend_q[21];\\n  assign _0282_ = ~(_0276_ & _0273_);\\n  assign _0283_ = _0282_ ^ quotient_q[21];\\n  assign _0284_ = invert_res_q ? _0283_ : quotient_q[21];\\n  assign div_result_r[21] = div_inst_q ? _0284_ : _0281_;\\n  assign _0285_ = ~dividend_q[22];\\n  assign _0286_ = dividend_q[21] | dividend_q[20];\\n  assign _0287_ = _0270_ & ~(_0286_);\\n  assign _0288_ = _0287_ ^ _0285_;\\n  assign _0289_ = invert_res_q ? _0288_ : dividend_q[22];\\n  assign _0290_ = ~quotient_q[22];\\n  assign _0291_ = quotient_q[21] | quotient_q[20];\\n  assign _0292_ = _0276_ & ~(_0291_);\\n  assign _0293_ = _0292_ ^ _0290_;\\n  assign _0294_ = invert_res_q ? _0293_ : quotient_q[22];\\n  assign div_result_r[22] = div_inst_q ? _0294_ : _0289_;\\n  assign _0295_ = ~(_0287_ & _0285_);\\n  assign _0296_ = _0295_ ^ dividend_q[23];\\n  assign _0297_ = invert_res_q ? _0296_ : dividend_q[23];\\n  assign _0298_ = ~(_0292_ & _0290_);\\n  assign _0299_ = _0298_ ^ quotient_q[23];\\n  assign _0300_ = invert_res_q ? _0299_ : quotient_q[23];\\n  assign div_result_r[23] = div_inst_q ? _0300_ : _0297_;\\n  assign _0301_ = ~dividend_q[24];\\n  assign _0302_ = dividend_q[23] | dividend_q[22];\\n  assign _0303_ = _0302_ | _0286_;\\n  assign _0304_ = _0303_ | _0269_;\\n  assign _0305_ = _0235_ & ~(_0304_);\\n  assign _0306_ = _0305_ ^ _0301_;\\n  assign _0307_ = invert_res_q ? _0306_ : dividend_q[24];\\n  assign _0308_ = ~quotient_q[24];\\n  assign _0309_ = quotient_q[23] | quotient_q[22];\\n  assign _0310_ = _0309_ | _0291_;\\n  assign _0311_ = _0310_ | _0275_;\\n  assign _0312_ = _0242_ & ~(_0311_);\\n  assign _0313_ = _0312_ ^ _0308_;\\n  assign _0314_ = invert_res_q ? _0313_ : quotient_q[24];\\n  assign div_result_r[24] = div_inst_q ? _0314_ : _0307_;\\n  assign _0315_ = ~(_0305_ & _0301_);\\n  assign _0316_ = _0315_ ^ dividend_q[25];\\n  assign _0317_ = invert_res_q ? _0316_ : dividend_q[25];\\n  assign _0318_ = ~(_0312_ & _0308_);\\n  assign _0319_ = _0318_ ^ quotient_q[25];\\n  assign _0320_ = invert_res_q ? _0319_ : quotient_q[25];\\n  assign div_result_r[25] = div_inst_q ? _0320_ : _0317_;\\n  assign _0321_ = ~dividend_q[26];\\n  assign _0322_ = dividend_q[25] | dividend_q[24];\\n  assign _0323_ = _0305_ & ~(_0322_);\\n  assign _0324_ = _0323_ ^ _0321_;\\n  assign _0325_ = invert_res_q ? _0324_ : dividend_q[26];\\n  assign _0326_ = ~quotient_q[26];\\n  assign _0327_ = quotient_q[25] | quotient_q[24];\\n  assign _0328_ = _0312_ & ~(_0327_);\\n  assign _0329_ = _0328_ ^ _0326_;\\n  assign _0330_ = invert_res_q ? _0329_ : quotient_q[26];\\n  assign div_result_r[26] = div_inst_q ? _0330_ : _0325_;\\n  assign _0331_ = ~(_0323_ & _0321_);\\n  assign _0332_ = _0331_ ^ dividend_q[27];\\n  assign _0333_ = invert_res_q ? _0332_ : dividend_q[27];\\n  assign _0334_ = ~(_0328_ & _0326_);\\n  assign _0335_ = _0334_ ^ quotient_q[27];\\n  assign _0336_ = invert_res_q ? _0335_ : quotient_q[27];\\n  assign div_result_r[27] = div_inst_q ? _0336_ : _0333_;\\n  assign _0337_ = ~dividend_q[28];\\n  assign _0338_ = dividend_q[27] | dividend_q[26];\\n  assign _0339_ = _0338_ | _0322_;\\n  assign _0340_ = _0305_ & ~(_0339_);\\n  assign _0341_ = _0340_ ^ _0337_;\\n  assign _0342_ = invert_res_q ? _0341_ : dividend_q[28];\\n  assign _0343_ = ~quotient_q[28];\\n  assign _0344_ = quotient_q[27] | quotient_q[26];\\n  assign _0345_ = _0344_ | _0327_;\\n  assign _0346_ = _0312_ & ~(_0345_);\\n  assign _0347_ = _0346_ ^ _0343_;\\n  assign _0348_ = invert_res_q ? _0347_ : quotient_q[28];\\n  assign div_result_r[28] = div_inst_q ? _0348_ : _0342_;\\n  assign _0349_ = ~(_0340_ & _0337_);\\n  assign _0350_ = _0349_ ^ dividend_q[29];\\n  assign _0351_ = invert_res_q ? _0350_ : dividend_q[29];\\n  assign _0352_ = ~(_0346_ & _0343_);\\n  assign _0353_ = _0352_ ^ quotient_q[29];\\n  assign _0354_ = invert_res_q ? _0353_ : quotient_q[29];\\n  assign div_result_r[29] = div_inst_q ? _0354_ : _0351_;\\n  assign _0355_ = ~dividend_q[30];\\n  assign _0356_ = dividend_q[29] | dividend_q[28];\\n  assign _0357_ = _0340_ & ~(_0356_);\\n  assign _0358_ = _0357_ ^ _0355_;\\n  assign _0359_ = invert_res_q ? _0358_ : dividend_q[30];\\n  assign _0360_ = ~quotient_q[30];\\n  assign _0361_ = quotient_q[29] | quotient_q[28];\\n  assign _0362_ = _0346_ & ~(_0361_);\\n  assign _0363_ = _0362_ ^ _0360_;\\n  assign _0364_ = invert_res_q ? _0363_ : quotient_q[30];\\n  assign div_result_r[30] = div_inst_q ? _0364_ : _0359_;\\n  assign _0365_ = ~(_0357_ & _0355_);\\n  assign _0366_ = _0365_ ^ dividend_q[31];\\n  assign _0367_ = invert_res_q ? _0366_ : dividend_q[31];\\n  assign _0368_ = ~(_0362_ & _0360_);\\n  assign _0369_ = _0368_ ^ quotient_q[31];\\n  assign _0370_ = invert_res_q ? _0369_ : quotient_q[31];\\n  assign div_result_r[31] = div_inst_q ? _0370_ : _0367_;\\n  assign _0371_ = quotient_q[0] | q_mask_q[0];\\n  assign _0003_[0] = _0371_ & ~(div_start_w);\\n  assign _0372_ = quotient_q[1] | q_mask_q[1];\\n  assign _0003_[1] = _0372_ & ~(div_start_w);\\n  assign _0373_ = quotient_q[2] | q_mask_q[2];\\n  assign _0003_[2] = _0373_ & ~(div_start_w);\\n  assign _0374_ = quotient_q[3] | q_mask_q[3];\\n  assign _0003_[3] = _0374_ & ~(div_start_w);\\n  assign _0375_ = quotient_q[4] | q_mask_q[4];\\n  assign _0003_[4] = _0375_ & ~(div_start_w);\\n  assign _0376_ = quotient_q[5] | q_mask_q[5];\\n  assign _0003_[5] = _0376_ & ~(div_start_w);\\n  assign _0377_ = quotient_q[6] | q_mask_q[6];\\n  assign _0003_[6] = _0377_ & ~(div_start_w);\\n  assign _0378_ = quotient_q[7] | q_mask_q[7];\\n  assign _0003_[7] = _0378_ & ~(div_start_w);\\n  assign _0379_ = quotient_q[8] | q_mask_q[8];\\n  assign _0003_[8] = _0379_ & ~(div_start_w);\\n  assign _0380_ = quotient_q[9] | q_mask_q[9];\\n  assign _0003_[9] = _0380_ & ~(div_start_w);\\n  assign _0381_ = quotient_q[10] | q_mask_q[10];\\n  assign _0003_[10] = _0381_ & ~(div_start_w);\\n  assign _0382_ = quotient_q[11] | q_mask_q[11];\\n  assign _0003_[11] = _0382_ & ~(div_start_w);\\n  assign _0383_ = quotient_q[12] | q_mask_q[12];\\n  assign _0003_[12] = _0383_ & ~(div_start_w);\\n  assign _0384_ = quotient_q[13] | q_mask_q[13];\\n  assign _0003_[13] = _0384_ & ~(div_start_w);\\n  assign _0385_ = quotient_q[14] | q_mask_q[14];\\n  assign _0003_[14] = _0385_ & ~(div_start_w);\\n  assign _0386_ = quotient_q[15] | q_mask_q[15];\\n  assign _0003_[15] = _0386_ & ~(div_start_w);\\n  assign _0387_ = quotient_q[16] | q_mask_q[16];\\n  assign _0003_[16] = _0387_ & ~(div_start_w);\\n  assign _0388_ = quotient_q[17] | q_mask_q[17];\\n  assign _0003_[17] = _0388_ & ~(div_start_w);\\n  assign _0389_ = quotient_q[18] | q_mask_q[18];\\n  assign _0003_[18] = _0389_ & ~(div_start_w);\\n  assign _0390_ = quotient_q[19] | q_mask_q[19];\\n  assign _0003_[19] = _0390_ & ~(div_start_w);\\n  assign _0391_ = quotient_q[20] | q_mask_q[20];\\n  assign _0003_[20] = _0391_ & ~(div_start_w);\\n  assign _0392_ = quotient_q[21] | q_mask_q[21];\\n  assign _0003_[21] = _0392_ & ~(div_start_w);\\n  assign _0393_ = quotient_q[22] | q_mask_q[22];\\n  assign _0003_[22] = _0393_ & ~(div_start_w);\\n  assign _0394_ = quotient_q[23] | q_mask_q[23];\\n  assign _0003_[23] = _0394_ & ~(div_start_w);\\n  assign _0395_ = quotient_q[24] | q_mask_q[24];\\n  assign _0003_[24] = _0395_ & ~(div_start_w);\\n  assign _0396_ = quotient_q[25] | q_mask_q[25];\\n  assign _0003_[25] = _0396_ & ~(div_start_w);\\n  assign _0397_ = quotient_q[26] | q_mask_q[26];\\n  assign _0003_[26] = _0397_ & ~(div_start_w);\\n  assign _0398_ = quotient_q[27] | q_mask_q[27];\\n  assign _0003_[27] = _0398_ & ~(div_start_w);\\n  assign _0399_ = quotient_q[28] | q_mask_q[28];\\n  assign _0003_[28] = _0399_ & ~(div_start_w);\\n  assign _0400_ = quotient_q[29] | q_mask_q[29];\\n  assign _0003_[29] = _0400_ & ~(div_start_w);\\n  assign _0401_ = quotient_q[30] | q_mask_q[30];\\n  assign _0003_[30] = _0401_ & ~(div_start_w);\\n  assign _0402_ = quotient_q[31] | q_mask_q[31];\\n  assign _0003_[31] = _0402_ & ~(div_start_w);\\n  assign _0002_[0] = q_mask_q[1] & ~(div_start_w);\\n  assign _0002_[1] = q_mask_q[2] & ~(div_start_w);\\n  assign _0002_[2] = q_mask_q[3] & ~(div_start_w);\\n  assign _0002_[3] = q_mask_q[4] & ~(div_start_w);\\n  assign _0002_[4] = q_mask_q[5] & ~(div_start_w);\\n  assign _0002_[5] = q_mask_q[6] & ~(div_start_w);\\n  assign _0002_[6] = q_mask_q[7] & ~(div_start_w);\\n  assign _0002_[7] = q_mask_q[8] & ~(div_start_w);\\n  assign _0002_[8] = q_mask_q[9] & ~(div_start_w);\\n  assign _0002_[9] = q_mask_q[10] & ~(div_start_w);\\n  assign _0002_[10] = q_mask_q[11] & ~(div_start_w);\\n  assign _0002_[11] = q_mask_q[12] & ~(div_start_w);\\n  assign _0002_[12] = q_mask_q[13] & ~(div_start_w);\\n  assign _0002_[13] = q_mask_q[14] & ~(div_start_w);\\n  assign _0002_[14] = q_mask_q[15] & ~(div_start_w);\\n  assign _0002_[15] = q_mask_q[16] & ~(div_start_w);\\n  assign _0002_[16] = q_mask_q[17] & ~(div_start_w);\\n  assign _0002_[17] = q_mask_q[18] & ~(div_start_w);\\n  assign _0002_[18] = q_mask_q[19] & ~(div_start_w);\\n  assign _0002_[19] = q_mask_q[20] & ~(div_start_w);\\n  assign _0002_[20] = q_mask_q[21] & ~(div_start_w);\\n  assign _0002_[21] = q_mask_q[22] & ~(div_start_w);\\n  assign _0002_[22] = q_mask_q[23] & ~(div_start_w);\\n  assign _0002_[23] = q_mask_q[24] & ~(div_start_w);\\n  assign _0002_[24] = q_mask_q[25] & ~(div_start_w);\\n  assign _0002_[25] = q_mask_q[26] & ~(div_start_w);\\n  assign _0002_[26] = q_mask_q[27] & ~(div_start_w);\\n  assign _0002_[27] = q_mask_q[28] & ~(div_start_w);\\n  assign _0002_[28] = q_mask_q[29] & ~(div_start_w);\\n  assign _0002_[29] = q_mask_q[30] & ~(div_start_w);\\n  assign _0002_[30] = q_mask_q[31] & ~(div_start_w);\\n  assign _0001_[0] = divisor_q[1] & ~(div_start_w);\\n  assign _0001_[1] = divisor_q[2] & ~(div_start_w);\\n  assign _0001_[2] = divisor_q[3] & ~(div_start_w);\\n  assign _0001_[3] = divisor_q[4] & ~(div_start_w);\\n  assign _0001_[4] = divisor_q[5] & ~(div_start_w);\\n  assign _0001_[5] = divisor_q[6] & ~(div_start_w);\\n  assign _0001_[6] = divisor_q[7] & ~(div_start_w);\\n  assign _0001_[7] = divisor_q[8] & ~(div_start_w);\\n  assign _0001_[8] = divisor_q[9] & ~(div_start_w);\\n  assign _0001_[9] = divisor_q[10] & ~(div_start_w);\\n  assign _0001_[10] = divisor_q[11] & ~(div_start_w);\\n  assign _0001_[11] = divisor_q[12] & ~(div_start_w);\\n  assign _0001_[12] = divisor_q[13] & ~(div_start_w);\\n  assign _0001_[13] = divisor_q[14] & ~(div_start_w);\\n  assign _0001_[14] = divisor_q[15] & ~(div_start_w);\\n  assign _0001_[15] = divisor_q[16] & ~(div_start_w);\\n  assign _0001_[16] = divisor_q[17] & ~(div_start_w);\\n  assign _0001_[17] = divisor_q[18] & ~(div_start_w);\\n  assign _0001_[18] = divisor_q[19] & ~(div_start_w);\\n  assign _0001_[19] = divisor_q[20] & ~(div_start_w);\\n  assign _0001_[20] = divisor_q[21] & ~(div_start_w);\\n  assign _0001_[21] = divisor_q[22] & ~(div_start_w);\\n  assign _0001_[22] = divisor_q[23] & ~(div_start_w);\\n  assign _0001_[23] = divisor_q[24] & ~(div_start_w);\\n  assign _0001_[24] = divisor_q[25] & ~(div_start_w);\\n  assign _0001_[25] = divisor_q[26] & ~(div_start_w);\\n  assign _0001_[26] = divisor_q[27] & ~(div_start_w);\\n  assign _0001_[27] = divisor_q[28] & ~(div_start_w);\\n  assign _0001_[28] = divisor_q[29] & ~(div_start_w);\\n  assign _0001_[29] = divisor_q[30] & ~(div_start_w);\\n  assign _0001_[30] = divisor_q[31] & ~(div_start_w);\\n  assign _0001_[31] = div_start_w ? opcode_rb_operand_i[0] : divisor_q[32];\\n  assign _0403_ = ~opcode_rb_operand_i[31];\\n  assign _0404_ = _0833_ | _0403_;\\n  assign _0405_ = opcode_rb_operand_i[1] ^ opcode_rb_operand_i[0];\\n  assign _0406_ = _0404_ ? opcode_rb_operand_i[1] : _0405_;\\n  assign _0001_[32] = div_start_w ? _0406_ : divisor_q[33];\\n  assign _0407_ = ~opcode_rb_operand_i[2];\\n  assign _0408_ = _0797_ ^ _0407_;\\n  assign _0409_ = _0404_ ? opcode_rb_operand_i[2] : _0408_;\\n  assign _0001_[33] = div_start_w ? _0409_ : divisor_q[34];\\n  assign _0410_ = ~(_0797_ & _0407_);\\n  assign _0411_ = _0410_ ^ opcode_rb_operand_i[3];\\n  assign _0412_ = _0404_ ? opcode_rb_operand_i[3] : _0411_;\\n  assign _0001_[34] = div_start_w ? _0412_ : divisor_q[35];\\n  assign _0413_ = ~opcode_rb_operand_i[4];\\n  assign _0414_ = _0799_ ^ _0413_;\\n  assign _0415_ = _0404_ ? opcode_rb_operand_i[4] : _0414_;\\n  assign _0001_[35] = div_start_w ? _0415_ : divisor_q[36];\\n  assign _0416_ = ~(_0799_ & _0413_);\\n  assign _0417_ = _0416_ ^ opcode_rb_operand_i[5];\\n  assign _0418_ = _0404_ ? opcode_rb_operand_i[5] : _0417_;\\n  assign _0001_[36] = div_start_w ? _0418_ : divisor_q[37];\\n  assign _0419_ = ~opcode_rb_operand_i[6];\\n  assign _0420_ = _0799_ & ~(_0800_);\\n  assign _0421_ = _0420_ ^ _0419_;\\n  assign _0422_ = _0404_ ? opcode_rb_operand_i[6] : _0421_;\\n  assign _0001_[37] = div_start_w ? _0422_ : divisor_q[38];\\n  assign _0423_ = ~(_0420_ & _0419_);\\n  assign _0424_ = _0423_ ^ opcode_rb_operand_i[7];\\n  assign _0425_ = _0404_ ? opcode_rb_operand_i[7] : _0424_;\\n  assign _0001_[38] = div_start_w ? _0425_ : divisor_q[39];\\n  assign _0426_ = ~opcode_rb_operand_i[8];\\n  assign _0427_ = _0803_ ^ _0426_;\\n  assign _0428_ = _0404_ ? opcode_rb_operand_i[8] : _0427_;\\n  assign _0001_[39] = div_start_w ? _0428_ : divisor_q[40];\\n  assign _0429_ = ~(_0803_ & _0426_);\\n  assign _0430_ = _0429_ ^ opcode_rb_operand_i[9];\\n  assign _0431_ = _0404_ ? opcode_rb_operand_i[9] : _0430_;\\n  assign _0001_[40] = div_start_w ? _0431_ : divisor_q[41];\\n  assign _0432_ = ~opcode_rb_operand_i[10];\\n  assign _0433_ = _0803_ & ~(_0804_);\\n  assign _0434_ = _0433_ ^ _0432_;\\n  assign _0435_ = _0404_ ? opcode_rb_operand_i[10] : _0434_;\\n  assign _0001_[41] = div_start_w ? _0435_ : divisor_q[42];\\n  assign _0436_ = ~(_0433_ & _0432_);\\n  assign _0437_ = _0436_ ^ opcode_rb_operand_i[11];\\n  assign _0438_ = _0404_ ? opcode_rb_operand_i[11] : _0437_;\\n  assign _0001_[42] = div_start_w ? _0438_ : divisor_q[43];\\n  assign _0439_ = _0806_ | ~(_0803_);\\n  assign _0440_ = _0439_ ^ opcode_rb_operand_i[12];\\n  assign _0441_ = _0404_ ? opcode_rb_operand_i[12] : _0440_;\\n  assign _0001_[43] = div_start_w ? _0441_ : divisor_q[44];\\n  assign _0442_ = _0439_ | opcode_rb_operand_i[12];\\n  assign _0443_ = _0442_ ^ opcode_rb_operand_i[13];\\n  assign _0444_ = _0404_ ? opcode_rb_operand_i[13] : _0443_;\\n  assign _0001_[44] = div_start_w ? _0444_ : divisor_q[45];\\n  assign _0445_ = ~opcode_rb_operand_i[14];\\n  assign _0446_ = ~(_0439_ | _0807_);\\n  assign _0447_ = _0446_ ^ _0445_;\\n  assign _0448_ = _0404_ ? opcode_rb_operand_i[14] : _0447_;\\n  assign _0001_[45] = div_start_w ? _0448_ : divisor_q[46];\\n  assign _0449_ = ~(_0446_ & _0445_);\\n  assign _0450_ = _0449_ ^ opcode_rb_operand_i[15];\\n  assign _0451_ = _0404_ ? opcode_rb_operand_i[15] : _0450_;\\n  assign _0001_[46] = div_start_w ? _0451_ : divisor_q[47];\\n  assign _0452_ = ~(_0811_ ^ opcode_rb_operand_i[16]);\\n  assign _0453_ = _0404_ ? opcode_rb_operand_i[16] : _0452_;\\n  assign _0001_[47] = div_start_w ? _0453_ : divisor_q[48];\\n  assign _0454_ = opcode_rb_operand_i[16] | ~(_0811_);\\n  assign _0455_ = _0454_ ^ opcode_rb_operand_i[17];\\n  assign _0456_ = _0404_ ? opcode_rb_operand_i[17] : _0455_;\\n  assign _0001_[48] = div_start_w ? _0456_ : divisor_q[49];\\n  assign _0457_ = ~opcode_rb_operand_i[18];\\n  assign _0458_ = _0811_ & ~(_0812_);\\n  assign _0459_ = _0458_ ^ _0457_;\\n  assign _0460_ = _0404_ ? opcode_rb_operand_i[18] : _0459_;\\n  assign _0001_[49] = div_start_w ? _0460_ : divisor_q[50];\\n  assign _0461_ = ~(_0458_ & _0457_);\\n  assign _0462_ = _0461_ ^ opcode_rb_operand_i[19];\\n  assign _0463_ = _0404_ ? opcode_rb_operand_i[19] : _0462_;\\n  assign _0001_[50] = div_start_w ? _0463_ : divisor_q[51];\\n  assign _0464_ = _0814_ | ~(_0811_);\\n  assign _0465_ = _0464_ ^ opcode_rb_operand_i[20];\\n  assign _0466_ = _0404_ ? opcode_rb_operand_i[20] : _0465_;\\n  assign _0001_[51] = div_start_w ? _0466_ : divisor_q[52];\\n  assign _0467_ = _0464_ | opcode_rb_operand_i[20];\\n  assign _0468_ = _0467_ ^ opcode_rb_operand_i[21];\\n  assign _0469_ = _0404_ ? opcode_rb_operand_i[21] : _0468_;\\n  assign _0001_[52] = div_start_w ? _0469_ : divisor_q[53];\\n  assign _0470_ = ~opcode_rb_operand_i[22];\\n  assign _0471_ = ~(_0464_ | _0815_);\\n  assign _0472_ = _0471_ ^ _0470_;\\n  assign _0473_ = _0404_ ? opcode_rb_operand_i[22] : _0472_;\\n  assign _0001_[53] = div_start_w ? _0473_ : divisor_q[54];\\n  assign _0474_ = ~(_0471_ & _0470_);\\n  assign _0475_ = _0474_ ^ opcode_rb_operand_i[23];\\n  assign _0476_ = _0404_ ? opcode_rb_operand_i[23] : _0475_;\\n  assign _0001_[54] = div_start_w ? _0476_ : divisor_q[55];\\n  assign _0477_ = _0818_ | ~(_0811_);\\n  assign _0478_ = _0477_ ^ opcode_rb_operand_i[24];\\n  assign _0479_ = _0404_ ? opcode_rb_operand_i[24] : _0478_;\\n  assign _0001_[55] = div_start_w ? _0479_ : divisor_q[56];\\n  assign _0480_ = _0477_ | opcode_rb_operand_i[24];\\n  assign _0481_ = _0480_ ^ opcode_rb_operand_i[25];\\n  assign _0482_ = _0404_ ? opcode_rb_operand_i[25] : _0481_;\\n  assign _0001_[56] = div_start_w ? _0482_ : divisor_q[57];\\n  assign _0483_ = ~opcode_rb_operand_i[26];\\n  assign _0484_ = _0819_ & ~(_0477_);\\n  assign _0485_ = _0484_ ^ _0483_;\\n  assign _0486_ = _0404_ ? opcode_rb_operand_i[26] : _0485_;\\n  assign _0001_[57] = div_start_w ? _0486_ : divisor_q[58];\\n  assign _0487_ = ~(_0484_ & _0483_);\\n  assign _0488_ = _0487_ ^ opcode_rb_operand_i[27];\\n  assign _0489_ = _0404_ ? opcode_rb_operand_i[27] : _0488_;\\n  assign _0001_[58] = div_start_w ? _0489_ : divisor_q[59];\\n  assign _0490_ = ~opcode_rb_operand_i[28];\\n  assign _0491_ = ~(_0477_ | _0821_);\\n  assign _0492_ = _0491_ ^ _0490_;\\n  assign _0493_ = _0404_ ? opcode_rb_operand_i[28] : _0492_;\\n  assign _0001_[59] = div_start_w ? _0493_ : divisor_q[60];\\n  assign _0494_ = ~(_0491_ & _0490_);\\n  assign _0495_ = _0494_ ^ opcode_rb_operand_i[29];\\n  assign _0496_ = _0404_ ? opcode_rb_operand_i[29] : _0495_;\\n  assign _0001_[60] = div_start_w ? _0496_ : divisor_q[61];\\n  assign _0497_ = _0491_ & _0822_;\\n  assign _0498_ = ~(_0497_ ^ opcode_rb_operand_i[30]);\\n  assign _0499_ = _0404_ ? opcode_rb_operand_i[30] : _0498_;\\n  assign _0001_[61] = div_start_w ? _0499_ : divisor_q[62];\\n  assign _0500_ = _0497_ & ~(opcode_rb_operand_i[30]);\\n  assign _0501_ = _0500_ ^ opcode_rb_operand_i[31];\\n  assign _0502_ = _0404_ ? _0403_ : _0501_;\\n  assign _0001_[62] = ~(_0502_ | _0881_);\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:162.1-166.31\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) valid_q <= 1'h0;\\n    else valid_q <= div_complete_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[0] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[0] <= div_result_r[0];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[1] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[1] <= div_result_r[1];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[2] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[2] <= div_result_r[2];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[3] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[3] <= div_result_r[3];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[4] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[4] <= div_result_r[4];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[5] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[5] <= div_result_r[5];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[6] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[6] <= div_result_r[6];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[7] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[7] <= div_result_r[7];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[8] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[8] <= div_result_r[8];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[9] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[9] <= div_result_r[9];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[10] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[10] <= div_result_r[10];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[11] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[11] <= div_result_r[11];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[12] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[12] <= div_result_r[12];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[13] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[13] <= div_result_r[13];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[14] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[14] <= div_result_r[14];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[15] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[15] <= div_result_r[15];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[16] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[16] <= div_result_r[16];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[17] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[17] <= div_result_r[17];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[18] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[18] <= div_result_r[18];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[19] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[19] <= div_result_r[19];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[20] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[20] <= div_result_r[20];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[21] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[21] <= div_result_r[21];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[22] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[22] <= div_result_r[22];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[23] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[23] <= div_result_r[23];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[24] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[24] <= div_result_r[24];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[25] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[25] <= div_result_r[25];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[26] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[26] <= div_result_r[26];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[27] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[27] <= div_result_r[27];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[28] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[28] <= div_result_r[28];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[29] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[29] <= div_result_r[29];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[30] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[30] <= div_result_r[30];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:168.1-172.33\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) wb_result_q[31] <= 1'h0;\\n    else if (div_complete_w) wb_result_q[31] <= div_result_r[31];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) invert_res_q <= 1'h0;\\n    else if (div_start_w) invert_res_q <= _0007_;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) div_busy_q <= 1'h0;\\n    else if (_0004_) div_busy_q <= div_start_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) div_inst_q <= 1'h0;\\n    else if (div_start_w) div_inst_q <= div_operation_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[0] <= 1'h0;\\n    else if (_0006_) dividend_q[0] <= _0000_[0];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[1] <= 1'h0;\\n    else if (_0006_) dividend_q[1] <= _0000_[1];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[2] <= 1'h0;\\n    else if (_0006_) dividend_q[2] <= _0000_[2];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[3] <= 1'h0;\\n    else if (_0006_) dividend_q[3] <= _0000_[3];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[4] <= 1'h0;\\n    else if (_0006_) dividend_q[4] <= _0000_[4];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[5] <= 1'h0;\\n    else if (_0006_) dividend_q[5] <= _0000_[5];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[6] <= 1'h0;\\n    else if (_0006_) dividend_q[6] <= _0000_[6];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[7] <= 1'h0;\\n    else if (_0006_) dividend_q[7] <= _0000_[7];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[8] <= 1'h0;\\n    else if (_0006_) dividend_q[8] <= _0000_[8];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[9] <= 1'h0;\\n    else if (_0006_) dividend_q[9] <= _0000_[9];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[10] <= 1'h0;\\n    else if (_0006_) dividend_q[10] <= _0000_[10];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[11] <= 1'h0;\\n    else if (_0006_) dividend_q[11] <= _0000_[11];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[12] <= 1'h0;\\n    else if (_0006_) dividend_q[12] <= _0000_[12];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[13] <= 1'h0;\\n    else if (_0006_) dividend_q[13] <= _0000_[13];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[14] <= 1'h0;\\n    else if (_0006_) dividend_q[14] <= _0000_[14];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[15] <= 1'h0;\\n    else if (_0006_) dividend_q[15] <= _0000_[15];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[16] <= 1'h0;\\n    else if (_0006_) dividend_q[16] <= _0000_[16];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[17] <= 1'h0;\\n    else if (_0006_) dividend_q[17] <= _0000_[17];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[18] <= 1'h0;\\n    else if (_0006_) dividend_q[18] <= _0000_[18];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[19] <= 1'h0;\\n    else if (_0006_) dividend_q[19] <= _0000_[19];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[20] <= 1'h0;\\n    else if (_0006_) dividend_q[20] <= _0000_[20];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[21] <= 1'h0;\\n    else if (_0006_) dividend_q[21] <= _0000_[21];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[22] <= 1'h0;\\n    else if (_0006_) dividend_q[22] <= _0000_[22];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[23] <= 1'h0;\\n    else if (_0006_) dividend_q[23] <= _0000_[23];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[24] <= 1'h0;\\n    else if (_0006_) dividend_q[24] <= _0000_[24];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[25] <= 1'h0;\\n    else if (_0006_) dividend_q[25] <= _0000_[25];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[26] <= 1'h0;\\n    else if (_0006_) dividend_q[26] <= _0000_[26];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[27] <= 1'h0;\\n    else if (_0006_) dividend_q[27] <= _0000_[27];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[28] <= 1'h0;\\n    else if (_0006_) dividend_q[28] <= _0000_[28];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[29] <= 1'h0;\\n    else if (_0006_) dividend_q[29] <= _0000_[29];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[30] <= 1'h0;\\n    else if (_0006_) dividend_q[30] <= _0000_[30];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) dividend_q[31] <= 1'h0;\\n    else if (_0006_) dividend_q[31] <= _0000_[31];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[0] <= 1'h0;\\n    else if (_0005_) divisor_q[0] <= _0001_[0];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[1] <= 1'h0;\\n    else if (_0005_) divisor_q[1] <= _0001_[1];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[2] <= 1'h0;\\n    else if (_0005_) divisor_q[2] <= _0001_[2];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[3] <= 1'h0;\\n    else if (_0005_) divisor_q[3] <= _0001_[3];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[4] <= 1'h0;\\n    else if (_0005_) divisor_q[4] <= _0001_[4];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[5] <= 1'h0;\\n    else if (_0005_) divisor_q[5] <= _0001_[5];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[6] <= 1'h0;\\n    else if (_0005_) divisor_q[6] <= _0001_[6];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[7] <= 1'h0;\\n    else if (_0005_) divisor_q[7] <= _0001_[7];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[8] <= 1'h0;\\n    else if (_0005_) divisor_q[8] <= _0001_[8];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[9] <= 1'h0;\\n    else if (_0005_) divisor_q[9] <= _0001_[9];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[10] <= 1'h0;\\n    else if (_0005_) divisor_q[10] <= _0001_[10];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[11] <= 1'h0;\\n    else if (_0005_) divisor_q[11] <= _0001_[11];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[12] <= 1'h0;\\n    else if (_0005_) divisor_q[12] <= _0001_[12];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[13] <= 1'h0;\\n    else if (_0005_) divisor_q[13] <= _0001_[13];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[14] <= 1'h0;\\n    else if (_0005_) divisor_q[14] <= _0001_[14];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[15] <= 1'h0;\\n    else if (_0005_) divisor_q[15] <= _0001_[15];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[16] <= 1'h0;\\n    else if (_0005_) divisor_q[16] <= _0001_[16];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[17] <= 1'h0;\\n    else if (_0005_) divisor_q[17] <= _0001_[17];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[18] <= 1'h0;\\n    else if (_0005_) divisor_q[18] <= _0001_[18];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[19] <= 1'h0;\\n    else if (_0005_) divisor_q[19] <= _0001_[19];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[20] <= 1'h0;\\n    else if (_0005_) divisor_q[20] <= _0001_[20];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[21] <= 1'h0;\\n    else if (_0005_) divisor_q[21] <= _0001_[21];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[22] <= 1'h0;\\n    else if (_0005_) divisor_q[22] <= _0001_[22];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[23] <= 1'h0;\\n    else if (_0005_) divisor_q[23] <= _0001_[23];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[24] <= 1'h0;\\n    else if (_0005_) divisor_q[24] <= _0001_[24];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[25] <= 1'h0;\\n    else if (_0005_) divisor_q[25] <= _0001_[25];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[26] <= 1'h0;\\n    else if (_0005_) divisor_q[26] <= _0001_[26];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[27] <= 1'h0;\\n    else if (_0005_) divisor_q[27] <= _0001_[27];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[28] <= 1'h0;\\n    else if (_0005_) divisor_q[28] <= _0001_[28];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[29] <= 1'h0;\\n    else if (_0005_) divisor_q[29] <= _0001_[29];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[30] <= 1'h0;\\n    else if (_0005_) divisor_q[30] <= _0001_[30];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[31] <= 1'h0;\\n    else if (_0005_) divisor_q[31] <= _0001_[31];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[32] <= 1'h0;\\n    else if (_0005_) divisor_q[32] <= _0001_[32];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[33] <= 1'h0;\\n    else if (_0005_) divisor_q[33] <= _0001_[33];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[34] <= 1'h0;\\n    else if (_0005_) divisor_q[34] <= _0001_[34];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[35] <= 1'h0;\\n    else if (_0005_) divisor_q[35] <= _0001_[35];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[36] <= 1'h0;\\n    else if (_0005_) divisor_q[36] <= _0001_[36];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[37] <= 1'h0;\\n    else if (_0005_) divisor_q[37] <= _0001_[37];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[38] <= 1'h0;\\n    else if (_0005_) divisor_q[38] <= _0001_[38];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[39] <= 1'h0;\\n    else if (_0005_) divisor_q[39] <= _0001_[39];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[40] <= 1'h0;\\n    else if (_0005_) divisor_q[40] <= _0001_[40];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[41] <= 1'h0;\\n    else if (_0005_) divisor_q[41] <= _0001_[41];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[42] <= 1'h0;\\n    else if (_0005_) divisor_q[42] <= _0001_[42];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[43] <= 1'h0;\\n    else if (_0005_) divisor_q[43] <= _0001_[43];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[44] <= 1'h0;\\n    else if (_0005_) divisor_q[44] <= _0001_[44];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[45] <= 1'h0;\\n    else if (_0005_) divisor_q[45] <= _0001_[45];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[46] <= 1'h0;\\n    else if (_0005_) divisor_q[46] <= _0001_[46];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[47] <= 1'h0;\\n    else if (_0005_) divisor_q[47] <= _0001_[47];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[48] <= 1'h0;\\n    else if (_0005_) divisor_q[48] <= _0001_[48];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[49] <= 1'h0;\\n    else if (_0005_) divisor_q[49] <= _0001_[49];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[50] <= 1'h0;\\n    else if (_0005_) divisor_q[50] <= _0001_[50];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[51] <= 1'h0;\\n    else if (_0005_) divisor_q[51] <= _0001_[51];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[52] <= 1'h0;\\n    else if (_0005_) divisor_q[52] <= _0001_[52];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[53] <= 1'h0;\\n    else if (_0005_) divisor_q[53] <= _0001_[53];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[54] <= 1'h0;\\n    else if (_0005_) divisor_q[54] <= _0001_[54];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[55] <= 1'h0;\\n    else if (_0005_) divisor_q[55] <= _0001_[55];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[56] <= 1'h0;\\n    else if (_0005_) divisor_q[56] <= _0001_[56];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[57] <= 1'h0;\\n    else if (_0005_) divisor_q[57] <= _0001_[57];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[58] <= 1'h0;\\n    else if (_0005_) divisor_q[58] <= _0001_[58];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[59] <= 1'h0;\\n    else if (_0005_) divisor_q[59] <= _0001_[59];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[60] <= 1'h0;\\n    else if (_0005_) divisor_q[60] <= _0001_[60];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[61] <= 1'h0;\\n    else if (_0005_) divisor_q[61] <= _0001_[61];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) divisor_q[62] <= 1'h0;\\n    else if (_0005_) divisor_q[62] <= _0001_[62];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[0] <= 1'h0;\\n    else if (_0006_) quotient_q[0] <= _0003_[0];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[1] <= 1'h0;\\n    else if (_0006_) quotient_q[1] <= _0003_[1];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[2] <= 1'h0;\\n    else if (_0006_) quotient_q[2] <= _0003_[2];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[3] <= 1'h0;\\n    else if (_0006_) quotient_q[3] <= _0003_[3];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[4] <= 1'h0;\\n    else if (_0006_) quotient_q[4] <= _0003_[4];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[5] <= 1'h0;\\n    else if (_0006_) quotient_q[5] <= _0003_[5];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[6] <= 1'h0;\\n    else if (_0006_) quotient_q[6] <= _0003_[6];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[7] <= 1'h0;\\n    else if (_0006_) quotient_q[7] <= _0003_[7];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[8] <= 1'h0;\\n    else if (_0006_) quotient_q[8] <= _0003_[8];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[9] <= 1'h0;\\n    else if (_0006_) quotient_q[9] <= _0003_[9];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[10] <= 1'h0;\\n    else if (_0006_) quotient_q[10] <= _0003_[10];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[11] <= 1'h0;\\n    else if (_0006_) quotient_q[11] <= _0003_[11];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[12] <= 1'h0;\\n    else if (_0006_) quotient_q[12] <= _0003_[12];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[13] <= 1'h0;\\n    else if (_0006_) quotient_q[13] <= _0003_[13];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[14] <= 1'h0;\\n    else if (_0006_) quotient_q[14] <= _0003_[14];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[15] <= 1'h0;\\n    else if (_0006_) quotient_q[15] <= _0003_[15];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[16] <= 1'h0;\\n    else if (_0006_) quotient_q[16] <= _0003_[16];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[17] <= 1'h0;\\n    else if (_0006_) quotient_q[17] <= _0003_[17];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[18] <= 1'h0;\\n    else if (_0006_) quotient_q[18] <= _0003_[18];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[19] <= 1'h0;\\n    else if (_0006_) quotient_q[19] <= _0003_[19];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[20] <= 1'h0;\\n    else if (_0006_) quotient_q[20] <= _0003_[20];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[21] <= 1'h0;\\n    else if (_0006_) quotient_q[21] <= _0003_[21];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[22] <= 1'h0;\\n    else if (_0006_) quotient_q[22] <= _0003_[22];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[23] <= 1'h0;\\n    else if (_0006_) quotient_q[23] <= _0003_[23];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[24] <= 1'h0;\\n    else if (_0006_) quotient_q[24] <= _0003_[24];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[25] <= 1'h0;\\n    else if (_0006_) quotient_q[25] <= _0003_[25];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[26] <= 1'h0;\\n    else if (_0006_) quotient_q[26] <= _0003_[26];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[27] <= 1'h0;\\n    else if (_0006_) quotient_q[27] <= _0003_[27];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[28] <= 1'h0;\\n    else if (_0006_) quotient_q[28] <= _0003_[28];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[29] <= 1'h0;\\n    else if (_0006_) quotient_q[29] <= _0003_[29];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[30] <= 1'h0;\\n    else if (_0006_) quotient_q[30] <= _0003_[30];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) quotient_q[31] <= 1'h0;\\n    else if (_0006_) quotient_q[31] <= _0003_[31];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[0] <= 1'h0;\\n    else if (_0005_) q_mask_q[0] <= _0002_[0];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[1] <= 1'h0;\\n    else if (_0005_) q_mask_q[1] <= _0002_[1];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[2] <= 1'h0;\\n    else if (_0005_) q_mask_q[2] <= _0002_[2];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[3] <= 1'h0;\\n    else if (_0005_) q_mask_q[3] <= _0002_[3];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[4] <= 1'h0;\\n    else if (_0005_) q_mask_q[4] <= _0002_[4];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[5] <= 1'h0;\\n    else if (_0005_) q_mask_q[5] <= _0002_[5];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[6] <= 1'h0;\\n    else if (_0005_) q_mask_q[6] <= _0002_[6];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[7] <= 1'h0;\\n    else if (_0005_) q_mask_q[7] <= _0002_[7];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[8] <= 1'h0;\\n    else if (_0005_) q_mask_q[8] <= _0002_[8];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[9] <= 1'h0;\\n    else if (_0005_) q_mask_q[9] <= _0002_[9];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[10] <= 1'h0;\\n    else if (_0005_) q_mask_q[10] <= _0002_[10];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[11] <= 1'h0;\\n    else if (_0005_) q_mask_q[11] <= _0002_[11];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[12] <= 1'h0;\\n    else if (_0005_) q_mask_q[12] <= _0002_[12];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[13] <= 1'h0;\\n    else if (_0005_) q_mask_q[13] <= _0002_[13];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[14] <= 1'h0;\\n    else if (_0005_) q_mask_q[14] <= _0002_[14];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[15] <= 1'h0;\\n    else if (_0005_) q_mask_q[15] <= _0002_[15];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[16] <= 1'h0;\\n    else if (_0005_) q_mask_q[16] <= _0002_[16];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[17] <= 1'h0;\\n    else if (_0005_) q_mask_q[17] <= _0002_[17];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[18] <= 1'h0;\\n    else if (_0005_) q_mask_q[18] <= _0002_[18];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[19] <= 1'h0;\\n    else if (_0005_) q_mask_q[19] <= _0002_[19];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[20] <= 1'h0;\\n    else if (_0005_) q_mask_q[20] <= _0002_[20];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[21] <= 1'h0;\\n    else if (_0005_) q_mask_q[21] <= _0002_[21];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[22] <= 1'h0;\\n    else if (_0005_) q_mask_q[22] <= _0002_[22];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[23] <= 1'h0;\\n    else if (_0005_) q_mask_q[23] <= _0002_[23];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[24] <= 1'h0;\\n    else if (_0005_) q_mask_q[24] <= _0002_[24];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[25] <= 1'h0;\\n    else if (_0005_) q_mask_q[25] <= _0002_[25];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[26] <= 1'h0;\\n    else if (_0005_) q_mask_q[26] <= _0002_[26];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[27] <= 1'h0;\\n    else if (_0005_) q_mask_q[27] <= _0002_[27];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[28] <= 1'h0;\\n    else if (_0005_) q_mask_q[28] <= _0002_[28];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[29] <= 1'h0;\\n    else if (_0005_) q_mask_q[29] <= _0002_[29];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[30] <= 1'h0;\\n    else if (_0005_) q_mask_q[30] <= _0002_[30];\\n  (* src = \\\"../riscv/core/riscv/riscv_divider.v:102.1-149.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) q_mask_q[31] <= 1'h0;\\n    else if (_0005_) q_mask_q[31] <= div_start_w;\\n  assign _0002_[31] = div_start_w;\\n  assign writeback_valid_o = valid_q;\\n  assign writeback_value_o = wb_result_q;\\nendmodule\\n", "answer": "//-----------------------------------------------------------------\n//                         RISC-V Core\n//                            V1.0.1\n//                     Ultra-Embedded.com\n//                     Copyright 2014-2019\n//\n//                   admin@ultra-embedded.com\n//\n//                       License: BSD\n//-----------------------------------------------------------------\n//\n// Copyright (c) 2014-2019, Ultra-Embedded.com\n// All rights reserved.\n// \n// Redistribution and use in source and binary forms, with or without\n// modification, are permitted provided that the following conditions \n// are met:\n//   - Redistributions of source code must retain the above copyright\n//     notice, this list of conditions and the following disclaimer.\n//   - Redistributions in binary form must reproduce the above copyright\n//     notice, this list of conditions and the following disclaimer \n//     in the documentation and/or other materials provided with the \n//     distribution.\n//   - Neither the name of the author nor the names of its contributors \n//     may be used to endorse or promote products derived from this \n//     software without specific prior written permission.\n// \n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \n// \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT \n// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR \n// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE \n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR \n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF \n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR \n// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF \n// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF \n// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF \n// SUCH DAMAGE.\n//-----------------------------------------------------------------\n\nmodule riscv_divider\n(\n    // Inputs\n     input           clk_i\n    ,input           rst_i\n    ,input           opcode_valid_i\n    ,input  [ 31:0]  opcode_opcode_i\n    ,input  [ 31:0]  opcode_pc_i\n    ,input           opcode_invalid_i\n    ,input  [  4:0]  opcode_rd_idx_i\n    ,input  [  4:0]  opcode_ra_idx_i\n    ,input  [  4:0]  opcode_rb_idx_i\n    ,input  [ 31:0]  opcode_ra_operand_i\n    ,input  [ 31:0]  opcode_rb_operand_i\n\n    // Outputs\n    ,output          writeback_valid_o\n    ,output [ 31:0]  writeback_value_o\n);\n\n\n\n//-----------------------------------------------------------------\n// Includes\n//-----------------------------------------------------------------\n`include \"riscv_defs.v\"\n\n//-------------------------------------------------------------\n// Registers / Wires\n//-------------------------------------------------------------\nreg          valid_q;\nreg  [31:0]  wb_result_q;\n\n//-------------------------------------------------------------\n// Divider\n//-------------------------------------------------------------\nwire inst_div_w         = (opcode_opcode_i & `INST_DIV_MASK) == `INST_DIV;\nwire inst_divu_w        = (opcode_opcode_i & `INST_DIVU_MASK) == `INST_DIVU;\nwire inst_rem_w         = (opcode_opcode_i & `INST_REM_MASK) == `INST_REM;\nwire inst_remu_w        = (opcode_opcode_i & `INST_REMU_MASK) == `INST_REMU;\n\nwire div_rem_inst_w     = ((opcode_opcode_i & `INST_DIV_MASK) == `INST_DIV)  || \n                          ((opcode_opcode_i & `INST_DIVU_MASK) == `INST_DIVU) ||\n                          ((opcode_opcode_i & `INST_REM_MASK) == `INST_REM)  ||\n                          ((opcode_opcode_i & `INST_REMU_MASK) == `INST_REMU);\n\nwire signed_operation_w = ((opcode_opcode_i & `INST_DIV_MASK) == `INST_DIV) || ((opcode_opcode_i & `INST_REM_MASK) == `INST_REM);\nwire div_operation_w    = ((opcode_opcode_i & `INST_DIV_MASK) == `INST_DIV) || ((opcode_opcode_i & `INST_DIVU_MASK) == `INST_DIVU);\n\nreg [31:0] dividend_q;\nreg [62:0] divisor_q;\nreg [31:0] quotient_q;\nreg [31:0] q_mask_q;\nreg        div_inst_q;\nreg        div_busy_q;\nreg        invert_res_q;\n\nwire div_start_w    = opcode_valid_i & div_rem_inst_w;\nwire div_complete_w = !(|q_mask_q) & div_busy_q;\n\nalways @(posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    div_busy_q     <= 1'b0;\n    dividend_q     <= 32'b0;\n    divisor_q      <= 63'b0;\n    invert_res_q   <= 1'b0;\n    quotient_q     <= 32'b0;\n    q_mask_q       <= 32'b0;\n    div_inst_q     <= 1'b0;\nend\nelse if (div_start_w)\nbegin\n\n    div_busy_q     <= 1'b1;\n    div_inst_q     <= div_operation_w;\n\n    if (signed_operation_w && opcode_ra_operand_i[31])\n        dividend_q <= -opcode_ra_operand_i;\n    else\n        dividend_q <= opcode_ra_operand_i;\n\n    if (signed_operation_w && opcode_rb_operand_i[31])\n        divisor_q <= {-opcode_rb_operand_i, 31'b0};\n    else\n        divisor_q <= {opcode_rb_operand_i, 31'b0};\n\n    invert_res_q  <= (((opcode_opcode_i & `INST_DIV_MASK) == `INST_DIV) && (opcode_ra_operand_i[31] != opcode_rb_operand_i[31]) && |opcode_rb_operand_i) || \n                     (((opcode_opcode_i & `INST_REM_MASK) == `INST_REM) && opcode_ra_operand_i[31]);\n\n    quotient_q     <= 32'b0;\n    q_mask_q       <= 32'h80000000;\nend\nelse if (div_complete_w)\nbegin\n    div_busy_q <= 1'b0;\nend\nelse if (div_busy_q)\nbegin\n    if (divisor_q <= {31'b0, dividend_q})\n    begin\n        dividend_q <= dividend_q - divisor_q[31:0];\n        quotient_q <= quotient_q | q_mask_q;\n    end\n\n    divisor_q <= {1'b0, divisor_q[62:1]};\n    q_mask_q  <= {1'b0, q_mask_q[31:1]};\nend\n\nreg [31:0] div_result_r;\nalways @ *\nbegin\n    div_result_r = 32'b0;\n\n    if (div_inst_q)\n        div_result_r = invert_res_q ? -quotient_q : quotient_q;\n    else\n        div_result_r = invert_res_q ? -dividend_q : dividend_q;\nend\n\nalways @(posedge clk_i or posedge rst_i)\nif (rst_i)\n    valid_q <= 1'b0;\nelse\n    valid_q <= div_complete_w;\n\nalways @(posedge clk_i or posedge rst_i)\nif (rst_i)\n    wb_result_q <= 32'b0;\nelse if (div_complete_w)\n    wb_result_q <= div_result_r;\n\nassign writeback_valid_o = valid_q;\nassign writeback_value_o  = wb_result_q;\n\n\n\nendmodule\n"}