{"version":3,"file":"SetScanner_FPGAProgramRemarks.js","sourceRoot":"","sources":["../../../../generated/api/SetScanner_FPGAProgramRemarks.ts"],"names":[],"mappings":";;;;;AAAA,2CAA8D;AAE9D,uEAA+C;AAmB/C,SAAwB,mCAAmC,CACzD,IAAY,EACZ,QAAgB,EAChB,aAAqB,EACrB,UAAqB,EACrB,0BAA6C;IAE7C,IAAI,0BAA0B,CAAC,MAAM,KAAK,wBAAc,CAAC,mCAAmC;QAC1F,MAAM,IAAI,SAAS,CAAC,wBAAwB,0BAA0B,CAAC,MAAM,EAAE,CAAC,CAAC;IACnF,MAAM,GAAG,GAAG,IAAI,eAAO,CAAC,0BAA0B,EAAE,UAAU,EAAE,+BAA+B,CAAC,CAAC;IACjG,GAAG,CAAC,WAAW,GAAG,IAAI,CAAC;IACvB,GAAG,CAAC,UAAU,GAAG,CAAC,CAAC;IACnB,GAAG,CAAC,IAAI,GAAG,QAAQ,CAAC;IACpB,GAAG,CAAC,QAAQ,GAAG,aAAa,CAAC;IAC7B,GAAG,CAAC,OAAO,GAAG,wBAAc,CAAC,8BAA8B,CAAC;IAC5D,OAAO,GAAG,CAAC;AACb,CAAC;AAhBD,sDAgBC;AACD,eAAO,CAAC,SAAS,CAAC,6BAA6B,GAAG,KAAK,UAAU,6BAA6B,CAE5F,IAAY,EACZ,QAAgB,EAChB,aAAqB,EACrB,UAAmB,EACnB,0BAA6C;IAE7C,MAAM,GAAG,GAAG,mCAAmC,CAC7C,IAAI,EACJ,QAAQ,EACR,aAAa,EACb,UAAU,EACV,0BAA0B,CAC3B,CAAC;IACF,MAAM,IAAI,CAAC,UAAU,CAAC,IAAI,CAAC,GAAG,CAAC,CAAC;AAClC,CAAC,CAAC;AACF,eAAO,CAAC,SAAS,CAAC,gCAAgC;IAChD,KAAK,UAAU,gCAAgC,CAE7C,IAAY,EACZ,QAAgB,EAChB,aAAqB,EACrB,0BAA6C;QAE7C,MAAM,GAAG,GAAG,mCAAmC,CAC7C,IAAI,EACJ,QAAQ,EACR,aAAa,EACb,KAAK,EACL,0BAA0B,CAC3B,CAAC;QACF,OAAO,CAAC,MAAM,IAAI,CAAC,UAAU,CAAC,OAAO,CAAC,GAAG,CAAC,CAAC,EAAE,GAAG,IAAI,IAAI,CAAC;IAC3D,CAAC,CAAC"}