#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  6 17:05:48 2023
# Process ID: 15236
# Current directory: D:/Verilog_file/lianxi_file/UART_RAM_TFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18996 D:\Verilog_file\lianxi_file\UART_RAM_TFT\UART_RAM_TFT.xpr
# Log file: D:/Verilog_file/lianxi_file/UART_RAM_TFT/vivado.log
# Journal file: D:/Verilog_file/lianxi_file/UART_RAM_TFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/CrazyBird.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/200_200.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/210_470.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 783.668 ; gain = 149.309
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/200_200.coe] -no_script -reset -force -quiet
remove_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/200_200.coe
export_ip_user_files -of_objects  [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/210_470.coe] -no_script -reset -force -quiet
remove_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/210_470.coe
export_ip_user_files -of_objects  [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/CrazyBird.coe] -no_script -reset -force -quiet
remove_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/CrazyBird.coe
export_ip_user_files -of_objects  [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe] -no_script -reset -force -quiet
remove_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/img2.coe] -no_script -reset -force -quiet
remove_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/img2.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe' provided. It will be converted relative to IP Instance files '../../../../TEST_Picture.coe'
set_property -dict [list CONFIG.Coe_File {D:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe' provided. It will be converted relative to IP Instance files '../../../../TEST_Picture.coe'
generate_target all [get_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.055 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
[Thu Apr  6 17:09:48 2023] Launched RAM_synth_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim_dlx64_10.6c/modelsim_vivado_file} {questa=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run RAM_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 17:10:09 2023...
