;redcode
;assert 1
	SPL 0, <754
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD #270, <1
	DJN 210, 61
	MOV -0, <-31
	SUB @50, @3
	CMP -207, <-120
	MOV -7, 100
	MOV -7, 100
	SUB -7, 106
	DJN 210, 61
	CMP -207, <-120
	CMP -207, <-120
	SLT #270, <0
	SUB @-127, 100
	SUB @-127, 100
	CMP @-127, 100
	DJN 210, 62
	SLT <120, 106
	SUB -5, <-20
	SUB #-121, -100
	SUB #-121, -100
	MOV -267, 100
	SUB -207, <-120
	SLT 121, 0
	MOV -267, 100
	SUB -207, <-120
	SUB -12, @10
	ADD #270, <1
	SUB @-127, 100
	SUB <121, 101
	SUB -12, @10
	SUB <121, 101
	JMP 201, 120
	SUB -12, @10
	SUB @-127, 100
	ADD -227, <-130
	MOV -0, <-31
	MOV -1, <-20
	CMP -207, <-120
	ADD #270, <1
	DJN 210, #60
	MOV -1, <-20
	DJN 210, #60
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
