#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Jul 17 14:31:58 2023
# Process ID: 18588
# Current directory: D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.runs/synth_1
# Command line: vivado.exe -log SupMuxDisplayAuto.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SupMuxDisplayAuto.tcl
# Log file: D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.runs/synth_1/SupMuxDisplayAuto.vds
# Journal file: D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.runs/synth_1\vivado.jou
# Running On: LenovoCesar, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 21343 MB
#-----------------------------------------------------------
source SupMuxDisplayAuto.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 485.051 ; gain = 194.031
Command: synth_design -top SupMuxDisplayAuto -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.812 ; gain = 409.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SupMuxDisplayAuto' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/SupMuxDisplayAuto.vhd:12]
INFO: [Synth 8-3491] module 'Bin_BCD2' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/BinarioBCD_V2/BinarioBCD_V2.srcs/sources_1/new/Bin_BCD2.vhd:5' bound to instance 'u0' of component 'Bin_BCD2' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/SupMuxDisplayAuto.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Bin_BCD2' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/BinarioBCD_V2/BinarioBCD_V2.srcs/sources_1/new/Bin_BCD2.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Bin_BCD2' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/BinarioBCD_V2/BinarioBCD_V2.srcs/sources_1/new/Bin_BCD2.vhd:10]
INFO: [Synth 8-3491] module 'Mux4a1' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/Mux4a1.vhd:4' bound to instance 'u1' of component 'Mux4a1' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/SupMuxDisplayAuto.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux4a1' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/Mux4a1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux4a1' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/Mux4a1.vhd:13]
INFO: [Synth 8-3491] module 'ModuloDisplay' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/Display7segmento/Display7segmento.srcs/sources_1/new/ModuloDisplay.vhd:4' bound to instance 'u2' of component 'ModuloDisplay' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/SupMuxDisplayAuto.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ModuloDisplay' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/Display7segmento/Display7segmento.srcs/sources_1/new/ModuloDisplay.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'ModuloDisplay' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/Display7segmento/Display7segmento.srcs/sources_1/new/ModuloDisplay.vhd:9]
INFO: [Synth 8-3491] module 'cuenta1' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/cuenta1.vhd:5' bound to instance 'u3' of component 'cuenta1' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/SupMuxDisplayAuto.vhd:59]
INFO: [Synth 8-638] synthesizing module 'cuenta1' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/cuenta1.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'cuenta1' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/cuenta1.vhd:11]
INFO: [Synth 8-3491] module 'negacion' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/negacion.vhd:4' bound to instance 'u4' of component 'negacion' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/SupMuxDisplayAuto.vhd:60]
INFO: [Synth 8-638] synthesizing module 'negacion' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/negacion.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'negacion' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/negacion.vhd:9]
INFO: [Synth 8-3491] module 'divide1' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/divide1.vhd:5' bound to instance 'u5' of component 'divide1' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/SupMuxDisplayAuto.vhd:61]
INFO: [Synth 8-638] synthesizing module 'divide1' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/divide1.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'divide1' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/divide1.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'SupMuxDisplayAuto' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/sources_1/new/SupMuxDisplayAuto.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1387.520 ; gain = 501.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1387.520 ; gain = 501.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1387.520 ; gain = 501.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1387.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/constrs_1/new/pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.srcs/constrs_1/new/pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SupMuxDisplayAuto_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SupMuxDisplayAuto_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1427.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1427.344 ; gain = 541.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1427.344 ; gain = 541.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1427.344 ; gain = 541.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1427.344 ; gain = 541.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 31    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 22    
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.344 ; gain = 541.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1427.344 ; gain = 541.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1427.344 ; gain = 541.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1427.344 ; gain = 541.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1441.422 ; gain = 555.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1441.422 ; gain = 555.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1441.422 ; gain = 555.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1441.422 ; gain = 555.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1441.422 ; gain = 555.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1441.422 ; gain = 555.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     8|
|6     |LUT4   |    12|
|7     |LUT5   |    15|
|8     |LUT6   |    64|
|9     |FDCE   |     3|
|10    |FDRE   |    20|
|11    |IBUF   |    16|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1441.422 ; gain = 555.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.422 ; gain = 515.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1441.422 ; gain = 555.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1453.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d96577ce
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1458.055 ; gain = 973.004
INFO: [Common 17-1381] The checkpoint 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayAuto/MuxDisplayAuto.runs/synth_1/SupMuxDisplayAuto.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SupMuxDisplayAuto_utilization_synth.rpt -pb SupMuxDisplayAuto_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 17 14:32:57 2023...
