digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002699" [label="(Call,op->operands[1].regs[0] << 3)"];
"1002541" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002388" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002398" [label="(Call,-1)"];
"1002698" [label="(Call,op->operands[1].regs[0] << 3 | base)"];
"1002685" [label="(Call,getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002680" [label="(Call,data[l++] = getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002741" [label="(Call,offset || base)"];
"1002745" [label="(Call,data[l++] = offset)"];
"1002756" [label="(Call,offset >> 8)"];
"1002751" [label="(Call,data[l++] = offset >> 8)"];
"1002764" [label="(Call,offset >> 16)"];
"1002759" [label="(Call,data[l++] = offset >> 16)"];
"1002772" [label="(Call,offset >> 24)"];
"1002767" [label="(Call,data[l++] = offset >> 24)"];
"1002398" [label="(Call,-1)"];
"1002756" [label="(Call,offset >> 8)"];
"1002681" [label="(Call,data[l++])"];
"1002753" [label="(Identifier,data)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002743" [label="(Identifier,base)"];
"1002741" [label="(Call,offset || base)"];
"1002746" [label="(Call,data[l++])"];
"1002752" [label="(Call,data[l++])"];
"1002403" [label="(Identifier,data)"];
"1002709" [label="(Literal,3)"];
"1002699" [label="(Call,op->operands[1].regs[0] << 3)"];
"1002679" [label="(Block,)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002745" [label="(Call,data[l++] = offset)"];
"1002772" [label="(Call,offset >> 24)"];
"1002358" [label="(Call,a->bits == 64)"];
"1002718" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002698" [label="(Call,op->operands[1].regs[0] << 3 | base)"];
"1002409" [label="(Identifier,data)"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1000120" [label="(Call,base = 0)"];
"1002674" [label="(Call,base = 5)"];
"1002174" [label="(Call,a->bits)"];
"1002769" [label="(Identifier,data)"];
"1002979" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002776" [label="(Identifier,l)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002757" [label="(Identifier,offset)"];
"1002177" [label="(Literal,64)"];
"1002556" [label="(Identifier,a)"];
"1002638" [label="(Identifier,op)"];
"1002388" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002686" [label="(Call,getsib (op->operands[1].scale[0]) << 6)"];
"1002551" [label="(Identifier,X86R_UNDEFINED)"];
"1002710" [label="(Identifier,base)"];
"1002387" [label="(ControlStructure,if (op->operands[1].regs[0] != -1))"];
"1002744" [label="(Block,)"];
"1002747" [label="(Identifier,data)"];
"1002764" [label="(Call,offset >> 16)"];
"1003220" [label="(MethodReturn,static int)"];
"1002542" [label="(Call,op->operands[1].regs[0])"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002399" [label="(Literal,1)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002740" [label="(ControlStructure,if (offset || base))"];
"1002750" [label="(Identifier,offset)"];
"1002700" [label="(Call,op->operands[1].regs[0])"];
"1002886" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002751" [label="(Call,data[l++] = offset >> 8)"];
"1002774" [label="(Literal,24)"];
"1002012" [label="(Call,offset = op->operands[1].offset * op->operands[1].offset_sign)"];
"1002773" [label="(Identifier,offset)"];
"1002540" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1002758" [label="(Literal,8)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002761" [label="(Identifier,data)"];
"1002778" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002811" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002766" [label="(Literal,16)"];
"1002837" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002765" [label="(Identifier,offset)"];
"1002182" [label="(Identifier,op)"];
"1002290" [label="(Call,op->operands[1].regs[0] % 6)"];
"1002760" [label="(Call,data[l++])"];
"1002685" [label="(Call,getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002541" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002759" [label="(Call,data[l++] = offset >> 16)"];
"1002389" [label="(Call,op->operands[1].regs[0])"];
"1002680" [label="(Call,data[l++] = getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002742" [label="(Identifier,offset)"];
"1002768" [label="(Call,data[l++])"];
"1002767" [label="(Call,data[l++] = offset >> 24)"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002699" -> "1002698"  [label="AST: "];
"1002699" -> "1002709"  [label="CFG: "];
"1002700" -> "1002699"  [label="AST: "];
"1002709" -> "1002699"  [label="AST: "];
"1002710" -> "1002699"  [label="CFG: "];
"1002699" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002699" -> "1002698"  [label="DDG: op->operands[1].regs[0]"];
"1002699" -> "1002698"  [label="DDG: 3"];
"1002541" -> "1002699"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002540"  [label="AST: "];
"1002541" -> "1002551"  [label="CFG: "];
"1002542" -> "1002541"  [label="AST: "];
"1002551" -> "1002541"  [label="AST: "];
"1002556" -> "1002541"  [label="CFG: "];
"1002638" -> "1002541"  [label="CFG: "];
"1002541" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002541" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002172" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: X86R_UNDEFINED"];
"1002388" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002718"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002778"  [label="DDG: X86R_UNDEFINED"];
"1002541" -> "1002811"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002837"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002886"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002979"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003220"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003220"  [label="DDG: a->bits"];
"1002173" -> "1002358"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002388" -> "1002387"  [label="AST: "];
"1002388" -> "1002398"  [label="CFG: "];
"1002389" -> "1002388"  [label="AST: "];
"1002398" -> "1002388"  [label="AST: "];
"1002403" -> "1002388"  [label="CFG: "];
"1002409" -> "1002388"  [label="CFG: "];
"1002388" -> "1003220"  [label="DDG: op->operands[1].regs[0] != -1"];
"1002388" -> "1003220"  [label="DDG: -1"];
"1002398" -> "1002388"  [label="DDG: 1"];
"1002398" -> "1002399"  [label="CFG: "];
"1002399" -> "1002398"  [label="AST: "];
"1002698" -> "1002685"  [label="AST: "];
"1002698" -> "1002710"  [label="CFG: "];
"1002710" -> "1002698"  [label="AST: "];
"1002685" -> "1002698"  [label="CFG: "];
"1002698" -> "1003220"  [label="DDG: op->operands[1].regs[0] << 3"];
"1002698" -> "1002685"  [label="DDG: op->operands[1].regs[0] << 3"];
"1002698" -> "1002685"  [label="DDG: base"];
"1000120" -> "1002698"  [label="DDG: base"];
"1002674" -> "1002698"  [label="DDG: base"];
"1002698" -> "1002741"  [label="DDG: base"];
"1002685" -> "1002680"  [label="AST: "];
"1002686" -> "1002685"  [label="AST: "];
"1002680" -> "1002685"  [label="CFG: "];
"1002685" -> "1003220"  [label="DDG: getsib (op->operands[1].scale[0]) << 6"];
"1002685" -> "1003220"  [label="DDG: op->operands[1].regs[0] << 3 | base"];
"1002685" -> "1002680"  [label="DDG: getsib (op->operands[1].scale[0]) << 6"];
"1002685" -> "1002680"  [label="DDG: op->operands[1].regs[0] << 3 | base"];
"1002686" -> "1002685"  [label="DDG: getsib (op->operands[1].scale[0])"];
"1002686" -> "1002685"  [label="DDG: 6"];
"1002680" -> "1002679"  [label="AST: "];
"1002681" -> "1002680"  [label="AST: "];
"1002742" -> "1002680"  [label="CFG: "];
"1002680" -> "1003220"  [label="DDG: getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base"];
"1002680" -> "1003220"  [label="DDG: data[l++]"];
"1000104" -> "1002680"  [label="DDG: data"];
"1002741" -> "1002740"  [label="AST: "];
"1002741" -> "1002742"  [label="CFG: "];
"1002741" -> "1002743"  [label="CFG: "];
"1002742" -> "1002741"  [label="AST: "];
"1002743" -> "1002741"  [label="AST: "];
"1002747" -> "1002741"  [label="CFG: "];
"1002776" -> "1002741"  [label="CFG: "];
"1002741" -> "1003220"  [label="DDG: offset"];
"1002741" -> "1003220"  [label="DDG: base"];
"1002741" -> "1003220"  [label="DDG: offset || base"];
"1002012" -> "1002741"  [label="DDG: offset"];
"1000120" -> "1002741"  [label="DDG: base"];
"1002674" -> "1002741"  [label="DDG: base"];
"1002741" -> "1002745"  [label="DDG: offset"];
"1002741" -> "1002756"  [label="DDG: offset"];
"1002745" -> "1002744"  [label="AST: "];
"1002745" -> "1002750"  [label="CFG: "];
"1002746" -> "1002745"  [label="AST: "];
"1002750" -> "1002745"  [label="AST: "];
"1002753" -> "1002745"  [label="CFG: "];
"1000104" -> "1002745"  [label="DDG: data"];
"1002756" -> "1002751"  [label="AST: "];
"1002756" -> "1002758"  [label="CFG: "];
"1002757" -> "1002756"  [label="AST: "];
"1002758" -> "1002756"  [label="AST: "];
"1002751" -> "1002756"  [label="CFG: "];
"1002756" -> "1002751"  [label="DDG: offset"];
"1002756" -> "1002751"  [label="DDG: 8"];
"1002756" -> "1002764"  [label="DDG: offset"];
"1002751" -> "1002744"  [label="AST: "];
"1002752" -> "1002751"  [label="AST: "];
"1002761" -> "1002751"  [label="CFG: "];
"1002751" -> "1003220"  [label="DDG: offset >> 8"];
"1000104" -> "1002751"  [label="DDG: data"];
"1002764" -> "1002759"  [label="AST: "];
"1002764" -> "1002766"  [label="CFG: "];
"1002765" -> "1002764"  [label="AST: "];
"1002766" -> "1002764"  [label="AST: "];
"1002759" -> "1002764"  [label="CFG: "];
"1002764" -> "1002759"  [label="DDG: offset"];
"1002764" -> "1002759"  [label="DDG: 16"];
"1002764" -> "1002772"  [label="DDG: offset"];
"1002759" -> "1002744"  [label="AST: "];
"1002760" -> "1002759"  [label="AST: "];
"1002769" -> "1002759"  [label="CFG: "];
"1002759" -> "1003220"  [label="DDG: offset >> 16"];
"1000104" -> "1002759"  [label="DDG: data"];
"1002772" -> "1002767"  [label="AST: "];
"1002772" -> "1002774"  [label="CFG: "];
"1002773" -> "1002772"  [label="AST: "];
"1002774" -> "1002772"  [label="AST: "];
"1002767" -> "1002772"  [label="CFG: "];
"1002772" -> "1003220"  [label="DDG: offset"];
"1002772" -> "1002767"  [label="DDG: offset"];
"1002772" -> "1002767"  [label="DDG: 24"];
"1002767" -> "1002744"  [label="AST: "];
"1002768" -> "1002767"  [label="AST: "];
"1002776" -> "1002767"  [label="CFG: "];
"1002767" -> "1003220"  [label="DDG: data[l++]"];
"1002767" -> "1003220"  [label="DDG: offset >> 24"];
"1000104" -> "1002767"  [label="DDG: data"];
}
