<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: CPU INTC Setters</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash 1962fcc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CPU__INTC__HELPERS.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">CPU INTC Setters</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gafe009e0d441fd3e89cd6255d3a0ec9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gafe009e0d441fd3e89cd6255d3a0ec9b6">cpu_divu_ovfi_clear</a>()</td></tr>
<tr class="memdesc:gafe009e0d441fd3e89cd6255d3a0ec9b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt handler for the CPU-DIVU OVFI interrupt.  <a href="group__CPU__INTC__HELPERS.html#gafe009e0d441fd3e89cd6255d3a0ec9b6">More...</a><br /></td></tr>
<tr class="separator:gafe009e0d441fd3e89cd6255d3a0ec9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483b150a8710d2156d9253f6cd16599b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga483b150a8710d2156d9253f6cd16599b">cpu_dual_master_clear</a>()</td></tr>
<tr class="memdesc:ga483b150a8710d2156d9253f6cd16599b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the master CPU entry handler.  <a href="group__CPU__INTC__HELPERS.html#ga483b150a8710d2156d9253f6cd16599b">More...</a><br /></td></tr>
<tr class="separator:ga483b150a8710d2156d9253f6cd16599b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1c0285fb7ee1cde3a90fe2543f79c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gaef1c0285fb7ee1cde3a90fe2543f79c2">cpu_dual_slave_clear</a>()</td></tr>
<tr class="memdesc:gaef1c0285fb7ee1cde3a90fe2543f79c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the slave CPU entry handler.  <a href="group__CPU__INTC__HELPERS.html#gaef1c0285fb7ee1cde3a90fe2543f79c2">More...</a><br /></td></tr>
<tr class="separator:gaef1c0285fb7ee1cde3a90fe2543f79c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedfca4dff9856a79c0e81ded25fd00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gafedfca4dff9856a79c0e81ded25fd00d">cpu_frt_oca_clear</a>()</td></tr>
<tr class="memdesc:gafedfca4dff9856a79c0e81ded25fd00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt handler for the CPU-FRT OCA interrupt.  <a href="group__CPU__INTC__HELPERS.html#gafedfca4dff9856a79c0e81ded25fd00d">More...</a><br /></td></tr>
<tr class="separator:gafedfca4dff9856a79c0e81ded25fd00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341ef99e55b0bae6c16103f1b3363da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga341ef99e55b0bae6c16103f1b3363da3">cpu_frt_ocb_clear</a>()</td></tr>
<tr class="memdesc:ga341ef99e55b0bae6c16103f1b3363da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt handler for the CPU-FRT OCB interrupt.  <a href="group__CPU__INTC__HELPERS.html#ga341ef99e55b0bae6c16103f1b3363da3">More...</a><br /></td></tr>
<tr class="separator:ga341ef99e55b0bae6c16103f1b3363da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ba0f4fb4e460c62936702c2fc97b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gab6ba0f4fb4e460c62936702c2fc97b3b">cpu_frt_ovi_clear</a>()</td></tr>
<tr class="memdesc:gab6ba0f4fb4e460c62936702c2fc97b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt handler for the CPU-FRT OVI interrupt.  <a href="group__CPU__INTC__HELPERS.html#gab6ba0f4fb4e460c62936702c2fc97b3b">More...</a><br /></td></tr>
<tr class="separator:gab6ba0f4fb4e460c62936702c2fc97b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9c73757ff589762ddcd685f8373849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga1c9c73757ff589762ddcd685f8373849">cpu_wdt_timer_mode_clear</a>(mode)</td></tr>
<tr class="memdesc:ga1c9c73757ff589762ddcd685f8373849"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt handler for the CPU-WDT timer mode interrupt.  <a href="group__CPU__INTC__HELPERS.html#ga1c9c73757ff589762ddcd685f8373849">More...</a><br /></td></tr>
<tr class="separator:ga1c9c73757ff589762ddcd685f8373849"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad435a35953b1604dd4b9c6d2ca3ca0ed"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gad435a35953b1604dd4b9c6d2ca3ca0ed">scu_dma_illegal_set</a> (<a class="el" href="group__SCU__DMA.html#gaf108227cc266af498d768d6e5c09ff3e">scu_dma_ihr_t</a> ihr)</td></tr>
<tr class="memdesc:gad435a35953b1604dd4b9c6d2ca3ca0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt handler for the SCU-DMA illegal interrupt.  <a href="group__CPU__INTC__HELPERS.html#gad435a35953b1604dd4b9c6d2ca3ca0ed">More...</a><br /></td></tr>
<tr class="separator:gad435a35953b1604dd4b9c6d2ca3ca0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013ffcfcb17626c9f3d3b9472328f778"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga013ffcfcb17626c9f3d3b9472328f778">scu_dma_illegal_clear</a> (void)</td></tr>
<tr class="memdesc:ga013ffcfcb17626c9f3d3b9472328f778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt handler for the SCU-DMA illegal interrupt.  <a href="group__CPU__INTC__HELPERS.html#ga013ffcfcb17626c9f3d3b9472328f778">More...</a><br /></td></tr>
<tr class="separator:ga013ffcfcb17626c9f3d3b9472328f778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690d0f10183f30e4dd7a257f969491f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga690d0f10183f30e4dd7a257f969491f2">cpu_divu_ovfi_set</a> (<a class="el" href="group__CPU__DIVU.html#ga68875fbe5569688570b1b780e084ab27">cpu_divu_ihr_t</a> ihr)</td></tr>
<tr class="memdesc:ga690d0f10183f30e4dd7a257f969491f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt handler for the CPU-DIVU OVFI interrupt.  <a href="group__CPU__INTC__HELPERS.html#ga690d0f10183f30e4dd7a257f969491f2">More...</a><br /></td></tr>
<tr class="separator:ga690d0f10183f30e4dd7a257f969491f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eaafda45dd6459c5d8eedba49bbf8dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga0eaafda45dd6459c5d8eedba49bbf8dd">cpu_dual_master_set</a> (<a class="el" href="group__CPU__DUAL.html#ga5f02f91b01138d0942d8a43bd4524691">cpu_dual_master_entry_t</a> entry)</td></tr>
<tr class="memdesc:ga0eaafda45dd6459c5d8eedba49bbf8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the entry handler for the master CPU.  <a href="group__CPU__INTC__HELPERS.html#ga0eaafda45dd6459c5d8eedba49bbf8dd">More...</a><br /></td></tr>
<tr class="separator:ga0eaafda45dd6459c5d8eedba49bbf8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56bec0417ce58b52d53950d11f53a4fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga56bec0417ce58b52d53950d11f53a4fa">cpu_dual_slave_set</a> (<a class="el" href="group__CPU__DUAL.html#gaec68021baa72cd41d07368473c2f0631">cpu_dual_slave_entry_t</a> entry)</td></tr>
<tr class="memdesc:ga56bec0417ce58b52d53950d11f53a4fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the entry handler for the slave CPU.  <a href="group__CPU__INTC__HELPERS.html#ga56bec0417ce58b52d53950d11f53a4fa">More...</a><br /></td></tr>
<tr class="separator:ga56bec0417ce58b52d53950d11f53a4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f4ba810bf072d54af608e1d8fd19c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gaf9f4ba810bf072d54af608e1d8fd19c0">cpu_frt_oca_set</a> (uint16_t count, <a class="el" href="group__CPU__FRT.html#ga0d937d749aacbbe03a9827dadf1f8890">cpu_frt_ihr_t</a> ihr)</td></tr>
<tr class="memdesc:gaf9f4ba810bf072d54af608e1d8fd19c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt handler for the CPU-FRT OCA interrupt.  <a href="group__CPU__INTC__HELPERS.html#gaf9f4ba810bf072d54af608e1d8fd19c0">More...</a><br /></td></tr>
<tr class="separator:gaf9f4ba810bf072d54af608e1d8fd19c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a7b36ddb1773db523daa09383b979c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga76a7b36ddb1773db523daa09383b979c">cpu_frt_ocb_set</a> (uint16_t count, <a class="el" href="group__CPU__FRT.html#ga0d937d749aacbbe03a9827dadf1f8890">cpu_frt_ihr_t</a> ihr)</td></tr>
<tr class="memdesc:ga76a7b36ddb1773db523daa09383b979c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt handler for the CPU-FRT OCB interrupt.  <a href="group__CPU__INTC__HELPERS.html#ga76a7b36ddb1773db523daa09383b979c">More...</a><br /></td></tr>
<tr class="separator:ga76a7b36ddb1773db523daa09383b979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfebd31e06994eeed04538eff518315d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gacfebd31e06994eeed04538eff518315d">cpu_frt_ovi_set</a> (<a class="el" href="group__CPU__FRT.html#ga0d937d749aacbbe03a9827dadf1f8890">cpu_frt_ihr_t</a> ihr)</td></tr>
<tr class="memdesc:gacfebd31e06994eeed04538eff518315d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt handler for the CPU-FRT OVI interrupt.  <a href="group__CPU__INTC__HELPERS.html#gacfebd31e06994eeed04538eff518315d">More...</a><br /></td></tr>
<tr class="separator:gacfebd31e06994eeed04538eff518315d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6885bf2d96be2e0131862c4b9aabbf5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gac6885bf2d96be2e0131862c4b9aabbf5">cpu_wdt_timer_mode_set</a> (<a class="el" href="group__CPU__WDT.html#ga075d4ea5582a20acd96751f39a0b217c">cpu_wdt_mode_t</a> mode, <a class="el" href="group__CPU__WDT.html#ga7d3b67d11fcbdd4a18c5972efad967f5">cpu_wdt_ihr_t</a> ihr)</td></tr>
<tr class="memdesc:gac6885bf2d96be2e0131862c4b9aabbf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the CPU-WDT mode.  <a href="group__CPU__INTC__HELPERS.html#gac6885bf2d96be2e0131862c4b9aabbf5">More...</a><br /></td></tr>
<tr class="separator:gac6885bf2d96be2e0131862c4b9aabbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaf62889ed1740a9e07e51438bc5bf4264"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CPU__DMAC.html#ga24e358c5865d4cb3e64b3d82ff090b95">cpu_dmac_ihr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#gaf62889ed1740a9e07e51438bc5bf4264">cpu_dmac_cfg_t::ihr</a></td></tr>
<tr class="memdesc:gaf62889ed1740a9e07e51438bc5bf4264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback when transfer is completed.  <a href="group__CPU__INTC__HELPERS.html#gaf62889ed1740a9e07e51438bc5bf4264">More...</a><br /></td></tr>
<tr class="separator:gaf62889ed1740a9e07e51438bc5bf4264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c878bc9d6e0e62488bba1976d0651a"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga30c878bc9d6e0e62488bba1976d0651a">cpu_dmac_cfg_t::ihr_work</a></td></tr>
<tr class="memdesc:ga30c878bc9d6e0e62488bba1976d0651a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to any work passed onto <a class="el" href="group__CPU__INTC__HELPERS.html#gaf62889ed1740a9e07e51438bc5bf4264">cpu_dmac_cfg_t::ihr</a>.  <a href="group__CPU__INTC__HELPERS.html#ga30c878bc9d6e0e62488bba1976d0651a">More...</a><br /></td></tr>
<tr class="separator:ga30c878bc9d6e0e62488bba1976d0651a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b4a40d35191ae1d419c0dc2ddcdbc45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga9b4a40d35191ae1d419c0dc2ddcdbc45">cpu_sci_cfg_t::ihr_eri</a></td></tr>
<tr class="memdesc:ga9b4a40d35191ae1d419c0dc2ddcdbc45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback when receive error is encountered.  <a href="group__CPU__INTC__HELPERS.html#ga9b4a40d35191ae1d419c0dc2ddcdbc45">More...</a><br /></td></tr>
<tr class="separator:ga9b4a40d35191ae1d419c0dc2ddcdbc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed5fa2b116bc96089bf646771bc741b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga7ed5fa2b116bc96089bf646771bc741b">cpu_sci_cfg_t::ihr_rxi</a></td></tr>
<tr class="memdesc:ga7ed5fa2b116bc96089bf646771bc741b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback when new serial data is received in receive data register.  <a href="group__CPU__INTC__HELPERS.html#ga7ed5fa2b116bc96089bf646771bc741b">More...</a><br /></td></tr>
<tr class="separator:ga7ed5fa2b116bc96089bf646771bc741b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad82fb244222409833c27643c1e895e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga3ad82fb244222409833c27643c1e895e">cpu_sci_cfg_t::ihr_txi</a></td></tr>
<tr class="memdesc:ga3ad82fb244222409833c27643c1e895e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback when transmit data register content is dispatched for transfer.  <a href="group__CPU__INTC__HELPERS.html#ga3ad82fb244222409833c27643c1e895e">More...</a><br /></td></tr>
<tr class="separator:ga3ad82fb244222409833c27643c1e895e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b85dc380b5d737bdcaf3ef9f44bfc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC__HELPERS.html#ga29b85dc380b5d737bdcaf3ef9f44bfc1">cpu_sci_cfg_t::ihr_tei</a></td></tr>
<tr class="memdesc:ga29b85dc380b5d737bdcaf3ef9f44bfc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback when transmit data register content is sent.  <a href="group__CPU__INTC__HELPERS.html#ga29b85dc380b5d737bdcaf3ef9f44bfc1">More...</a><br /></td></tr>
<tr class="separator:ga29b85dc380b5d737bdcaf3ef9f44bfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>These functions set the interrupt handler for their respective CPU INTC interrupt. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafe009e0d441fd3e89cd6255d3a0ec9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe009e0d441fd3e89cd6255d3a0ec9b6">&#9670;&nbsp;</a></span>cpu_divu_ovfi_clear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_divu_ovfi_clear</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        cpu_divu_ovfi_set(NULL);                                               \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment -->
<p>Clear the interrupt handler for the CPU-DIVU OVFI interrupt. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#ga690d0f10183f30e4dd7a257f969491f2" title="Set the interrupt handler for the CPU-DIVU OVFI interrupt.">cpu_divu_ovfi_set</a> </dd></dl>

</div>
</div>
<a id="ga483b150a8710d2156d9253f6cd16599b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga483b150a8710d2156d9253f6cd16599b">&#9670;&nbsp;</a></span>cpu_dual_master_clear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_dual_master_clear</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        cpu_dual_master_set(NULL);                                             \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment -->
<p>Clear the master CPU entry handler. </p>

</div>
</div>
<a id="gaef1c0285fb7ee1cde3a90fe2543f79c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef1c0285fb7ee1cde3a90fe2543f79c2">&#9670;&nbsp;</a></span>cpu_dual_slave_clear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_dual_slave_clear</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        cpu_dual_slave_set(NULL);                                              \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment -->
<p>Clear the slave CPU entry handler. </p>

</div>
</div>
<a id="gafedfca4dff9856a79c0e81ded25fd00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafedfca4dff9856a79c0e81ded25fd00d">&#9670;&nbsp;</a></span>cpu_frt_oca_clear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_frt_oca_clear</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        cpu_frt_oca_set(0, NULL);                                              \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment -->
<p>Clear the interrupt handler for the CPU-FRT OCA interrupt. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gaf9f4ba810bf072d54af608e1d8fd19c0" title="Set the interrupt handler for the CPU-FRT OCA interrupt.">cpu_frt_oca_set</a> </dd></dl>

</div>
</div>
<a id="ga341ef99e55b0bae6c16103f1b3363da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga341ef99e55b0bae6c16103f1b3363da3">&#9670;&nbsp;</a></span>cpu_frt_ocb_clear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_frt_ocb_clear</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        cpu_frt_ocb_set(0, NULL);                                              \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment -->
<p>Clear the interrupt handler for the CPU-FRT OCB interrupt. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#ga76a7b36ddb1773db523daa09383b979c" title="Set the interrupt handler for the CPU-FRT OCB interrupt.">cpu_frt_ocb_set</a> </dd></dl>

</div>
</div>
<a id="gab6ba0f4fb4e460c62936702c2fc97b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6ba0f4fb4e460c62936702c2fc97b3b">&#9670;&nbsp;</a></span>cpu_frt_ovi_clear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_frt_ovi_clear</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        cpu_frt_ovi_set(NULL);                                                 \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment -->
<p>Clear the interrupt handler for the CPU-FRT OVI interrupt. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gacfebd31e06994eeed04538eff518315d" title="Set the interrupt handler for the CPU-FRT OVI interrupt.">cpu_frt_ovi_set</a> </dd></dl>

</div>
</div>
<a id="ga1c9c73757ff589762ddcd685f8373849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c9c73757ff589762ddcd685f8373849">&#9670;&nbsp;</a></span>cpu_wdt_timer_mode_clear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_wdt_timer_mode_clear</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mode</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        cpu_wdt_timer_mode_clear(mode, NULL);                                  \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment -->
<p>Clear the interrupt handler for the CPU-WDT timer mode interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>The mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gac6885bf2d96be2e0131862c4b9aabbf5" title="Set the CPU-WDT mode.">cpu_wdt_timer_mode_set</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga690d0f10183f30e4dd7a257f969491f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga690d0f10183f30e4dd7a257f969491f2">&#9670;&nbsp;</a></span>cpu_divu_ovfi_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_divu_ovfi_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DIVU.html#ga68875fbe5569688570b1b780e084ab27">cpu_divu_ihr_t</a>&#160;</td>
          <td class="paramname"><em>ihr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the interrupt handler for the CPU-DIVU OVFI interrupt. </p>
<p>There is no need to explicitly return via <code>rte</code> for <code>ihr</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ihr</td><td>The interrupt handler.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gafe009e0d441fd3e89cd6255d3a0ec9b6" title="Clear the interrupt handler for the CPU-DIVU OVFI interrupt.">cpu_divu_ovfi_clear</a> </dd></dl>

</div>
</div>
<a id="ga0eaafda45dd6459c5d8eedba49bbf8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eaafda45dd6459c5d8eedba49bbf8dd">&#9670;&nbsp;</a></span>cpu_dual_master_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dual_master_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DUAL.html#ga5f02f91b01138d0942d8a43bd4524691">cpu_dual_master_entry_t</a>&#160;</td>
          <td class="paramname"><em>entry</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the entry handler for the master CPU. </p>
<p>When the master CPU calls <a class="el" href="group__CPU__DUAL.html#ga662293aa2a9cab5942b57f48804dacaa">cpu_dual_master_notify</a>, <code>entry</code> will be invoked. The <code>entry</code> handler can be <code>NULL</code></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">entry</td><td>The entry handler.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DUAL.html#ga662293aa2a9cab5942b57f48804dacaa" title="From the slave CPU, notify the master CPU.">cpu_dual_master_notify</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#ga483b150a8710d2156d9253f6cd16599b" title="Clear the master CPU entry handler.">cpu_dual_master_clear</a> </dd></dl>

</div>
</div>
<a id="ga56bec0417ce58b52d53950d11f53a4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56bec0417ce58b52d53950d11f53a4fa">&#9670;&nbsp;</a></span>cpu_dual_slave_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dual_slave_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DUAL.html#gaec68021baa72cd41d07368473c2f0631">cpu_dual_slave_entry_t</a>&#160;</td>
          <td class="paramname"><em>entry</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the entry handler for the slave CPU. </p>
<p>When the master CPU calls <a class="el" href="group__CPU__DUAL.html#gaa74784407ed5f85e4b2f22f306e68b59">cpu_dual_slave_notify</a>, <code>entry</code> will be invoked. The <code>entry</code> handler can be <code>NULL</code></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">entry</td><td>The entry handler.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DUAL.html#gaa74784407ed5f85e4b2f22f306e68b59" title="From the master CPU, notify the slave CPU.">cpu_dual_slave_notify</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#gaef1c0285fb7ee1cde3a90fe2543f79c2" title="Clear the slave CPU entry handler.">cpu_dual_slave_clear</a> </dd></dl>

</div>
</div>
<a id="gaf9f4ba810bf072d54af608e1d8fd19c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9f4ba810bf072d54af608e1d8fd19c0">&#9670;&nbsp;</a></span>cpu_frt_oca_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_frt_oca_set </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__CPU__FRT.html#ga0d937d749aacbbe03a9827dadf1f8890">cpu_frt_ihr_t</a>&#160;</td>
          <td class="paramname"><em>ihr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the interrupt handler for the CPU-FRT OCA interrupt. </p>
<p>There is no need to explicitly return via <code>rte</code> for <code>ihr</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">count</td><td>The tick count to trigger OCA on. </td></tr>
    <tr><td class="paramname">ihr</td><td>The interrupt handler.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gafedfca4dff9856a79c0e81ded25fd00d" title="Clear the interrupt handler for the CPU-FRT OCA interrupt.">cpu_frt_oca_clear</a> </dd></dl>

</div>
</div>
<a id="ga76a7b36ddb1773db523daa09383b979c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76a7b36ddb1773db523daa09383b979c">&#9670;&nbsp;</a></span>cpu_frt_ocb_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_frt_ocb_set </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__CPU__FRT.html#ga0d937d749aacbbe03a9827dadf1f8890">cpu_frt_ihr_t</a>&#160;</td>
          <td class="paramname"><em>ihr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the interrupt handler for the CPU-FRT OCB interrupt. </p>
<p>There is no need to explicitly return via <code>rte</code> for <code>ihr</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">count</td><td>The tick count to trigger OCB on. </td></tr>
    <tr><td class="paramname">ihr</td><td>The interrupt handler.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#ga341ef99e55b0bae6c16103f1b3363da3" title="Clear the interrupt handler for the CPU-FRT OCB interrupt.">cpu_frt_ocb_clear</a> </dd></dl>

</div>
</div>
<a id="gacfebd31e06994eeed04538eff518315d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfebd31e06994eeed04538eff518315d">&#9670;&nbsp;</a></span>cpu_frt_ovi_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_frt_ovi_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__FRT.html#ga0d937d749aacbbe03a9827dadf1f8890">cpu_frt_ihr_t</a>&#160;</td>
          <td class="paramname"><em>ihr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the interrupt handler for the CPU-FRT OVI interrupt. </p>
<p>There is no need to explicitly return via <code>rte</code> for <code>ihr</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ihr</td><td>The interrupt handler.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gab6ba0f4fb4e460c62936702c2fc97b3b" title="Clear the interrupt handler for the CPU-FRT OVI interrupt.">cpu_frt_ovi_clear</a> </dd></dl>

</div>
</div>
<a id="gac6885bf2d96be2e0131862c4b9aabbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6885bf2d96be2e0131862c4b9aabbf5">&#9670;&nbsp;</a></span>cpu_wdt_timer_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_wdt_timer_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__WDT.html#ga075d4ea5582a20acd96751f39a0b217c">cpu_wdt_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__CPU__WDT.html#ga7d3b67d11fcbdd4a18c5972efad967f5">cpu_wdt_ihr_t</a>&#160;</td>
          <td class="paramname"><em>ihr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the CPU-WDT mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>The mode. </td></tr>
    <tr><td class="paramname">ihr</td><td>The interrupt handler. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga013ffcfcb17626c9f3d3b9472328f778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga013ffcfcb17626c9f3d3b9472328f778">&#9670;&nbsp;</a></span>scu_dma_illegal_clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> scu_dma_illegal_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the interrupt handler for the SCU-DMA illegal interrupt. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gad435a35953b1604dd4b9c6d2ca3ca0ed" title="Set the interrupt handler for the SCU-DMA illegal interrupt.">scu_dma_illegal_set</a> </dd></dl>

</div>
</div>
<a id="gad435a35953b1604dd4b9c6d2ca3ca0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad435a35953b1604dd4b9c6d2ca3ca0ed">&#9670;&nbsp;</a></span>scu_dma_illegal_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> scu_dma_illegal_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SCU__DMA.html#gaf108227cc266af498d768d6e5c09ff3e">scu_dma_ihr_t</a>&#160;</td>
          <td class="paramname"><em>ihr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the interrupt handler for the SCU-DMA illegal interrupt. </p>
<p>There is no need to explicitly return via <code>rte</code> for <code>ihr</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ihr</td><td>The interrupt handler. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaf62889ed1740a9e07e51438bc5bf4264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62889ed1740a9e07e51438bc5bf4264">&#9670;&nbsp;</a></span>ihr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CPU__DMAC.html#ga24e358c5865d4cb3e64b3d82ff090b95">cpu_dmac_ihr_t</a> cpu_dmac_cfg_t::ihr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback when transfer is completed. </p>
<p>Set to <code>NULL</code> if no callback is desired. </p>

</div>
</div>
<a id="ga9b4a40d35191ae1d419c0dc2ddcdbc45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b4a40d35191ae1d419c0dc2ddcdbc45">&#9670;&nbsp;</a></span>ihr_eri</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> cpu_sci_cfg_t::ihr_eri</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback when receive error is encountered. </p>
<p>Set to <code>NULL</code> if no callback is desired. </p>

</div>
</div>
<a id="ga7ed5fa2b116bc96089bf646771bc741b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ed5fa2b116bc96089bf646771bc741b">&#9670;&nbsp;</a></span>ihr_rxi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> cpu_sci_cfg_t::ihr_rxi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback when new serial data is received in receive data register. </p>
<p>Set to <code>NULL</code> if no callback is desired. </p>

</div>
</div>
<a id="ga29b85dc380b5d737bdcaf3ef9f44bfc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b85dc380b5d737bdcaf3ef9f44bfc1">&#9670;&nbsp;</a></span>ihr_tei</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> cpu_sci_cfg_t::ihr_tei</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback when transmit data register content is sent. </p>
<p>Set to <code>NULL</code> if no callback is desired. </p>

</div>
</div>
<a id="ga3ad82fb244222409833c27643c1e895e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad82fb244222409833c27643c1e895e">&#9670;&nbsp;</a></span>ihr_txi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> cpu_sci_cfg_t::ihr_txi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback when transmit data register content is dispatched for transfer. </p>
<p>Set to <code>NULL</code> if no callback is desired. </p>

</div>
</div>
<a id="ga30c878bc9d6e0e62488bba1976d0651a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30c878bc9d6e0e62488bba1976d0651a">&#9670;&nbsp;</a></span>ihr_work</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* cpu_dmac_cfg_t::ihr_work</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to any work passed onto <a class="el" href="group__CPU__INTC__HELPERS.html#gaf62889ed1740a9e07e51438bc5bf4264">cpu_dmac_cfg_t::ihr</a>. </p>
<p>If <a class="el" href="group__CPU__INTC__HELPERS.html#gaf62889ed1740a9e07e51438bc5bf4264">cpu_dmac_cfg_t::ihr</a> is <code>NULL</code>, <a class="el" href="group__CPU__INTC__HELPERS.html#ga30c878bc9d6e0e62488bba1976d0651a">cpu_dmac_cfg_t::ihr_work</a> is ignored. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
