#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 17 14:35:33 2023
# Process ID: 23416
# Current directory: E:/FPGA/my_lenet/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35848 E:\FPGA\my_lenet\project_1\project_1.xpr
# Log file: E:/FPGA/my_lenet/project_1/vivado.log
# Journal file: E:/FPGA/my_lenet/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/my_lenet/project_1/project_1.xpr
update_compile_order -fileset sources_1
close [ open E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/top.v w ]
add_files E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pool1_data_linebuffer -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pool1_data_linebuffer} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {24} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips pool1_data_linebuffer]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci]
catch { config_ip_cache -export [get_ips -all pool1_data_linebuffer] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci]
launch_runs -jobs 15 pool1_data_linebuffer_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source conv1_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source conv1_tb.tcl
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips pool1_data_linebuffer]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci]
catch { config_ip_cache -export [get_ips -all pool1_data_linebuffer] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci] -no_script -sync -force -quiet
reset_run pool1_data_linebuffer_synth_1
launch_runs -jobs 15 pool1_data_linebuffer_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Enable_B {Use_ENB_Pin}] [get_ips pool1_data_linebuffer]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci]
catch { config_ip_cache -export [get_ips -all pool1_data_linebuffer] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci] -no_script -sync -force -quiet
reset_run pool1_data_linebuffer_synth_1
launch_runs -jobs 15 pool1_data_linebuffer_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/pool1_data_linebuffer/pool1_data_linebuffer.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source conv1_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/conv1_tb/U0_top/U1_pool1}} 
relaunch_sim
run 10 us
close_sim
launch_simulation
source conv1_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/conv1_tb/U0_top/U1_pool1}} 
relaunch_sim
run 10 us
relaunch_sim
run 10 us
close_sim
