TimeQuest Timing Analyzer report for FSM
Sat Jun 04 12:11:55 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Slow 1100mV 85C Model Metastability Summary
 20. Slow 1100mV 0C Model Fmax Summary
 21. Slow 1100mV 0C Model Setup Summary
 22. Slow 1100mV 0C Model Hold Summary
 23. Slow 1100mV 0C Model Recovery Summary
 24. Slow 1100mV 0C Model Removal Summary
 25. Slow 1100mV 0C Model Minimum Pulse Width Summary
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Slow 1100mV 0C Model Metastability Summary
 33. Fast 1100mV 85C Model Setup Summary
 34. Fast 1100mV 85C Model Hold Summary
 35. Fast 1100mV 85C Model Recovery Summary
 36. Fast 1100mV 85C Model Removal Summary
 37. Fast 1100mV 85C Model Minimum Pulse Width Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Fast 1100mV 85C Model Metastability Summary
 45. Fast 1100mV 0C Model Setup Summary
 46. Fast 1100mV 0C Model Hold Summary
 47. Fast 1100mV 0C Model Recovery Summary
 48. Fast 1100mV 0C Model Removal Summary
 49. Fast 1100mV 0C Model Minimum Pulse Width Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Propagation Delay
 55. Minimum Propagation Delay
 56. Fast 1100mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1100mv 0c Model)
 67. Signal Integrity Metrics (Slow 1100mv 85c Model)
 68. Signal Integrity Metrics (Fast 1100mv 0c Model)
 69. Signal Integrity Metrics (Fast 1100mv 85c Model)
 70. Setup Transfers
 71. Hold Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; FSM                                                ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA4U23C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; FSM.SDC       ; OK     ; Sat Jun 04 12:11:43 2016 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
; FPGA_CLK2_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK2_50 } ;
; FPGA_CLK3_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK3_50 } ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                 ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 219.25 MHz ; 219.25 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1100mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 15.439 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1100mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.226 ; 0.000         ;
+--------------+-------+---------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+--------------+-------+----------------------------+
; Clock        ; Slack ; End Point TNS              ;
+--------------+-------+----------------------------+
; FPGA_CLK1_50 ; 9.229 ; 0.000                      ;
+--------------+-------+----------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; 2.380 ; 3.335 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; 2.380 ; 3.335 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; -0.818 ; -1.366 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; -0.818 ; -1.366 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 8.314 ; 8.581 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 7.827 ; 7.872 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 7.782 ; 7.799 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 7.832 ; 7.906 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 8.314 ; 8.581 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 8.251 ; 8.427 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 8.036 ; 8.104 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 8.036 ; 8.141 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 7.853 ; 7.920 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 6.784 ; 6.731 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 6.891 ; 6.923 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 6.864 ; 6.816 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 6.784 ; 6.731 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 7.199 ; 7.285 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 7.285 ; 7.442 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 7.170 ; 7.252 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 7.081 ; 7.174 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 6.920 ; 6.997 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; SW[2]      ; LED[0]      ; 8.081 ; 8.146 ; 8.597  ; 8.654  ;
; SW[2]      ; LED[1]      ; 8.060 ; 8.043 ; 8.579  ; 8.554  ;
; SW[2]      ; LED[2]      ; 7.984 ; 7.961 ; 8.502  ; 8.471  ;
; SW[2]      ; LED[3]      ; 8.185 ; 8.313 ; 8.749  ; 8.827  ;
; SW[2]      ; LED[4]      ; 8.560 ; 8.851 ; 9.111  ; 9.437  ;
; SW[2]      ; LED[5]      ; 8.061 ; 8.194 ; 8.649  ; 8.768  ;
; SW[2]      ; LED[6]      ; 8.233 ; 8.442 ; 8.799  ; 8.958  ;
; SW[2]      ; LED[7]      ; 8.030 ; 8.189 ; 8.586  ; 8.695  ;
; SW[3]      ; LED[0]      ; 8.274 ; 8.382 ; 9.028  ; 9.086  ;
; SW[3]      ; LED[1]      ; 8.255 ; 8.281 ; 9.008  ; 8.984  ;
; SW[3]      ; LED[2]      ; 8.161 ; 8.181 ; 8.914  ; 8.884  ;
; SW[3]      ; LED[3]      ; 9.037 ; 9.122 ; 9.960  ; 10.037 ;
; SW[3]      ; LED[4]      ; 9.317 ; 9.552 ; 10.240 ; 10.467 ;
; SW[3]      ; LED[5]      ; 8.738 ; 8.920 ; 9.547  ; 9.762  ;
; SW[3]      ; LED[6]      ; 9.099 ; 9.265 ; 10.023 ; 10.181 ;
; SW[3]      ; LED[7]      ; 8.593 ; 8.766 ; 9.407  ; 9.613  ;
+------------+-------------+-------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 7.519 ; 7.597 ; 7.999 ; 8.072 ;
; SW[2]      ; LED[1]      ; 7.504 ; 7.506 ; 7.985 ; 7.982 ;
; SW[2]      ; LED[2]      ; 7.426 ; 7.423 ; 7.907 ; 7.899 ;
; SW[2]      ; LED[3]      ; 7.610 ; 7.755 ; 8.145 ; 8.238 ;
; SW[2]      ; LED[4]      ; 7.902 ; 8.162 ; 8.490 ; 8.671 ;
; SW[2]      ; LED[5]      ; 7.544 ; 7.648 ; 8.081 ; 8.175 ;
; SW[2]      ; LED[6]      ; 7.659 ; 7.863 ; 8.195 ; 8.347 ;
; SW[2]      ; LED[7]      ; 7.495 ; 7.683 ; 8.024 ; 8.160 ;
; SW[3]      ; LED[0]      ; 7.704 ; 7.841 ; 8.405 ; 8.490 ;
; SW[3]      ; LED[1]      ; 7.689 ; 7.750 ; 8.389 ; 8.398 ;
; SW[3]      ; LED[2]      ; 7.595 ; 7.651 ; 8.296 ; 8.300 ;
; SW[3]      ; LED[3]      ; 8.365 ; 8.451 ; 9.197 ; 9.278 ;
; SW[3]      ; LED[4]      ; 8.633 ; 8.842 ; 9.466 ; 9.670 ;
; SW[3]      ; LED[5]      ; 8.084 ; 8.257 ; 8.922 ; 9.016 ;
; SW[3]      ; LED[6]      ; 8.426 ; 8.571 ; 9.260 ; 9.400 ;
; SW[3]      ; LED[7]      ; 7.958 ; 8.143 ; 8.800 ; 8.906 ;
+------------+-------------+-------+-------+-------+-------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                  ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 223.46 MHz ; 223.46 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1100mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 15.525 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1100mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.211 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.298 ; 0.000                     ;
+--------------+-------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; 1.814 ; 2.895 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; 1.814 ; 2.895 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; -0.341 ; -0.985 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; -0.341 ; -0.985 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 8.069 ; 8.332 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 7.645 ; 7.649 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 7.606 ; 7.593 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 7.602 ; 7.689 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 8.054 ; 8.332 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 8.069 ; 8.199 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 7.847 ; 7.871 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 7.843 ; 7.896 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 7.695 ; 7.718 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 6.583 ; 6.512 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 6.692 ; 6.696 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 6.666 ; 6.603 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 6.583 ; 6.512 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 6.991 ; 7.046 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 7.078 ; 7.200 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 6.960 ; 7.018 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 6.872 ; 6.924 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 6.741 ; 6.783 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 7.491 ; 7.543 ; 8.138 ; 8.180 ;
; SW[2]      ; LED[1]      ; 7.475 ; 7.453 ; 8.122 ; 8.090 ;
; SW[2]      ; LED[2]      ; 7.391 ; 7.365 ; 8.038 ; 8.002 ;
; SW[2]      ; LED[3]      ; 7.531 ; 7.660 ; 8.226 ; 8.303 ;
; SW[2]      ; LED[4]      ; 7.945 ; 8.222 ; 8.628 ; 8.952 ;
; SW[2]      ; LED[5]      ; 7.411 ; 7.526 ; 8.138 ; 8.235 ;
; SW[2]      ; LED[6]      ; 7.589 ; 7.777 ; 8.283 ; 8.419 ;
; SW[2]      ; LED[7]      ; 7.414 ; 7.560 ; 8.101 ; 8.195 ;
; SW[3]      ; LED[0]      ; 7.652 ; 7.756 ; 8.512 ; 8.564 ;
; SW[3]      ; LED[1]      ; 7.635 ; 7.665 ; 8.496 ; 8.474 ;
; SW[3]      ; LED[2]      ; 7.537 ; 7.563 ; 8.397 ; 8.371 ;
; SW[3]      ; LED[3]      ; 8.433 ; 8.510 ; 9.449 ; 9.516 ;
; SW[3]      ; LED[4]      ; 8.724 ; 8.939 ; 9.740 ; 9.944 ;
; SW[3]      ; LED[5]      ; 8.129 ; 8.298 ; 9.026 ; 9.248 ;
; SW[3]      ; LED[6]      ; 8.503 ; 8.640 ; 9.518 ; 9.644 ;
; SW[3]      ; LED[7]      ; 8.016 ; 8.175 ; 8.911 ; 9.123 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 6.955 ; 7.022 ; 7.527 ; 7.588 ;
; SW[2]      ; LED[1]      ; 6.943 ; 6.944 ; 7.515 ; 7.510 ;
; SW[2]      ; LED[2]      ; 6.858 ; 6.854 ; 7.430 ; 7.420 ;
; SW[2]      ; LED[3]      ; 6.992 ; 7.142 ; 7.612 ; 7.707 ;
; SW[2]      ; LED[4]      ; 7.299 ; 7.555 ; 7.974 ; 8.131 ;
; SW[2]      ; LED[5]      ; 6.929 ; 7.021 ; 7.557 ; 7.637 ;
; SW[2]      ; LED[6]      ; 7.046 ; 7.232 ; 7.666 ; 7.797 ;
; SW[2]      ; LED[7]      ; 6.909 ; 7.083 ; 7.532 ; 7.651 ;
; SW[3]      ; LED[0]      ; 7.111 ; 7.244 ; 7.869 ; 7.947 ;
; SW[3]      ; LED[1]      ; 7.099 ; 7.166 ; 7.857 ; 7.869 ;
; SW[3]      ; LED[2]      ; 7.002 ; 7.064 ; 7.759 ; 7.766 ;
; SW[3]      ; LED[3]      ; 7.788 ; 7.872 ; 8.660 ; 8.738 ;
; SW[3]      ; LED[4]      ; 8.063 ; 8.253 ; 8.935 ; 9.120 ;
; SW[3]      ; LED[5]      ; 7.487 ; 7.667 ; 8.383 ; 8.442 ;
; SW[3]      ; LED[6]      ; 7.853 ; 7.973 ; 8.724 ; 8.839 ;
; SW[3]      ; LED[7]      ; 7.391 ; 7.575 ; 8.284 ; 8.348 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1100mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 17.099 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1100mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.135 ; 0.000         ;
+--------------+-------+---------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+--------------+-------+----------------------------+
; Clock        ; Slack ; End Point TNS              ;
+--------------+-------+----------------------------+
; FPGA_CLK1_50 ; 9.104 ; 0.000                      ;
+--------------+-------+----------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; 1.445 ; 2.807 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; 1.445 ; 2.807 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; -0.507 ; -1.520 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; -0.507 ; -1.520 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 5.010 ; 5.275 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.676 ; 4.768 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 4.601 ; 4.658 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 4.667 ; 4.760 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 5.010 ; 5.275 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 4.899 ; 5.099 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 4.787 ; 4.906 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 4.808 ; 4.959 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 4.644 ; 4.753 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 4.162 ; 4.160 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.252 ; 4.314 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 4.178 ; 4.181 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 4.162 ; 4.160 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 4.423 ; 4.507 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 4.463 ; 4.632 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 4.396 ; 4.496 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 4.373 ; 4.495 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 4.223 ; 4.320 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 4.904 ; 4.977 ; 5.919 ; 5.989 ;
; SW[2]      ; LED[1]      ; 4.834 ; 4.848 ; 5.849 ; 5.860 ;
; SW[2]      ; LED[2]      ; 4.822 ; 4.832 ; 5.837 ; 5.844 ;
; SW[2]      ; LED[3]      ; 5.029 ; 5.143 ; 6.090 ; 6.181 ;
; SW[2]      ; LED[4]      ; 5.188 ; 5.436 ; 6.236 ; 6.484 ;
; SW[2]      ; LED[5]      ; 4.952 ; 5.073 ; 6.027 ; 6.147 ;
; SW[2]      ; LED[6]      ; 5.066 ; 5.240 ; 6.127 ; 6.278 ;
; SW[2]      ; LED[7]      ; 4.885 ; 5.009 ; 5.941 ; 6.042 ;
; SW[3]      ; LED[0]      ; 5.102 ; 5.185 ; 6.284 ; 6.344 ;
; SW[3]      ; LED[1]      ; 5.032 ; 5.056 ; 6.214 ; 6.215 ;
; SW[3]      ; LED[2]      ; 5.003 ; 5.023 ; 6.185 ; 6.182 ;
; SW[3]      ; LED[3]      ; 5.543 ; 5.647 ; 6.878 ; 6.979 ;
; SW[3]      ; LED[4]      ; 5.691 ; 5.902 ; 7.026 ; 7.235 ;
; SW[3]      ; LED[5]      ; 5.342 ; 5.500 ; 6.581 ; 6.746 ;
; SW[3]      ; LED[6]      ; 5.594 ; 5.757 ; 6.929 ; 7.090 ;
; SW[3]      ; LED[7]      ; 5.233 ; 5.378 ; 6.474 ; 6.626 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 4.639 ; 4.712 ; 5.611 ; 5.681 ;
; SW[2]      ; LED[1]      ; 4.573 ; 4.593 ; 5.545 ; 5.562 ;
; SW[2]      ; LED[2]      ; 4.561 ; 4.575 ; 5.533 ; 5.544 ;
; SW[2]      ; LED[3]      ; 4.744 ; 4.860 ; 5.762 ; 5.854 ;
; SW[2]      ; LED[4]      ; 4.884 ; 5.075 ; 5.911 ; 6.077 ;
; SW[2]      ; LED[5]      ; 4.697 ; 4.797 ; 5.717 ; 5.816 ;
; SW[2]      ; LED[6]      ; 4.783 ; 4.945 ; 5.801 ; 5.939 ;
; SW[2]      ; LED[7]      ; 4.627 ; 4.764 ; 5.641 ; 5.754 ;
; SW[3]      ; LED[0]      ; 4.823 ; 4.919 ; 5.947 ; 6.019 ;
; SW[3]      ; LED[1]      ; 4.756 ; 4.799 ; 5.881 ; 5.900 ;
; SW[3]      ; LED[2]      ; 4.730 ; 4.767 ; 5.854 ; 5.867 ;
; SW[3]      ; LED[3]      ; 5.211 ; 5.304 ; 6.462 ; 6.552 ;
; SW[3]      ; LED[4]      ; 5.352 ; 5.538 ; 6.604 ; 6.787 ;
; SW[3]      ; LED[5]      ; 5.040 ; 5.157 ; 6.255 ; 6.350 ;
; SW[3]      ; LED[6]      ; 5.261 ; 5.400 ; 6.513 ; 6.649 ;
; SW[3]      ; LED[7]      ; 4.942 ; 5.061 ; 6.159 ; 6.256 ;
+------------+-------------+-------+-------+-------+-------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1100mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 17.407 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1100mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.125 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.067 ; 0.000                     ;
+--------------+-------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; 1.037 ; 2.410 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; 1.037 ; 2.410 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; -0.190 ; -1.258 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; -0.190 ; -1.258 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 4.630 ; 4.842 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.342 ; 4.407 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 4.284 ; 4.337 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 4.318 ; 4.399 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 4.630 ; 4.842 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 4.569 ; 4.718 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 4.450 ; 4.530 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 4.462 ; 4.569 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 4.330 ; 4.401 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 3.838 ; 3.828 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 3.927 ; 3.965 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 3.879 ; 3.873 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 3.838 ; 3.828 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 4.082 ; 4.139 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 4.138 ; 4.263 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 4.061 ; 4.136 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 4.035 ; 4.118 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 3.914 ; 3.980 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 4.322 ; 4.377 ; 5.408 ; 5.459 ;
; SW[2]      ; LED[1]      ; 4.279 ; 4.289 ; 5.365 ; 5.371 ;
; SW[2]      ; LED[2]      ; 4.244 ; 4.248 ; 5.330 ; 5.330 ;
; SW[2]      ; LED[3]      ; 4.413 ; 4.502 ; 5.541 ; 5.605 ;
; SW[2]      ; LED[4]      ; 4.595 ; 4.794 ; 5.700 ; 5.916 ;
; SW[2]      ; LED[5]      ; 4.354 ; 4.448 ; 5.492 ; 5.583 ;
; SW[2]      ; LED[6]      ; 4.448 ; 4.585 ; 5.576 ; 5.688 ;
; SW[2]      ; LED[7]      ; 4.302 ; 4.401 ; 5.424 ; 5.498 ;
; SW[3]      ; LED[0]      ; 4.477 ; 4.545 ; 5.703 ; 5.746 ;
; SW[3]      ; LED[1]      ; 4.434 ; 4.457 ; 5.660 ; 5.658 ;
; SW[3]      ; LED[2]      ; 4.385 ; 4.402 ; 5.611 ; 5.603 ;
; SW[3]      ; LED[3]      ; 4.894 ; 4.970 ; 6.233 ; 6.305 ;
; SW[3]      ; LED[4]      ; 5.051 ; 5.218 ; 6.391 ; 6.555 ;
; SW[3]      ; LED[5]      ; 4.720 ; 4.843 ; 5.981 ; 6.120 ;
; SW[3]      ; LED[6]      ; 4.941 ; 5.065 ; 6.281 ; 6.402 ;
; SW[3]      ; LED[7]      ; 4.630 ; 4.741 ; 5.890 ; 6.018 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 4.087 ; 4.143 ; 5.116 ; 5.169 ;
; SW[2]      ; LED[1]      ; 4.048 ; 4.063 ; 5.076 ; 5.088 ;
; SW[2]      ; LED[2]      ; 4.011 ; 4.021 ; 5.040 ; 5.047 ;
; SW[2]      ; LED[3]      ; 4.163 ; 4.259 ; 5.228 ; 5.297 ;
; SW[2]      ; LED[4]      ; 4.318 ; 4.473 ; 5.405 ; 5.517 ;
; SW[2]      ; LED[5]      ; 4.130 ; 4.209 ; 5.195 ; 5.272 ;
; SW[2]      ; LED[6]      ; 4.199 ; 4.328 ; 5.265 ; 5.367 ;
; SW[2]      ; LED[7]      ; 4.075 ; 4.186 ; 5.139 ; 5.223 ;
; SW[3]      ; LED[0]      ; 4.231 ; 4.312 ; 5.379 ; 5.433 ;
; SW[3]      ; LED[1]      ; 4.192 ; 4.232 ; 5.340 ; 5.353 ;
; SW[3]      ; LED[2]      ; 4.143 ; 4.178 ; 5.290 ; 5.298 ;
; SW[3]      ; LED[3]      ; 4.598 ; 4.669 ; 5.837 ; 5.905 ;
; SW[3]      ; LED[4]      ; 4.749 ; 4.894 ; 5.988 ; 6.130 ;
; SW[3]      ; LED[5]      ; 4.442 ; 4.543 ; 5.663 ; 5.727 ;
; SW[3]      ; LED[6]      ; 4.645 ; 4.749 ; 5.883 ; 5.984 ;
; SW[3]      ; LED[7]      ; 4.363 ; 4.461 ; 5.583 ; 5.644 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 15.439 ; 0.125 ; N/A      ; N/A     ; 9.067               ;
;  FPGA_CLK1_50    ; 15.439 ; 0.125 ; N/A      ; N/A     ; 9.067               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; 2.380 ; 3.335 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; 2.380 ; 3.335 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; SW[*]     ; FPGA_CLK1_50 ; -0.190 ; -0.985 ; Rise       ; FPGA_CLK1_50    ;
;  SW[1]    ; FPGA_CLK1_50 ; -0.190 ; -0.985 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 8.314 ; 8.581 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 7.827 ; 7.872 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 7.782 ; 7.799 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 7.832 ; 7.906 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 8.314 ; 8.581 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 8.251 ; 8.427 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 8.036 ; 8.104 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 8.036 ; 8.141 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 7.853 ; 7.920 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 3.838 ; 3.828 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 3.927 ; 3.965 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 3.879 ; 3.873 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 3.838 ; 3.828 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 4.082 ; 4.139 ; Rise       ; FPGA_CLK1_50    ;
;  LED[4]   ; FPGA_CLK1_50 ; 4.138 ; 4.263 ; Rise       ; FPGA_CLK1_50    ;
;  LED[5]   ; FPGA_CLK1_50 ; 4.061 ; 4.136 ; Rise       ; FPGA_CLK1_50    ;
;  LED[6]   ; FPGA_CLK1_50 ; 4.035 ; 4.118 ; Rise       ; FPGA_CLK1_50    ;
;  LED[7]   ; FPGA_CLK1_50 ; 3.914 ; 3.980 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; SW[2]      ; LED[0]      ; 8.081 ; 8.146 ; 8.597  ; 8.654  ;
; SW[2]      ; LED[1]      ; 8.060 ; 8.043 ; 8.579  ; 8.554  ;
; SW[2]      ; LED[2]      ; 7.984 ; 7.961 ; 8.502  ; 8.471  ;
; SW[2]      ; LED[3]      ; 8.185 ; 8.313 ; 8.749  ; 8.827  ;
; SW[2]      ; LED[4]      ; 8.560 ; 8.851 ; 9.111  ; 9.437  ;
; SW[2]      ; LED[5]      ; 8.061 ; 8.194 ; 8.649  ; 8.768  ;
; SW[2]      ; LED[6]      ; 8.233 ; 8.442 ; 8.799  ; 8.958  ;
; SW[2]      ; LED[7]      ; 8.030 ; 8.189 ; 8.586  ; 8.695  ;
; SW[3]      ; LED[0]      ; 8.274 ; 8.382 ; 9.028  ; 9.086  ;
; SW[3]      ; LED[1]      ; 8.255 ; 8.281 ; 9.008  ; 8.984  ;
; SW[3]      ; LED[2]      ; 8.161 ; 8.181 ; 8.914  ; 8.884  ;
; SW[3]      ; LED[3]      ; 9.037 ; 9.122 ; 9.960  ; 10.037 ;
; SW[3]      ; LED[4]      ; 9.317 ; 9.552 ; 10.240 ; 10.467 ;
; SW[3]      ; LED[5]      ; 8.738 ; 8.920 ; 9.547  ; 9.762  ;
; SW[3]      ; LED[6]      ; 9.099 ; 9.265 ; 10.023 ; 10.181 ;
; SW[3]      ; LED[7]      ; 8.593 ; 8.766 ; 9.407  ; 9.613  ;
+------------+-------------+-------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 4.087 ; 4.143 ; 5.116 ; 5.169 ;
; SW[2]      ; LED[1]      ; 4.048 ; 4.063 ; 5.076 ; 5.088 ;
; SW[2]      ; LED[2]      ; 4.011 ; 4.021 ; 5.040 ; 5.047 ;
; SW[2]      ; LED[3]      ; 4.163 ; 4.259 ; 5.228 ; 5.297 ;
; SW[2]      ; LED[4]      ; 4.318 ; 4.473 ; 5.405 ; 5.517 ;
; SW[2]      ; LED[5]      ; 4.130 ; 4.209 ; 5.195 ; 5.272 ;
; SW[2]      ; LED[6]      ; 4.199 ; 4.328 ; 5.265 ; 5.367 ;
; SW[2]      ; LED[7]      ; 4.075 ; 4.186 ; 5.139 ; 5.223 ;
; SW[3]      ; LED[0]      ; 4.231 ; 4.312 ; 5.379 ; 5.433 ;
; SW[3]      ; LED[1]      ; 4.192 ; 4.232 ; 5.340 ; 5.353 ;
; SW[3]      ; LED[2]      ; 4.143 ; 4.178 ; 5.290 ; 5.298 ;
; SW[3]      ; LED[3]      ; 4.598 ; 4.669 ; 5.837 ; 5.905 ;
; SW[3]      ; LED[4]      ; 4.749 ; 4.894 ; 5.988 ; 6.130 ;
; SW[3]      ; LED[5]      ; 4.442 ; 4.543 ; 5.663 ; 5.727 ;
; SW[3]      ; LED[6]      ; 4.645 ; 4.749 ; 5.883 ; 5.984 ;
; SW[3]      ; LED[7]      ; 4.363 ; 4.461 ; 5.583 ; 5.644 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin    ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; FPGA_CLK2_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK3_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK1_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; LED[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LED[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LED[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; LED[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LED[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LED[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LED[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; LED[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LED[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; LED[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; LED[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LED[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LED[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LED[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LED[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LED[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LED[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LED[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LED[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LED[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LED[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LED[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LED[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LED[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LED[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LED[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
+--------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1985     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1985     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 383   ; 383  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Jun 04 12:11:36 2016
Info: Command: quartus_sta FSM -c FSM
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'FSM.SDC'
Warning (332174): Ignored filter at FSM.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node
Warning (332049): Ignored create_clock at FSM.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck}
Warning (332174): Ignored filter at FSM.sdc(15): altera_reserved_tdi could not be matched with a port
Warning (332174): Ignored filter at FSM.sdc(15): altera_reserved_tck could not be matched with a clock
Warning (332049): Ignored set_input_delay at FSM.sdc(15): Argument <targets> is an empty collection
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi]
Warning (332049): Ignored set_input_delay at FSM.sdc(15): Argument -clock is not an object ID
Warning (332174): Ignored filter at FSM.sdc(16): altera_reserved_tms could not be matched with a port
Warning (332049): Ignored set_input_delay at FSM.sdc(16): Argument <targets> is an empty collection
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms]
Warning (332049): Ignored set_input_delay at FSM.sdc(16): Argument -clock is not an object ID
Warning (332174): Ignored filter at FSM.sdc(17): altera_reserved_tdo could not be matched with a port
Warning (332049): Ignored set_output_delay at FSM.sdc(17): Argument <targets> is an empty collection
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo]
Warning (332049): Ignored set_output_delay at FSM.sdc(17): Argument -clock is not an object ID
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 15.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.439               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.229               0.000 FPGA_CLK1_50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.525               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.211               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.298               0.000 FPGA_CLK1_50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.099               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.104               0.000 FPGA_CLK1_50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.407               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.067               0.000 FPGA_CLK1_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1043 megabytes
    Info: Processing ended: Sat Jun 04 12:11:55 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:19


