Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Aug 30 22:17:34 2025
| Host         : coder-hftsoi-hls1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
| Design       : myhls
| Device       : xcu250figd2104-2L
| Design State : Optimized
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                       Instance                                       |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| myhls                                                                                |                                                                            (top) |      88306 |      87069 |       0 | 1237 | 55198 |     33 |      8 |    0 |       3597 |
|   (myhls)                                                                            |                                                                            (top) |       3138 |       3138 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|   conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0              |             conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s |       3357 |       3099 |       0 |  258 |  4567 |      0 |      0 |    0 |        241 |
|   conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0             |            conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s |       7324 |       6441 |       0 |  883 | 11460 |      0 |      0 |    0 |        168 |
|   dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0                |               dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s |      69019 |      69019 |       0 |    0 | 34262 |      0 |      0 |    0 |       3100 |
|   dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0                |               dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s |       2119 |       2119 |       0 |    0 |   983 |      0 |      0 |    0 |         83 |
|   layer10_out_V_data_0_V_U                                                           |                                                                    fifo_w41_d1_A |         36 |         36 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_10_V_U                                                          |                                                                  fifo_w41_d1_A_0 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_11_V_U                                                          |                                                                  fifo_w41_d1_A_1 |         39 |         39 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_12_V_U                                                          |                                                                  fifo_w41_d1_A_2 |         37 |         37 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_13_V_U                                                          |                                                                  fifo_w41_d1_A_3 |         38 |         38 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_14_V_U                                                          |                                                                  fifo_w41_d1_A_4 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_15_V_U                                                          |                                                                  fifo_w41_d1_A_5 |         36 |         36 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_16_V_U                                                          |                                                                  fifo_w41_d1_A_6 |         36 |         36 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_17_V_U                                                          |                                                                  fifo_w41_d1_A_7 |         37 |         37 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_18_V_U                                                          |                                                                  fifo_w41_d1_A_8 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_19_V_U                                                          |                                                                  fifo_w41_d1_A_9 |         37 |         37 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_1_V_U                                                           |                                                                 fifo_w41_d1_A_10 |         37 |         37 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_2_V_U                                                           |                                                                 fifo_w41_d1_A_11 |         37 |         37 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_3_V_U                                                           |                                                                 fifo_w41_d1_A_12 |         38 |         38 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_4_V_U                                                           |                                                                 fifo_w41_d1_A_13 |         37 |         37 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_5_V_U                                                           |                                                                 fifo_w41_d1_A_14 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_6_V_U                                                           |                                                                 fifo_w41_d1_A_15 |         37 |         37 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_7_V_U                                                           |                                                                 fifo_w41_d1_A_16 |         37 |         37 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_8_V_U                                                           |                                                                 fifo_w41_d1_A_17 |         50 |         50 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   layer10_out_V_data_9_V_U                                                           |                                                                 fifo_w41_d1_A_18 |         37 |         37 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_0_V_U                                                           |                                                                    fifo_w16_d1_A |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_10_V_U                                                          |                                                                 fifo_w16_d1_A_19 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_11_V_U                                                          |                                                                 fifo_w16_d1_A_20 |          8 |          8 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_12_V_U                                                          |                                                                 fifo_w16_d1_A_21 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_13_V_U                                                          |                                                                 fifo_w16_d1_A_22 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_14_V_U                                                          |                                                                 fifo_w16_d1_A_23 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_15_V_U                                                          |                                                                 fifo_w16_d1_A_24 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_16_V_U                                                          |                                                                 fifo_w16_d1_A_25 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_17_V_U                                                          |                                                                 fifo_w16_d1_A_26 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_18_V_U                                                          |                                                                 fifo_w16_d1_A_27 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_19_V_U                                                          |                                                                 fifo_w16_d1_A_28 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_1_V_U                                                           |                                                                 fifo_w16_d1_A_29 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_2_V_U                                                           |                                                                 fifo_w16_d1_A_30 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_3_V_U                                                           |                                                                 fifo_w16_d1_A_31 |          8 |          8 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_4_V_U                                                           |                                                                 fifo_w16_d1_A_32 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_5_V_U                                                           |                                                                 fifo_w16_d1_A_33 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_6_V_U                                                           |                                                                 fifo_w16_d1_A_34 |          8 |          8 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_7_V_U                                                           |                                                                 fifo_w16_d1_A_35 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_8_V_U                                                           |                                                                 fifo_w16_d1_A_36 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   layer12_out_V_data_9_V_U                                                           |                                                                 fifo_w16_d1_A_37 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|   layer13_out_V_data_0_V_U                                                           |                                                                    fifo_w28_d1_A |         20 |         20 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|   layer13_out_V_data_1_V_U                                                           |                                                                 fifo_w28_d1_A_38 |         36 |         36 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|   layer13_out_V_data_2_V_U                                                           |                                                                 fifo_w28_d1_A_39 |         21 |         21 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|   layer13_out_V_data_3_V_U                                                           |                                                                 fifo_w28_d1_A_40 |         45 |         45 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|   layer13_out_V_data_4_V_U                                                           |                                                                 fifo_w28_d1_A_41 |          6 |          6 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|   layer16_out_V_data_0_V_U                                                           |                                                                 fifo_w16_d4096_A |         51 |         51 |       0 |    0 |    72 |      2 |      0 |    0 |          0 |
|   layer17_out_V_data_0_V_U                                                           |                                                              fifo_w16_d4096_A_42 |         52 |         52 |       0 |    0 |    72 |      2 |      0 |    0 |          0 |
|   layer17_out_V_data_1_V_U                                                           |                                                              fifo_w16_d4096_A_43 |         52 |         52 |       0 |    0 |    72 |      2 |      0 |    0 |          0 |
|   layer17_out_V_data_2_V_U                                                           |                                                              fifo_w16_d4096_A_44 |         53 |         53 |       0 |    0 |    72 |      2 |      0 |    0 |          0 |
|   layer2_out_V_data_0_V_U                                                            |                                                                 fifo_w40_d3136_A |        112 |        112 |       0 |    0 |   112 |      4 |      1 |    0 |          0 |
|   layer2_out_V_data_1_V_U                                                            |                                                              fifo_w40_d3136_A_45 |        111 |        111 |       0 |    0 |   112 |      4 |      1 |    0 |          0 |
|   layer2_out_V_data_2_V_U                                                            |                                                              fifo_w40_d3136_A_46 |        111 |        111 |       0 |    0 |   112 |      4 |      1 |    0 |          0 |
|   layer4_out_V_data_0_V_U                                                            |                                                                 fifo_w16_d3136_A |         55 |         55 |       0 |    0 |    72 |      2 |      0 |    0 |          0 |
|   layer4_out_V_data_1_V_U                                                            |                                                              fifo_w16_d3136_A_47 |         55 |         55 |       0 |    0 |    72 |      2 |      0 |    0 |          0 |
|   layer4_out_V_data_2_V_U                                                            |                                                              fifo_w16_d3136_A_48 |         55 |         55 |       0 |    0 |    72 |      2 |      0 |    0 |          0 |
|   layer5_out_V_data_0_V_U                                                            |                                                                 fifo_w41_d3136_A |        109 |        109 |       0 |    0 |   112 |      5 |      0 |    0 |          0 |
|   layer7_out_V_data_0_V_U                                                            |                                                              fifo_w16_d3136_A_49 |         57 |         57 |       0 |    0 |    72 |      2 |      0 |    0 |          0 |
|   layer8_out_V_data_0_V_U                                                            |                                                                  fifo_w16_d196_A |        139 |        139 |       0 |    0 |   155 |      0 |      1 |    0 |          0 |
|   pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0                        |                       pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s |        491 |        395 |       0 |   96 |   478 |      0 |      0 |    0 |          0 |
|   relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0               |              relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s |         37 |         37 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|   relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_U0            |           relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s |        161 |        161 |       0 |    0 |   322 |      0 |      0 |    0 |          0 |
|   relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0               |              relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s |         24 |         24 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|   softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0                     |                    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s |        413 |        413 |       0 |    0 |   386 |      0 |      4 |    0 |          5 |
|   start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0_U  |  start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8_U | start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0_U    |    start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0_U    |    start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0_U            |            start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0_U   |   start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi_U | start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0_U   |   start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0_U         |         start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0_U           |           start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_U0            |           zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s |         80 |         80 |       0 |    0 |    94 |      0 |      0 |    0 |          0 |
|   zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0                       |                      zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s |         86 |         86 |       0 |    0 |    60 |      0 |      0 |    0 |          0 |
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+


