nohup: ignoring input
=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2373.250038743019, gates: 768, depth: 193
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//adder.lib; read_verilog /tmp/4WJ1P9W902.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//adder.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4WJ1P9W902.v
Parsing Verilog input from `/tmp/4WJ1P9W902.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9933ccb9f5
CPU: user 0.06s system 0.01s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 768, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('XNOR2X1', 252), ('INVX1', 128), ('AOI21X1', 96), ('OAI21X1', 95), ('NAND2X1', 63), ('NOR2X1', 34), ('NOR3X1', 32), ('OR2X2', 32), ('NAND3X1', 31), ('XOR2X1', 4), ('AND2X2', 1)]
creating networkx graph with  1025  nodes
created networkx graph with  1025  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06699728965759277
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.20695996284484863
loadDataAndPreprocess done. time esclaped:  0.20700430870056152
originalArea= 2373.2501000000066
initial AstranArea= 2373.2501000000066
dealing with pattern# ADDER_G0_454_455 with 125 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G0_454_455 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2024.2793972492218, gates: 640, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G0_454_455.lib; read_verilog /tmp/S1JGKSYELG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G0_454_455.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S1JGKSYELG.v
Parsing Verilog input from `/tmp/S1JGKSYELG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fb8c7a8170
CPU: user 0.06s system 0.01s, MEM: 21.26 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 640, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 128), ('ADDER_G0_454_455', 128), ('AOI21X1', 96), ('OAI21X1', 96), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  897  nodes
created networkx graph with  897  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.0430424213409424
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.1000781059265137
loadDataAndPreprocess done. time esclaped:  1.1001081466674805
current AstranArea= 2024.2793999999917
>>> choose the cluster ADDER_G0_454_455!

dealing with pattern# ADDER_G1_1_439 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G1_1_439 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G1_1_439.lib; read_verilog /tmp/4KWNVEIXOP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G1_1_439.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4KWNVEIXOP.v
Parsing Verilog input from `/tmp/4KWNVEIXOP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f0c6156e5b
CPU: user 0.06s system 0.00s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.8473680019378662
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.8904967308044434
loadDataAndPreprocess done. time esclaped:  1.890535831451416
current AstranArea= 1987.4249999999913
>>> choose the cluster ADDER_G1_1_439!

dealing with pattern# ADDER_G2_0_605 with 33 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_605 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_0_605.lib; read_verilog /tmp/W6CRLU8TOC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_0_605.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W6CRLU8TOC.v
Parsing Verilog input from `/tmp/W6CRLU8TOC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 775a5708e4
CPU: user 0.06s system 0.00s, MEM: 20.99 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.5499215126037598
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.5911028385162354
loadDataAndPreprocess done. time esclaped:  2.5911309719085693
current AstranArea= 1987.4249999999913
>>> area increased after remapping!

dealing with pattern# ADDER_G2_0_411 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_411 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_0_411.lib; read_verilog /tmp/CA4WK6WXKZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_0_411.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CA4WK6WXKZ.v
Parsing Verilog input from `/tmp/CA4WK6WXKZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9566343558
CPU: user 0.06s system 0.00s, MEM: 20.99 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.1394925117492676
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.179762363433838
loadDataAndPreprocess done. time esclaped:  3.179802656173706
current AstranArea= 1987.4249999999913
>>> area increased after remapping!

dealing with pattern# ADDER_G2_72_74 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G2_72_74 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2472.9423118829727, gates: 828, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_72_74.lib; read_verilog /tmp/MV7VE2FTFE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_72_74.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MV7VE2FTFE.v
Parsing Verilog input from `/tmp/MV7VE2FTFE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1f4baa16af
CPU: user 0.07s system 0.01s, MEM: 22.94 MB total, 16.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 828, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 190), ('ADDER_G0_454_455', 128), ('ADDER_G2_72_74', 126), ('ADDER_G1_1_439', 125), ('NAND2X1', 123), ('OAI21X1', 64), ('NAND3X1', 63), ('NOR2X1', 4), ('AOI21X1', 2), ('NOR3X1', 1), ('OR2X2', 1), ('AND2X2', 1)]
creating networkx graph with  1085  nodes
created networkx graph with  1085  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.6943509578704834
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.734847068786621
loadDataAndPreprocess done. time esclaped:  3.734872579574585
current AstranArea= 2472.9422999999783
>>> area increased after remapping!

dealing with pattern# ADDER_G2_0_410 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G2_0_410 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_0_410.lib; read_verilog /tmp/8G796T4OPU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_0_410.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8G796T4OPU.v
Parsing Verilog input from `/tmp/8G796T4OPU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 21ec33c0a4
CPU: user 0.06s system 0.01s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.25923228263855
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.299938201904297
loadDataAndPreprocess done. time esclaped:  4.299968957901001
current AstranArea= 1987.4249999999913
>>> area increased after remapping!

dealing with pattern# ADDER_G2_2_399_400_600 with 31 clusters ( size = 5 )
>>> : Synthesis pattern# ADDER_G2_2_399_400_600 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1885.5551320314407, gates: 385, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_2_399_400_600.lib; read_verilog /tmp/LYR9J8I10P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G2_2_399_400_600.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LYR9J8I10P.v
Parsing Verilog input from `/tmp/LYR9J8I10P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2b2180874c
CPU: user 0.03s system 0.02s, MEM: 19.09 MB total, 12.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 11% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 385, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 129), ('ADDER_G2_2_399_400_600', 128), ('ADDER_G0_454_455', 128)]
creating networkx graph with  642  nodes
created networkx graph with  642  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.799049615859985
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.824265003204346
loadDataAndPreprocess done. time esclaped:  4.824288368225098
current AstranArea= 1885.55509999999
>>> choose the cluster ADDER_G2_2_399_400_600!

dealing with pattern# ADDER_G3_0_382 with 126 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G3_0_382 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1884.147232055664, gates: 384, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G3_0_382.lib; read_verilog /tmp/QYZRZK0OCY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/adder//ADDER_G3_0_382.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QYZRZK0OCY.v
Parsing Verilog input from `/tmp/QYZRZK0OCY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f8a39c9bf2
CPU: user 0.04s system 0.00s, MEM: 19.09 MB total, 12.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 384, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 128), ('ADDER_G2_2_399_400_600', 128), ('ADDER_G0_454_455', 127), ('ADDER_G3_0_382', 1)]
creating networkx graph with  641  nodes
created networkx graph with  641  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.3754072189331055
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.401221990585327
loadDataAndPreprocess done. time esclaped:  5.401246547698975
current AstranArea= 1884.14719999999
>>> choose the cluster ADDER_G3_0_382!

dealing with pattern# ADDER_G4_0_382 with 125 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ (A&B&~C)|(A&C&~B)|(B&C&~A)|(~A&~B&~C) ]
saveArea= 489.10290000001646  /  20.60899102037392 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18243.098580121994, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//arbiter.lib; read_verilog /tmp/CLCW1I42OB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//arbiter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CLCW1I42OB.v
Parsing Verilog input from `/tmp/CLCW1I42OB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 547f70a8ca
CPU: user 0.53s system 0.04s, MEM: 77.30 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2754), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 257), ('PI', 256), ('NAND3X1', 218), ('NOR3X1', 197), ('NOR2X1', 190), ('AND2X2', 3)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8626697063446045
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.279526710510254
loadDataAndPreprocess done. time esclaped:  2.279587507247925
originalArea= 18243.09890000138
initial AstranArea= 18243.09890000138
dealing with pattern# ARBITER_G0_3_755_6683 with 2693 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G0_3_755_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18747.09633421898, gates: 6872, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G0_3_755_6683.lib; read_verilog /tmp/H4ALMWGJL9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G0_3_755_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/H4ALMWGJL9.v
Parsing Verilog input from `/tmp/H4ALMWGJL9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d5ffcce06d
CPU: user 0.55s system 0.02s, MEM: 77.23 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6872, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2560), ('INVX1', 387), ('ARBITER_G0_3_755_6683', 383), ('NOR2X1', 269), ('PI', 256), ('NAND2X1', 173), ('NOR3X1', 148), ('NAND3X1', 136), ('OR2X2', 128)]
creating networkx graph with  7128  nodes
created networkx graph with  7128  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.804926633834839
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.066023588180542
loadDataAndPreprocess done. time esclaped:  9.066080093383789
current AstranArea= 18747.096600001336
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_3_6683 with 2693 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_3_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G0_3_6683.lib; read_verilog /tmp/16XTR147BR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G0_3_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/16XTR147BR.v
Parsing Verilog input from `/tmp/16XTR147BR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e6d10738b4
CPU: user 0.57s system 0.02s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.328352689743042
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.861875057220459
loadDataAndPreprocess done. time esclaped:  12.861945152282715
current AstranArea= 18242.88580000138
>>> choose the cluster ARBITER_G0_3_6683!

dealing with pattern# ARBITER_G1_3_756_6683 with 2691 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G1_3_756_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18747.09633421898, gates: 6872, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G1_3_756_6683.lib; read_verilog /tmp/FN7AK53BYR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G1_3_756_6683.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FN7AK53BYR.v
Parsing Verilog input from `/tmp/FN7AK53BYR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fa5b899def
CPU: user 0.57s system 0.03s, MEM: 77.23 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6872, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2560), ('INVX1', 387), ('ARBITER_G1_3_756_6683', 383), ('NOR2X1', 269), ('PI', 256), ('NAND2X1', 173), ('NOR3X1', 148), ('NAND3X1', 136), ('OR2X2', 128)]
creating networkx graph with  7128  nodes
created networkx graph with  7128  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.06363320350647
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  19.682994842529297
loadDataAndPreprocess done. time esclaped:  19.683040380477905
current AstranArea= 18747.096600001336
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_3_6683 with 2691 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|(~A&~B) ]
dealing with pattern# ARBITER_G1_7_9 with 2691 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_7_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G1_7_9.lib; read_verilog /tmp/WS67974DS2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G1_7_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WS67974DS2.v
Parsing Verilog input from `/tmp/WS67974DS2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c5ebdab675
CPU: user 0.53s system 0.05s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  21.978516578674316
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  23.487420797348022
loadDataAndPreprocess done. time esclaped:  23.4874746799469
current AstranArea= 18242.88580000138
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_0_769 with 398 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_0_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18240.15588080883, gates: 6954, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G1_0_769.lib; read_verilog /tmp/7BTDX90YM6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G1_0_769.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7BTDX90YM6.v
Parsing Verilog input from `/tmp/7BTDX90YM6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1799a9cd4e
CPU: user 0.56s system 0.03s, MEM: 77.34 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6954, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 647), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 213), ('NOR3X1', 198), ('NOR2X1', 190), ('ARBITER_G1_0_769', 4), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7210  nodes
created networkx graph with  7210  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  26.025094270706177
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.57546591758728
loadDataAndPreprocess done. time esclaped:  27.575512170791626
current AstranArea= 18240.156200001387
>>> choose the cluster ARBITER_G1_0_769!

dealing with pattern# ARBITER_G2_3_756_6683 with 2691 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G2_3_756_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18745.518434524536, gates: 6869, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G2_3_756_6683.lib; read_verilog /tmp/M96ZPP0I5B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G2_3_756_6683.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M96ZPP0I5B.v
Parsing Verilog input from `/tmp/M96ZPP0I5B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4acfeead8a
CPU: user 0.55s system 0.03s, MEM: 77.22 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6869, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2560), ('INVX1', 384), ('ARBITER_G2_3_756_6683', 383), ('NOR2X1', 269), ('PI', 256), ('NAND2X1', 172), ('NOR3X1', 147), ('NAND3X1', 134), ('OR2X2', 129), ('ARBITER_G1_0_769', 3)]
creating networkx graph with  7125  nodes
created networkx graph with  7125  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  33.438132762908936
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  34.72012662887573
loadDataAndPreprocess done. time esclaped:  34.72019171714783
current AstranArea= 18745.518700001343
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_3_6683 with 2691 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|(~A&~B) ]
dealing with pattern# ARBITER_G2_7_9 with 2691 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_7_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18240.15588080883, gates: 6954, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G2_7_9.lib; read_verilog /tmp/BOE46USJJV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G2_7_9.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BOE46USJJV.v
Parsing Verilog input from `/tmp/BOE46USJJV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: facacb1a48
CPU: user 0.55s system 0.02s, MEM: 77.22 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6954, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 647), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 213), ('NOR3X1', 198), ('NOR2X1', 190), ('ARBITER_G1_0_769', 4), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7210  nodes
created networkx graph with  7210  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  37.12875533103943
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  38.662721395492554
loadDataAndPreprocess done. time esclaped:  38.66276741027832
current AstranArea= 18240.156200001387
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_0_769 with 393 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# ARBITER_G2_0_424 with 261 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_0_424 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18155.759405851364, gates: 6819, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G2_0_424.lib; read_verilog /tmp/55MWLLZTUE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G2_0_424.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/55MWLLZTUE.v
Parsing Verilog input from `/tmp/55MWLLZTUE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b5f5923152
CPU: user 0.56s system 0.02s, MEM: 76.45 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6819, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 512), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 211), ('NOR2X1', 190), ('ARBITER_G2_0_424', 136), ('NOR3X1', 63), ('ARBITER_G1_0_769', 5), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7075  nodes
created networkx graph with  7075  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  41.329140186309814
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  42.84264826774597
loadDataAndPreprocess done. time esclaped:  42.84270763397217
current AstranArea= 18155.759700001385
>>> choose the cluster ARBITER_G2_0_424!

dealing with pattern# ARBITER_G3_0_171_6738 with 2691 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G3_0_171_6738 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18767.755539655685, gates: 6857, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G3_0_171_6738.lib; read_verilog /tmp/AWWI30TDXW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G3_0_171_6738.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AWWI30TDXW.v
Parsing Verilog input from `/tmp/AWWI30TDXW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b4ee78458c
CPU: user 0.56s system 0.03s, MEM: 77.16 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6857, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2560), ('INVX1', 384), ('ARBITER_G3_0_171_6738', 383), ('NOR2X1', 272), ('PI', 256), ('NAND2X1', 146), ('NOR3X1', 134), ('OR2X2', 128), ('NAND3X1', 122), ('ARBITER_G2_0_424', 35), ('ARBITER_G1_0_769', 5)]
creating networkx graph with  7113  nodes
created networkx graph with  7113  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  48.0881142616272
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  49.85211396217346
loadDataAndPreprocess done. time esclaped:  49.85216569900513
current AstranArea= 18767.75580000133
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_5_6559 with 2691 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|(~A&~B) ]
dealing with pattern# ARBITER_G3_0_1015 with 2691 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G3_0_1015 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18155.759405851364, gates: 6819, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G3_0_1015.lib; read_verilog /tmp/C77TA0W4HA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G3_0_1015.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C77TA0W4HA.v
Parsing Verilog input from `/tmp/C77TA0W4HA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 301e0556e1
CPU: user 0.54s system 0.02s, MEM: 76.45 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6819, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 512), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 211), ('NOR2X1', 190), ('ARBITER_G2_0_424', 136), ('NOR3X1', 63), ('ARBITER_G1_0_769', 5), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7075  nodes
created networkx graph with  7075  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  52.238738775253296
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  53.712217807769775
loadDataAndPreprocess done. time esclaped:  53.71225881576538
current AstranArea= 18155.759700001385
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_2_768 with 391 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# ARBITER_G3_2_768_769 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G3_2_768_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17959.68781042099, gates: 6778, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G3_2_768_769.lib; read_verilog /tmp/Y5ZELW7JJF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G3_2_768_769.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y5ZELW7JJF.v
Parsing Verilog input from `/tmp/Y5ZELW7JJF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0d68ad53e4
CPU: user 0.55s system 0.02s, MEM: 76.29 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6778, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 472), ('NAND2X1', 386), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G3_2_768_769', 203), ('NOR2X1', 63), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('ARBITER_G0_3_6683', 1), ('NOR3X1', 1), ('AND2X2', 1)]
creating networkx graph with  7034  nodes
created networkx graph with  7034  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  56.38429498672485
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  57.00816559791565
loadDataAndPreprocess done. time esclaped:  57.008211851119995
current AstranArea= 17959.68810000134
>>> choose the cluster ARBITER_G3_2_768_769!

dealing with pattern# ARBITER_G4_2_6519 with 1406 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|(~A&~B) ]
dealing with pattern# ARBITER_G4_10_395 with 1342 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_10_395 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18317.555527091026, gates: 6820, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_10_395.lib; read_verilog /tmp/0AMZ5F4AYN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_10_395.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0AMZ5F4AYN.v
Parsing Verilog input from `/tmp/0AMZ5F4AYN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2ecd2b0fba
CPU: user 0.55s system 0.02s, MEM: 76.69 MB total, 69.96 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6820, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2725), ('AOI21X1', 2621), ('INVX1', 447), ('NAND2X1', 326), ('ARBITER_G4_10_395', 261), ('PI', 256), ('ARBITER_G3_2_768_769', 138), ('NAND3X1', 74), ('AND2X2', 68), ('NOR3X1', 67), ('NOR2X1', 61), ('ARBITER_G0_3_6683', 24), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4)]
creating networkx graph with  7076  nodes
created networkx graph with  7076  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  61.56863570213318
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  62.300267457962036
loadDataAndPreprocess done. time esclaped:  62.30031657218933
current AstranArea= 18317.555800001388
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_0_4 with 509 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# ARBITER_G4_0_4_1021 with 337 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# ARBITER_G4_0_948 with 320 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_0_948 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17974.57103395462, gates: 6712, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_0_948.lib; read_verilog /tmp/ZGVKMO37LY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_0_948.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZGVKMO37LY.v
Parsing Verilog input from `/tmp/ZGVKMO37LY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 02b3fcc779
CPU: user 0.55s system 0.04s, MEM: 75.77 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6712, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2663), ('INVX1', 404), ('NAND2X1', 256), ('PI', 256), ('ARBITER_G3_2_768_769', 253), ('NAND3X1', 133), ('ARBITER_G4_0_948', 130), ('NOR2X1', 68), ('AND2X2', 61), ('ARBITER_G0_3_6683', 25), ('NOR3X1', 15), ('ARBITER_G2_0_424', 7), ('ARBITER_G1_0_769', 6), ('OR2X2', 3)]
creating networkx graph with  6968  nodes
created networkx graph with  6968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  64.60434246063232
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  64.85194039344788
loadDataAndPreprocess done. time esclaped:  64.85198545455933
current AstranArea= 17974.571300001364
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_0_1_4 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G4_0_1_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17959.68781042099, gates: 6778, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_0_1_4.lib; read_verilog /tmp/3R4O3W6KFE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_0_1_4.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3R4O3W6KFE.v
Parsing Verilog input from `/tmp/3R4O3W6KFE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8075f42dd3
CPU: user 0.53s system 0.04s, MEM: 76.29 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6778, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 472), ('NAND2X1', 386), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G3_2_768_769', 203), ('NOR2X1', 63), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('ARBITER_G0_3_6683', 1), ('NOR3X1', 1), ('AND2X2', 1)]
creating networkx graph with  7034  nodes
created networkx graph with  7034  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  67.32771849632263
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  68.2474250793457
loadDataAndPreprocess done. time esclaped:  68.2474775314331
current AstranArea= 17959.68810000134
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_2_392_6519 with 186 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G4_2_392_6519 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18153.388736009598, gates: 6645, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_2_392_6519.lib; read_verilog /tmp/J0Y8JDLHWL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_2_392_6519.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J0Y8JDLHWL.v
Parsing Verilog input from `/tmp/J0Y8JDLHWL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d1117f7d91
CPU: user 0.54s system 0.02s, MEM: 75.53 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6645, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2671), ('INVX1', 333), ('PI', 256), ('ARBITER_G4_2_392_6519', 205), ('ARBITER_G3_2_768_769', 190), ('NAND2X1', 183), ('NAND3X1', 141), ('NOR2X1', 134), ('OR2X2', 75), ('NOR3X1', 9), ('ARBITER_G0_3_6683', 6), ('ARBITER_G1_0_769', 5), ('ARBITER_G2_0_424', 4), ('AND2X2', 1)]
creating networkx graph with  6901  nodes
created networkx graph with  6901  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  70.20610022544861
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  70.71921706199646
loadDataAndPreprocess done. time esclaped:  70.71925902366638
current AstranArea= 18153.389000001345
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_7_6429 with 186 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_7_6429 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17932.04701280594, gates: 6754, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_7_6429.lib; read_verilog /tmp/L585PWKX28.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/arbiter//ARBITER_G4_7_6429.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L585PWKX28.v
Parsing Verilog input from `/tmp/L585PWKX28.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f115b16575
CPU: user 0.54s system 0.02s, MEM: 76.04 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6754, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2663), ('INVX1', 448), ('NAND2X1', 386), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G3_2_768_769', 203), ('NOR2X1', 63), ('ARBITER_G4_7_6429', 24), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('ARBITER_G0_3_6683', 1), ('NOR3X1', 1), ('AND2X2', 1)]
creating networkx graph with  7010  nodes
created networkx graph with  7010  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  72.85262775421143
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  73.83727359771729
loadDataAndPreprocess done. time esclaped:  73.83732318878174
current AstranArea= 17932.047300001333
>>> choose the cluster ARBITER_G4_7_6429!

saveArea= 311.05160000004616  /  1.7050370756912503 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5426.515814304352, gates: 2283, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//bar.lib; read_verilog /tmp/XPGJVHWRHE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//bar.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XPGJVHWRHE.v
Parsing Verilog input from `/tmp/XPGJVHWRHE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1347693e3d
CPU: user 0.15s system 0.02s, MEM: 35.27 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2283, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 612), ('OAI21X1', 536), ('AOI21X1', 392), ('NAND3X1', 307), ('INVX1', 164), ('NOR3X1', 155), ('PI', 135), ('NOR2X1', 112), ('AND2X2', 5)]
creating networkx graph with  2418  nodes
created networkx graph with  2418  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.5459175109863281
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.9272277355194092
loadDataAndPreprocess done. time esclaped:  0.927271842956543
originalArea= 5426.515900000057
initial AstranArea= 5426.515900000057
dealing with pattern# BAR_G0_3_339 with 326 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_3_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5451.975540876389, gates: 2154, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_3_339.lib; read_verilog /tmp/HZIT7LCM0D.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_3_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HZIT7LCM0D.v
Parsing Verilog input from `/tmp/HZIT7LCM0D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 07aabafb00
CPU: user 0.15s system 0.02s, MEM: 34.48 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 520), ('AOI21X1', 364), ('BAR_G0_3_339', 343), ('OAI21X1', 286), ('NAND3X1', 225), ('NOR3X1', 154), ('PI', 135), ('NOR2X1', 109), ('AND2X2', 64), ('OR2X2', 49), ('INVX1', 40)]
creating networkx graph with  2289  nodes
created networkx graph with  2289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.4210236072540283
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.6520609855651855
loadDataAndPreprocess done. time esclaped:  2.652099370956421
current AstranArea= 5451.975600000048
>>> area increased after remapping!

dealing with pattern# BAR_G0_9_337 with 203 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_9_337 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5493.276222586632, gates: 2264, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_9_337.lib; read_verilog /tmp/8YRDHZ5KSF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_9_337.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8YRDHZ5KSF.v
Parsing Verilog input from `/tmp/8YRDHZ5KSF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 00104f1478
CPU: user 0.18s system 0.00s, MEM: 35.25 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2264, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 570), ('OAI21X1', 405), ('NAND3X1', 392), ('AOI21X1', 370), ('BAR_G0_9_337', 158), ('PI', 135), ('INVX1', 123), ('NOR3X1', 108), ('NOR2X1', 64), ('OR2X2', 53), ('AND2X2', 21)]
creating networkx graph with  2399  nodes
created networkx graph with  2399  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.0088183879852295
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.336777687072754
loadDataAndPreprocess done. time esclaped:  4.336826324462891
current AstranArea= 5493.276300000065
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1735 with 184 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1735 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5449.214615106583, gates: 2289, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1735.lib; read_verilog /tmp/G1FKU727JN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1735.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G1FKU727JN.v
Parsing Verilog input from `/tmp/G1FKU727JN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 424a530f26
CPU: user 0.17s system 0.01s, MEM: 35.44 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2289, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 614), ('OAI21X1', 536), ('AOI21X1', 395), ('NAND3X1', 295), ('INVX1', 164), ('NOR3X1', 158), ('PI', 135), ('NOR2X1', 112), ('BAR_G0_0_1735', 8), ('AND2X2', 7)]
creating networkx graph with  2424  nodes
created networkx graph with  2424  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.300976991653442
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.802963018417358
loadDataAndPreprocess done. time esclaped:  5.803009271621704
current AstranArea= 5449.214700000057
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_4_339 with 128 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_3_4_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6012.274919629097, gates: 2472, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_3_4_339.lib; read_verilog /tmp/8OEXE8L9VE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_3_4_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8OEXE8L9VE.v
Parsing Verilog input from `/tmp/8OEXE8L9VE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ba0f48b3ac
CPU: user 0.18s system 0.01s, MEM: 36.96 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2472, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 576), ('AOI21X1', 451), ('NAND3X1', 422), ('OAI21X1', 399), ('INVX1', 185), ('PI', 135), ('NOR3X1', 120), ('BAR_G0_3_4_339', 118), ('NOR2X1', 85), ('OR2X2', 63), ('AND2X2', 53)]
creating networkx graph with  2607  nodes
created networkx graph with  2607  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.697327136993408
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.261290788650513
loadDataAndPreprocess done. time esclaped:  7.261338233947754
current AstranArea= 6012.275000000042
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1742 with 120 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1742 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5633.453227162361, gates: 2249, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1742.lib; read_verilog /tmp/0TDTJLPWQJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1742.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0TDTJLPWQJ.v
Parsing Verilog input from `/tmp/0TDTJLPWQJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 454a3e4041
CPU: user 0.16s system 0.02s, MEM: 35.13 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2249, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 616), ('OAI21X1', 407), ('NAND2X1', 376), ('NOR3X1', 307), ('PI', 135), ('NOR2X1', 133), ('BAR_G0_0_1742', 129), ('INVX1', 109), ('AND2X2', 91), ('NAND3X1', 67), ('OR2X2', 14)]
creating networkx graph with  2384  nodes
created networkx graph with  2384  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.04732346534729
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.450003385543823
loadDataAndPreprocess done. time esclaped:  8.45006537437439
current AstranArea= 5633.453300000055
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1758 with 115 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1758 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5866.5564057827, gates: 2449, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1758.lib; read_verilog /tmp/TW7DJBTRCO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1758.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TW7DJBTRCO.v
Parsing Verilog input from `/tmp/TW7DJBTRCO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 91de43eb12
CPU: user 0.18s system 0.01s, MEM: 36.66 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2449, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 590), ('OAI21X1', 482), ('AOI21X1', 419), ('NAND3X1', 401), ('INVX1', 180), ('NOR3X1', 143), ('PI', 135), ('NOR2X1', 92), ('AND2X2', 55), ('OR2X2', 51), ('BAR_G0_0_1758', 36)]
creating networkx graph with  2584  nodes
created networkx graph with  2584  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.276122331619263
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.837266206741333
loadDataAndPreprocess done. time esclaped:  9.837312698364258
current AstranArea= 5866.556500000075
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_166 with 104 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6050.115006804466, gates: 2515, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_166.lib; read_verilog /tmp/2G09BAKGKZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_166.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2G09BAKGKZ.v
Parsing Verilog input from `/tmp/2G09BAKGKZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a11279f653
CPU: user 0.18s system 0.01s, MEM: 37.23 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2515, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 597), ('NAND2X1', 568), ('NAND3X1', 490), ('AOI21X1', 251), ('INVX1', 195), ('PI', 135), ('BAR_G0_0_166', 126), ('AND2X2', 100), ('OR2X2', 77), ('NOR2X1', 56), ('NOR3X1', 55)]
creating networkx graph with  2650  nodes
created networkx graph with  2650  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.851421117782593
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.239591598510742
loadDataAndPreprocess done. time esclaped:  11.239637851715088
current AstranArea= 6050.115100000059
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1099 with 97 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1099 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5511.903325200081, gates: 2292, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1099.lib; read_verilog /tmp/Z5FHQDXD0L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1099.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z5FHQDXD0L.v
Parsing Verilog input from `/tmp/Z5FHQDXD0L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8df93b2b9d
CPU: user 0.17s system 0.01s, MEM: 35.45 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2292, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 618), ('OAI21X1', 538), ('AOI21X1', 366), ('NAND3X1', 340), ('INVX1', 157), ('PI', 135), ('NOR3X1', 79), ('NOR2X1', 73), ('BAR_G0_0_1099', 69), ('OR2X2', 34), ('AND2X2', 18)]
creating networkx graph with  2427  nodes
created networkx graph with  2427  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.306577205657959
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.682292222976685
loadDataAndPreprocess done. time esclaped:  12.682340383529663
current AstranArea= 5511.903400000045
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1742_1743 with 93 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_0_1742_1743 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5451.975540876389, gates: 2154, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1742_1743.lib; read_verilog /tmp/I09K0VQLQ0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_1742_1743.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I09K0VQLQ0.v
Parsing Verilog input from `/tmp/I09K0VQLQ0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a04818096f
CPU: user 0.17s system 0.00s, MEM: 34.52 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 520), ('AOI21X1', 364), ('BAR_G0_0_1742_1743', 343), ('OAI21X1', 286), ('NAND3X1', 225), ('NOR3X1', 154), ('PI', 135), ('NOR2X1', 109), ('AND2X2', 64), ('OR2X2', 49), ('INVX1', 40)]
creating networkx graph with  2289  nodes
created networkx graph with  2289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.705193519592285
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.927806615829468
loadDataAndPreprocess done. time esclaped:  13.927842140197754
current AstranArea= 5451.975600000048
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_167 with 74 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_167 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5466.648221373558, gates: 2259, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_167.lib; read_verilog /tmp/NBX9WJXAV9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_0_167.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NBX9WJXAV9.v
Parsing Verilog input from `/tmp/NBX9WJXAV9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 52ddf6d14a
CPU: user 0.16s system 0.02s, MEM: 35.17 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2259, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 554), ('OAI21X1', 539), ('NAND3X1', 361), ('AOI21X1', 273), ('INVX1', 147), ('PI', 135), ('BAR_G0_0_167', 131), ('NOR3X1', 119), ('NOR2X1', 67), ('AND2X2', 48), ('OR2X2', 20)]
creating networkx graph with  2394  nodes
created networkx graph with  2394  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.91078782081604
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.400870084762573
loadDataAndPreprocess done. time esclaped:  15.400920391082764
current AstranArea= 5466.648300000062
>>> area increased after remapping!

dealing with pattern# BAR_G0_12_13_14 with 69 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_12_13_14 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4845.120800852776, gates: 1526, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_12_13_14.lib; read_verilog /tmp/BZ6XCJGEA5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G0_12_13_14.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BZ6XCJGEA5.v
Parsing Verilog input from `/tmp/BZ6XCJGEA5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: aee680e644
CPU: user 0.11s system 0.02s, MEM: 29.31 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1526, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 672), ('NAND2X1', 253), ('AOI21X1', 223), ('PI', 135), ('NOR3X1', 100), ('OAI21X1', 96), ('NAND3X1', 68), ('OR2X2', 52), ('NOR2X1', 31), ('INVX1', 20), ('AND2X2', 11)]
creating networkx graph with  1661  nodes
created networkx graph with  1661  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.154492616653442
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.23691201210022
loadDataAndPreprocess done. time esclaped:  16.236939191818237
current AstranArea= 4845.120699999907
>>> choose the cluster BAR_G0_12_13_14!

dealing with pattern# BAR_G1_35_139 with 134 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G1_35_139 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4779.699822306633, gates: 1527, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G1_35_139.lib; read_verilog /tmp/4VALH17IK1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G1_35_139.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4VALH17IK1.v
Parsing Verilog input from `/tmp/4VALH17IK1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ae41b3d339
CPU: user 0.11s system 0.01s, MEM: 29.14 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1527, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 707), ('AOI21X1', 219), ('NAND2X1', 162), ('OAI21X1', 138), ('PI', 135), ('INVX1', 115), ('BAR_G1_35_139', 102), ('NAND3X1', 62), ('AND2X2', 10), ('NOR2X1', 8), ('NOR3X1', 4)]
creating networkx graph with  1662  nodes
created networkx graph with  1662  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.03470754623413
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.342170000076294
loadDataAndPreprocess done. time esclaped:  17.34223437309265
current AstranArea= 4779.6996999999465
>>> choose the cluster BAR_G1_35_139!

dealing with pattern# BAR_G2_35_44 with 78 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G2_35_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4761.11702311039, gates: 1492, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G2_35_44.lib; read_verilog /tmp/QUPUNGWFVN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G2_35_44.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QUPUNGWFVN.v
Parsing Verilog input from `/tmp/QUPUNGWFVN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 704119b963
CPU: user 0.11s system 0.01s, MEM: 29.08 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1492, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 682), ('NAND2X1', 179), ('AOI21X1', 149), ('PI', 135), ('BAR_G2_35_44', 129), ('NAND3X1', 104), ('BAR_G1_35_139', 86), ('OAI21X1', 66), ('INVX1', 42), ('AND2X2', 33), ('NOR2X1', 9), ('NOR3X1', 9), ('OR2X2', 4)]
creating networkx graph with  1627  nodes
created networkx graph with  1627  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.194623470306396
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.393465518951416
loadDataAndPreprocess done. time esclaped:  18.393527269363403
current AstranArea= 4761.116899999942
>>> choose the cluster BAR_G2_35_44!

dealing with pattern# BAR_G3_134_1120 with 67 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G3_134_1120 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4839.933926701546, gates: 1494, depth: 8
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G3_134_1120.lib; read_verilog /tmp/R84A51VMYS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G3_134_1120.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R84A51VMYS.v
Parsing Verilog input from `/tmp/R84A51VMYS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: af9f2a9f8c
CPU: user 0.11s system 0.01s, MEM: 29.08 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1494, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 671), ('BAR_G2_35_44', 156), ('BAR_G1_35_139', 154), ('AOI21X1', 152), ('NAND3X1', 139), ('PI', 135), ('AND2X2', 81), ('NAND2X1', 81), ('OAI21X1', 23), ('BAR_G3_134_1120', 21), ('INVX1', 8), ('OR2X2', 6), ('NOR3X1', 1), ('NOR2X1', 1)]
creating networkx graph with  1629  nodes
created networkx graph with  1629  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  19.244693279266357
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  19.29749059677124
loadDataAndPreprocess done. time esclaped:  19.297537088394165
current AstranArea= 4839.933799999924
>>> area increased after remapping!

dealing with pattern# BAR_G3_134_715 with 61 clusters ( size = 4 )
>>> Warning: the pattern has been included. function: [ (B&C)|(A&~C) ]
dealing with pattern# BAR_G3_35_209 with 43 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# BAR_G3_38_137 with 30 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# BAR_G3_35_36_209 with 29 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G3_35_36_209 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4757.747323870659, gates: 1488, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G3_35_36_209.lib; read_verilog /tmp/GXSSTCIYRD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G3_35_36_209.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GXSSTCIYRD.v
Parsing Verilog input from `/tmp/GXSSTCIYRD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d399f07e60
CPU: user 0.11s system 0.01s, MEM: 29.07 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1488, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 683), ('NAND2X1', 175), ('AOI21X1', 152), ('PI', 135), ('BAR_G2_35_44', 127), ('NAND3X1', 101), ('BAR_G1_35_139', 85), ('OAI21X1', 65), ('INVX1', 44), ('AND2X2', 34), ('NOR3X1', 9), ('NOR2X1', 7), ('BAR_G3_35_36_209', 4), ('OR2X2', 2)]
creating networkx graph with  1623  nodes
created networkx graph with  1623  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.183133602142334
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  20.276021718978882
loadDataAndPreprocess done. time esclaped:  20.27605104446411
current AstranArea= 4757.747199999941
>>> choose the cluster BAR_G3_35_36_209!

dealing with pattern# BAR_G4_134_1117 with 66 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G4_134_1117 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4874.153727769852, gates: 1498, depth: 8
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G4_134_1117.lib; read_verilog /tmp/C2EYD68OKV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G4_134_1117.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C2EYD68OKV.v
Parsing Verilog input from `/tmp/C2EYD68OKV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 391a82b9ef
CPU: user 0.11s system 0.02s, MEM: 29.26 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1498, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 669), ('BAR_G2_35_44', 163), ('AOI21X1', 154), ('BAR_G1_35_139', 147), ('NAND3X1', 136), ('PI', 135), ('AND2X2', 82), ('NAND2X1', 76), ('OAI21X1', 22), ('BAR_G4_134_1117', 19), ('BAR_G3_35_36_209', 16), ('INVX1', 8), ('OR2X2', 5), ('NOR3X1', 1)]
creating networkx graph with  1633  nodes
created networkx graph with  1633  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  21.22588586807251
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  21.274381399154663
loadDataAndPreprocess done. time esclaped:  21.274409532546997
current AstranArea= 4874.153599999923
>>> area increased after remapping!

dealing with pattern# BAR_G4_134_715 with 61 clusters ( size = 4 )
>>> Warning: the pattern has been included. function: [ (B&C)|(A&~C) ]
dealing with pattern# BAR_G4_35_209 with 42 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# BAR_G4_38_137 with 30 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# BAR_G4_35_36_209 with 28 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ C|(B&~A) ]
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:C=1|01111 ] 52 <<< 1488
dealing with pattern# BAR_G4_361_362 with 23 clusters ( size = 4 )
>>> : Synthesis pattern# BAR_G4_361_362 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4607.51057100296, gates: 1538, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G4_361_362.lib; read_verilog /tmp/SUDNEWQJVX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/bar//BAR_G4_361_362.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SUDNEWQJVX.v
Parsing Verilog input from `/tmp/SUDNEWQJVX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 65cfd664ee
CPU: user 0.11s system 0.01s, MEM: 29.42 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1538, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G4_361_362', 640), ('NAND2X1', 249), ('BAR_G2_35_44', 153), ('PI', 135), ('NAND3X1', 126), ('AOI21X1', 84), ('BAR_G0_12_13_14', 83), ('AND2X2', 71), ('OAI21X1', 54), ('INVX1', 41), ('NOR3X1', 21), ('BAR_G1_35_139', 9), ('NOR2X1', 6), ('OR2X2', 1)]
creating networkx graph with  1673  nodes
created networkx graph with  1673  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  22.114039182662964
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.220269680023193
loadDataAndPreprocess done. time esclaped:  22.22030282020569
current AstranArea= 4607.510499999915
>>> choose the cluster BAR_G4_361_362!

saveArea= 819.0054000001419  /  15.09265641330072 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 1232.3817783594131, gates: 532, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//cavlc.lib; read_verilog /tmp/EOF4DMG1PQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//cavlc.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EOF4DMG1PQ.v
Parsing Verilog input from `/tmp/EOF4DMG1PQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7eda8c7a7e
CPU: user 0.05s system 0.00s, MEM: 20.14 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 532, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 139), ('NAND3X1', 128), ('OAI21X1', 96), ('AOI21X1', 73), ('INVX1', 52), ('NOR3X1', 17), ('NOR2X1', 16), ('PI', 10), ('AND2X2', 4), ('OR2X2', 4), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  542  nodes
created networkx graph with  542  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06065201759338379
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.29897165298461914
loadDataAndPreprocess done. time esclaped:  0.29902052879333496
originalArea= 1232.3818000000028
initial AstranArea= 1232.3818000000028
dealing with pattern# CAVLC_G0_0_24 with 130 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G0_0_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 52
[i] area: 1227.2218798398972, gates: 523, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G0_0_24.lib; read_verilog /tmp/JS6MYPBJ4Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G0_0_24.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JS6MYPBJ4Q.v
Parsing Verilog input from `/tmp/JS6MYPBJ4Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0151b76283
CPU: user 0.05s system 0.00s, MEM: 20.11 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 523, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 140), ('NAND3X1', 116), ('OAI21X1', 95), ('AOI21X1', 74), ('INVX1', 43), ('NOR3X1', 17), ('NOR2X1', 16), ('CAVLC_G0_0_24', 11), ('PI', 10), ('AND2X2', 5), ('OR2X2', 3), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  533  nodes
created networkx graph with  533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  53.91004300117493
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  54.02023696899414
loadDataAndPreprocess done. time esclaped:  54.020264863967896
current AstranArea= 1227.2219000000025
>>> choose the cluster CAVLC_G0_0_24!

dealing with pattern# CAVLC_G1_0_24 with 106 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# CAVLC_G1_0_63 with 98 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_63 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 52
[i] area: 1224.9216836690903, gates: 519, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G1_0_63.lib; read_verilog /tmp/4GN9OQEH19.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G1_0_63.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4GN9OQEH19.v
Parsing Verilog input from `/tmp/4GN9OQEH19.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 19a9c15ec4
CPU: user 0.05s system 0.00s, MEM: 20.10 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 133), ('AOI21X1', 87), ('NAND3X1', 86), ('OAI21X1', 80), ('INVX1', 40), ('NOR3X1', 34), ('CAVLC_G1_0_63', 22), ('NOR2X1', 19), ('CAVLC_G0_0_24', 13), ('PI', 10), ('XNOR2X1', 3), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  529  nodes
created networkx graph with  529  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  107.688072681427
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  107.93157052993774
loadDataAndPreprocess done. time esclaped:  107.9316177368164
current AstranArea= 1224.9217000000015
>>> choose the cluster CAVLC_G1_0_63!

dealing with pattern# CAVLC_G2_0_56 with 100 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# CAVLC_G2_0_97 with 68 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# CAVLC_G2_3_6 with 47 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G2_3_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 52
[i] area: 1193.5312863588333, gates: 490, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G2_3_6.lib; read_verilog /tmp/GRS0I709M8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G2_3_6.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GRS0I709M8.v
Parsing Verilog input from `/tmp/GRS0I709M8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ce9f5a2e94
CPU: user 0.04s system 0.01s, MEM: 19.83 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 490, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 104), ('NAND2X1', 95), ('OAI21X1', 79), ('AOI21X1', 63), ('CAVLC_G2_3_6', 44), ('INVX1', 30), ('CAVLC_G1_0_63', 28), ('NOR3X1', 17), ('NOR2X1', 13), ('CAVLC_G0_0_24', 11), ('PI', 10), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  500  nodes
created networkx graph with  500  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  161.47734236717224
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  161.55900168418884
loadDataAndPreprocess done. time esclaped:  161.5590271949768
current AstranArea= 1193.5312999999996
>>> choose the cluster CAVLC_G2_3_6!

dealing with pattern# CAVLC_G3_0_22 with 76 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# CAVLC_G3_0_58 with 76 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# CAVLC_G3_0_175 with 35 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G3_0_175 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 52
[i] area: 1190.2030860185623, gates: 487, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G3_0_175.lib; read_verilog /tmp/SP6O1JPLFT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G3_0_175.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SP6O1JPLFT.v
Parsing Verilog input from `/tmp/SP6O1JPLFT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fe3aac13b3
CPU: user 0.05s system 0.00s, MEM: 19.82 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 487, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 103), ('NAND2X1', 94), ('OAI21X1', 77), ('AOI21X1', 67), ('CAVLC_G2_3_6', 35), ('INVX1', 29), ('CAVLC_G1_0_63', 25), ('NOR3X1', 18), ('NOR2X1', 13), ('CAVLC_G0_0_24', 11), ('PI', 10), ('CAVLC_G3_0_175', 9), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  497  nodes
created networkx graph with  497  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  215.26795554161072
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  215.34610867500305
loadDataAndPreprocess done. time esclaped:  215.34613418579102
current AstranArea= 1190.2030999999995
>>> choose the cluster CAVLC_G3_0_175!

dealing with pattern# CAVLC_G4_0_22 with 78 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# CAVLC_G4_0_57 with 76 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# CAVLC_G4_0_173 with 33 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# CAVLC_G4_0_152 with 27 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G4_0_152 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 52
[i] area: 1187.728886127472, gates: 483, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G4_0_152.lib; read_verilog /tmp/KV4KHFLQMU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/cavlc//CAVLC_G4_0_152.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KV4KHFLQMU.v
Parsing Verilog input from `/tmp/KV4KHFLQMU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dc2fd6de0b
CPU: user 0.05s system 0.01s, MEM: 19.82 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 483, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 99), ('NAND2X1', 92), ('OAI21X1', 79), ('AOI21X1', 64), ('CAVLC_G2_3_6', 32), ('INVX1', 26), ('CAVLC_G1_0_63', 24), ('NOR3X1', 22), ('NOR2X1', 14), ('CAVLC_G0_0_24', 10), ('PI', 10), ('CAVLC_G4_0_152', 8), ('CAVLC_G3_0_175', 7), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  493  nodes
created networkx graph with  493  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  268.90215373039246
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  269.07353115081787
loadDataAndPreprocess done. time esclaped:  269.073579788208
current AstranArea= 1187.7289000000003
>>> choose the cluster CAVLC_G4_0_152!

saveArea= 44.652900000002546  /  3.623300830960214 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.46579587459564, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//ctrl.lib; read_verilog /tmp/Q644DDFYL6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q644DDFYL6.v
Parsing Verilog input from `/tmp/Q644DDFYL6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 10c0d0d1da
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 18), ('NAND3X1', 14), ('NOR3X1', 10), ('OAI21X1', 9), ('PI', 7), ('NOR2X1', 6), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.01716470718383789
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.037978410720825195
loadDataAndPreprocess done. time esclaped:  0.038011789321899414
originalArea= 237.4657999999999
initial AstranArea= 237.4657999999999
dealing with pattern# CTRL_G0_1_13 with 20 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.23439621925354, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G0_1_13.lib; read_verilog /tmp/K6A8ANGOXU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G0_1_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K6A8ANGOXU.v
Parsing Verilog input from `/tmp/K6A8ANGOXU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 307c0f787c
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 9.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 30% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 17), ('NAND3X1', 12), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_13', 3), ('OR2X2', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8987984657287598
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.9192943572998047
loadDataAndPreprocess done. time esclaped:  0.9193165302276611
current AstranArea= 238.23439999999988
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_21 with 16 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_21 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 243.95139622688293, gates: 107, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G0_1_21.lib; read_verilog /tmp/9W8L8GPGV4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G0_1_21.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9W8L8GPGV4.v
Parsing Verilog input from `/tmp/9W8L8GPGV4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 870b784524
CPU: user 0.02s system 0.00s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 108, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('INVX1', 19), ('AOI21X1', 19), ('NAND3X1', 17), ('OAI21X1', 10), ('PI', 7), ('NOR3X1', 6), ('NOR2X1', 6), ('CTRL_G0_1_21', 5), ('AND2X2', 2), ('const_1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  115  nodes
created networkx graph with  115  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.7153263092041016
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.7335166931152344
loadDataAndPreprocess done. time esclaped:  1.7335405349731445
current AstranArea= 243.9513999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_57 with 11 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_57 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.48529648780823, gates: 100, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G0_1_57.lib; read_verilog /tmp/E91ATPY6V3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G0_1_57.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E91ATPY6V3.v
Parsing Verilog input from `/tmp/E91ATPY6V3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0ec6271b8e
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 101, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 15), ('NAND3X1', 12), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 6), ('CTRL_G0_1_57', 3), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  108  nodes
created networkx graph with  108  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.622685432434082
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.642400026321411
loadDataAndPreprocess done. time esclaped:  2.642423152923584
current AstranArea= 236.48529999999985
>>> choose the cluster CTRL_G0_1_57!

dealing with pattern# CTRL_G1_1_60 with 18 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_1_60 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.31529688835144, gates: 98, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G1_1_60.lib; read_verilog /tmp/UKKY05U7J9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G1_1_60.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UKKY05U7J9.v
Parsing Verilog input from `/tmp/UKKY05U7J9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 56a03b9696
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 13), ('OAI21X1', 9), ('NAND3X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 5), ('CTRL_G1_1_60', 3), ('CTRL_G0_1_57', 3), ('OR2X2', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.4920613765716553
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.5095407962799072
loadDataAndPreprocess done. time esclaped:  3.509564161300659
current AstranArea= 236.31529999999987
>>> choose the cluster CTRL_G1_1_60!

dealing with pattern# CTRL_G2_1_3 with 16 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.69999742507935, gates: 98, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_1_3.lib; read_verilog /tmp/RSOALVYG7Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_1_3.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RSOALVYG7Y.v
Parsing Verilog input from `/tmp/RSOALVYG7Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1d9d800f3b
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 20), ('INVX1', 12), ('NAND3X1', 10), ('OAI21X1', 9), ('NOR3X1', 7), ('PI', 7), ('NOR2X1', 6), ('CTRL_G0_1_57', 5), ('CTRL_G2_1_3', 3), ('CTRL_G1_1_60', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.3492701053619385
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.369471311569214
loadDataAndPreprocess done. time esclaped:  4.3694963455200195
current AstranArea= 236.69999999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G2_1_59 with 14 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# CTRL_G2_1_13_59 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G2_1_13_59 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.31529688835144, gates: 99, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_1_13_59.lib; read_verilog /tmp/0RTWD2W4RR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_1_13_59.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0RTWD2W4RR.v
Parsing Verilog input from `/tmp/0RTWD2W4RR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bf7ed64945
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22), ('AOI21X1', 22), ('INVX1', 14), ('OAI21X1', 9), ('NAND3X1', 9), ('NOR3X1', 7), ('PI', 7), ('NOR2X1', 6), ('CTRL_G1_1_60', 3), ('CTRL_G0_1_57', 3), ('OR2X2', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  107  nodes
created networkx graph with  107  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.18706488609314
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.205793142318726
loadDataAndPreprocess done. time esclaped:  5.2058165073394775
current AstranArea= 236.31529999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G2_1_90 with 9 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&~A&~B ]
dealing with pattern# CTRL_G2_2_16 with 9 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_2_16 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 243.31249606609344, gates: 95, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_2_16.lib; read_verilog /tmp/VTFEAO9W5W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_2_16.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VTFEAO9W5W.v
Parsing Verilog input from `/tmp/VTFEAO9W5W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 826b555072
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 96, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR3X1', 16), ('AOI21X1', 15), ('OAI21X1', 13), ('NAND2X1', 10), ('NAND3X1', 10), ('INVX1', 9), ('NOR2X1', 8), ('PI', 7), ('CTRL_G2_2_16', 4), ('CTRL_G1_1_60', 3), ('OR2X2', 2), ('XOR2X1', 2), ('AND2X2', 2), ('const_1', 1), ('CTRL_G0_1_57', 1)]
creating networkx graph with  103  nodes
created networkx graph with  103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.149257183074951
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.163776636123657
loadDataAndPreprocess done. time esclaped:  6.163801193237305
current AstranArea= 243.31249999999986
>>> area increased after remapping!

dealing with pattern# CTRL_G2_12_51 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_12_51 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 241.17909598350525, gates: 95, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_12_51.lib; read_verilog /tmp/8B2CI7TN38.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_12_51.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8B2CI7TN38.v
Parsing Verilog input from `/tmp/8B2CI7TN38.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 34dcfb666c
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 96, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 17), ('NOR3X1', 16), ('NAND2X1', 11), ('NAND3X1', 11), ('OAI21X1', 10), ('NOR2X1', 9), ('INVX1', 9), ('PI', 7), ('CTRL_G1_1_60', 3), ('CTRL_G2_12_51', 3), ('OR2X2', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1), ('XOR2X1', 1), ('CTRL_G0_1_57', 1)]
creating networkx graph with  103  nodes
created networkx graph with  103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.016363859176636
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.029338836669922
loadDataAndPreprocess done. time esclaped:  7.0293614864349365
current AstranArea= 241.17909999999983
>>> area increased after remapping!

dealing with pattern# CTRL_G2_1_64 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_1_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 235.16359686851501, gates: 98, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_1_64.lib; read_verilog /tmp/XS3GNPGIWP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G2_1_64.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XS3GNPGIWP.v
Parsing Verilog input from `/tmp/XS3GNPGIWP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8c860062b4
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 13), ('NAND3X1', 12), ('NOR3X1', 9), ('OAI21X1', 7), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_60', 2), ('CTRL_G2_1_64', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.849019527435303
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.867701292037964
loadDataAndPreprocess done. time esclaped:  7.867724180221558
current AstranArea= 235.1635999999999
>>> choose the cluster CTRL_G2_1_64!

dealing with pattern# CTRL_G3_1_59 with 16 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# CTRL_G3_1_3 with 16 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.25469756126404, gates: 99, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_1_3.lib; read_verilog /tmp/SJMUCUZDUW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_1_3.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SJMUCUZDUW.v
Parsing Verilog input from `/tmp/SJMUCUZDUW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bd3dbc625d
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23), ('AOI21X1', 23), ('INVX1', 13), ('NAND3X1', 9), ('NOR3X1', 8), ('OAI21X1', 7), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_57', 5), ('CTRL_G1_1_60', 2), ('CTRL_G3_1_3', 2), ('const_1', 1), ('CTRL_G2_1_64', 1), ('XNOR2X1', 1)]
creating networkx graph with  107  nodes
created networkx graph with  107  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.719504594802856
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.738954305648804
loadDataAndPreprocess done. time esclaped:  8.73897671699524
current AstranArea= 237.25469999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G3_1_13_59 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G3_1_13_59 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 235.16359686851501, gates: 99, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_1_13_59.lib; read_verilog /tmp/73CWP6CD6U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_1_13_59.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/73CWP6CD6U.v
Parsing Verilog input from `/tmp/73CWP6CD6U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 19eecb9d8f
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22), ('AOI21X1', 22), ('INVX1', 14), ('NAND3X1', 12), ('OAI21X1', 7), ('NOR3X1', 7), ('PI', 7), ('NOR2X1', 6), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_60', 2), ('CTRL_G2_1_64', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  107  nodes
created networkx graph with  107  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.567068576812744
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.587135314941406
loadDataAndPreprocess done. time esclaped:  9.587159872055054
current AstranArea= 235.1635999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G3_1_34 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_1_34 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 239.81429636478424, gates: 94, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_1_34.lib; read_verilog /tmp/QWFPHK3YSZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_1_34.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QWFPHK3YSZ.v
Parsing Verilog input from `/tmp/QWFPHK3YSZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5dcae0656d
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR3X1', 15), ('NAND2X1', 13), ('AOI21X1', 13), ('OAI21X1', 13), ('NAND3X1', 10), ('INVX1', 8), ('NOR2X1', 7), ('PI', 7), ('CTRL_G3_1_34', 4), ('CTRL_G1_1_60', 3), ('OR2X2', 2), ('XOR2X1', 2), ('AND2X2', 2), ('const_1', 1), ('CTRL_G2_1_64', 1), ('CTRL_G0_1_57', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.427056312561035
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.442024230957031
loadDataAndPreprocess done. time esclaped:  10.4420485496521
current AstranArea= 239.81429999999983
>>> area increased after remapping!

dealing with pattern# CTRL_G3_1_90 with 9 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&~A&~B ]
dealing with pattern# CTRL_G3_1_64 with 7 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# CTRL_G3_12_51 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_12_51 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.9984962940216, gates: 93, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_12_51.lib; read_verilog /tmp/8HLN60XT7M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_12_51.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8HLN60XT7M.v
Parsing Verilog input from `/tmp/8HLN60XT7M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e78f11db4a
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 94, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 17), ('NOR3X1', 15), ('NAND2X1', 11), ('OAI21X1', 10), ('NAND3X1', 10), ('INVX1', 9), ('NOR2X1', 8), ('PI', 7), ('CTRL_G1_1_60', 3), ('CTRL_G3_12_51', 3), ('CTRL_G2_1_64', 2), ('OR2X2', 2), ('const_1', 1), ('XNOR2X1', 1), ('XOR2X1', 1), ('CTRL_G0_1_57', 1)]
creating networkx graph with  101  nodes
created networkx graph with  101  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.316203117370605
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.330838918685913
loadDataAndPreprocess done. time esclaped:  11.33086347579956
current AstranArea= 236.99849999999986
>>> area increased after remapping!

dealing with pattern# CTRL_G3_5_6_28 with 4 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|~B|~C ]
dealing with pattern# CTRL_G3_1_14_64 with 4 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G3_1_14_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 234.78049767017365, gates: 95, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_1_14_64.lib; read_verilog /tmp/TK3I9Y1JHU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G3_1_14_64.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TK3I9Y1JHU.v
Parsing Verilog input from `/tmp/TK3I9Y1JHU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 803949a658
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 96, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('AOI21X1', 21), ('NAND3X1', 12), ('INVX1', 10), ('NOR3X1', 9), ('PI', 7), ('OAI21X1', 5), ('NOR2X1', 5), ('CTRL_G3_1_14_64', 3), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_60', 2), ('CTRL_G2_1_64', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  103  nodes
created networkx graph with  103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.297643184661865
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.312447309494019
loadDataAndPreprocess done. time esclaped:  12.312478065490723
current AstranArea= 234.7804999999999
>>> choose the cluster CTRL_G3_1_14_64!

dealing with pattern# CTRL_G4_1_57 with 16 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# CTRL_G4_1_3 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G4_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 235.3790991306305, gates: 95, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_3.lib; read_verilog /tmp/M4GMUKDJ2M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_3.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M4GMUKDJ2M.v
Parsing Verilog input from `/tmp/M4GMUKDJ2M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 81c7b888e6
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 96, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22), ('AOI21X1', 19), ('NOR3X1', 11), ('INVX1', 8), ('CTRL_G4_1_3', 7), ('PI', 7), ('NAND3X1', 6), ('NOR2X1', 5), ('CTRL_G3_1_14_64', 4), ('OAI21X1', 4), ('CTRL_G1_1_60', 3), ('CTRL_G0_1_57', 3), ('const_1', 1), ('CTRL_G2_1_64', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  103  nodes
created networkx graph with  103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.146434783935547
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.165069103240967
loadDataAndPreprocess done. time esclaped:  13.165092468261719
current AstranArea= 235.37909999999988
>>> area increased after remapping!

dealing with pattern# CTRL_G4_1_15_57 with 10 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_1_15_57 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 234.78049767017365, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_15_57.lib; read_verilog /tmp/9Q52UC7G04.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_15_57.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9Q52UC7G04.v
Parsing Verilog input from `/tmp/9Q52UC7G04.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1fa0ff33a9
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22), ('AOI21X1', 21), ('NAND3X1', 12), ('INVX1', 11), ('NOR3X1', 7), ('PI', 7), ('NOR2X1', 6), ('OAI21X1', 5), ('CTRL_G3_1_14_64', 3), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_60', 2), ('CTRL_G2_1_64', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.990485668182373
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.006964683532715
loadDataAndPreprocess done. time esclaped:  14.006986141204834
current AstranArea= 234.7804999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G4_1_87 with 9 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&~A&~B ]
dealing with pattern# CTRL_G4_1_32 with 9 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G4_1_32 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 239.81429636478424, gates: 94, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_32.lib; read_verilog /tmp/410ZG5YTYR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_32.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/410ZG5YTYR.v
Parsing Verilog input from `/tmp/410ZG5YTYR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3450a89bc9
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR3X1', 15), ('NAND2X1', 13), ('AOI21X1', 13), ('OAI21X1', 13), ('NAND3X1', 10), ('INVX1', 8), ('NOR2X1', 7), ('PI', 7), ('CTRL_G4_1_32', 4), ('CTRL_G1_1_60', 3), ('OR2X2', 2), ('XOR2X1', 2), ('AND2X2', 2), ('const_1', 1), ('CTRL_G2_1_64', 1), ('CTRL_G0_1_57', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.847551584243774
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.862908601760864
loadDataAndPreprocess done. time esclaped:  14.862934827804565
current AstranArea= 239.81429999999983
>>> area increased after remapping!

dealing with pattern# CTRL_G4_1_61 with 6 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# CTRL_G4_14_49 with 5 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G4_14_49 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.87079656124115, gates: 92, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_14_49.lib; read_verilog /tmp/CUVY3ZB8U8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_14_49.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CUVY3ZB8U8.v
Parsing Verilog input from `/tmp/CUVY3ZB8U8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: da72263588
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 93, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 16), ('NOR3X1', 15), ('NAND2X1', 11), ('OAI21X1', 10), ('NAND3X1', 10), ('NOR2X1', 8), ('INVX1', 8), ('PI', 7), ('CTRL_G1_1_60', 3), ('CTRL_G4_14_49', 3), ('CTRL_G2_1_64', 2), ('OR2X2', 2), ('const_1', 1), ('CTRL_G3_1_14_64', 1), ('XNOR2X1', 1), ('XOR2X1', 1), ('CTRL_G0_1_57', 1)]
creating networkx graph with  100  nodes
created networkx graph with  100  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.719560861587524
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.734222173690796
loadDataAndPreprocess done. time esclaped:  15.734245538711548
current AstranArea= 236.87079999999986
>>> area increased after remapping!

dealing with pattern# CTRL_G4_5_6_26 with 4 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|~B|~C ]
dealing with pattern# CTRL_G4_4_8_12_64 with 3 clusters ( size = 4 )
>>> : Synthesis pattern# CTRL_G4_4_8_12_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 234.78049767017365, gates: 95, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_4_8_12_64.lib; read_verilog /tmp/7HN0CNZH51.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_4_8_12_64.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7HN0CNZH51.v
Parsing Verilog input from `/tmp/7HN0CNZH51.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8de19dd077
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 30% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 96, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('AOI21X1', 21), ('NAND3X1', 12), ('INVX1', 10), ('NOR3X1', 9), ('PI', 7), ('OAI21X1', 5), ('NOR2X1', 5), ('CTRL_G3_1_14_64', 3), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_60', 2), ('CTRL_G2_1_64', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  103  nodes
created networkx graph with  103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.568525791168213
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.585851192474365
loadDataAndPreprocess done. time esclaped:  16.58587336540222
current AstranArea= 234.7804999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G4_1_12_87 with 3 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_1_12_87 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.66299736499786, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_12_87.lib; read_verilog /tmp/BW7JAF1L66.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_12_87.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BW7JAF1L66.v
Parsing Verilog input from `/tmp/BW7JAF1L66.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d3c21d8329
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('AOI21X1', 18), ('NAND3X1', 12), ('INVX1', 10), ('NOR3X1', 9), ('PI', 7), ('OAI21X1', 6), ('NOR2X1', 4), ('CTRL_G4_1_12_87', 4), ('CTRL_G3_1_14_64', 3), ('CTRL_G1_1_60', 2), ('CTRL_G2_1_64', 2), ('AND2X2', 2), ('const_1', 1), ('OR2X2', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.420544862747192
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.438965559005737
loadDataAndPreprocess done. time esclaped:  17.438990592956543
current AstranArea= 238.6629999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G4_1_14_49 with 3 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_1_14_49 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 233.88499784469604, gates: 94, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_14_49.lib; read_verilog /tmp/IDOU670R3P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/ctrl//CTRL_G4_1_14_49.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IDOU670R3P.v
Parsing Verilog input from `/tmp/IDOU670R3P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3c505aa41f
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('AOI21X1', 19), ('NAND3X1', 12), ('INVX1', 9), ('NOR3X1', 9), ('PI', 7), ('OAI21X1', 5), ('NOR2X1', 5), ('CTRL_G3_1_14_64', 3), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_60', 2), ('CTRL_G2_1_64', 2), ('CTRL_G4_1_14_49', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.344372510910034
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.361119747161865
loadDataAndPreprocess done. time esclaped:  18.36114263534546
current AstranArea= 233.8849999999999
>>> choose the cluster CTRL_G4_1_14_49!

saveArea= 3.580799999999982  /  1.5079224039840617 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//dec.lib; read_verilog /tmp/J9C6YMUQNT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//dec.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J9C6YMUQNT.v
Parsing Verilog input from `/tmp/J9C6YMUQNT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a5469b223e
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.037615060806274414
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.09201860427856445
loadDataAndPreprocess done. time esclaped:  0.09204244613647461
originalArea= 715.2131999999983
initial AstranArea= 715.2131999999983
dealing with pattern# DEC_G0_3_7 with 319 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.9675779342651, gates: 312, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_3_7.lib; read_verilog /tmp/LJTJAEJLU0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LJTJAEJLU0.v
Parsing Verilog input from `/tmp/LJTJAEJLU0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a67267f5e7
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 312, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 24), ('NOR3X1', 12), ('INVX1', 8), ('NAND3X1', 8), ('PI', 8)]
creating networkx graph with  320  nodes
created networkx graph with  320  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.6645908355712891
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.7290456295013428
loadDataAndPreprocess done. time esclaped:  0.7290692329406738
current AstranArea= 718.9675999999982
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3_7 with 160 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G0_0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_0_3_7.lib; read_verilog /tmp/MQ8XEDTLQO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MQ8XEDTLQO.v
Parsing Verilog input from `/tmp/MQ8XEDTLQO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2cf65aa2e5
CPU: user 0.03s system 0.01s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.2745068073272705
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.3287322521209717
loadDataAndPreprocess done. time esclaped:  1.3287630081176758
current AstranArea= 715.2131999999983
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_2 with 11 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_1_2 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_1_2.lib; read_verilog /tmp/YKRM4CPS5M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_1_2.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YKRM4CPS5M.v
Parsing Verilog input from `/tmp/YKRM4CPS5M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a3cc185a0b
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.7945995330810547
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.8491382598876953
loadDataAndPreprocess done. time esclaped:  1.84916090965271
current AstranArea= 715.2131999999983
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_102 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 720.8447771072388, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_0_102.lib; read_verilog /tmp/DPUXTXKFBO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_0_102.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DPUXTXKFBO.v
Parsing Verilog input from `/tmp/DPUXTXKFBO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: efcf4f38e2
CPU: user 0.03s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND3X1', 16), ('NAND2X1', 12), ('INVX1', 8), ('OR2X2', 8), ('PI', 8), ('NOR3X1', 6)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.2343103885650635
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.377152681350708
loadDataAndPreprocess done. time esclaped:  2.377213478088379
current AstranArea= 720.8447999999981
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 857.3695833683014, gates: 324, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_0_3.lib; read_verilog /tmp/3NXTB1QGZQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_0_3.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3NXTB1QGZQ.v
Parsing Verilog input from `/tmp/3NXTB1QGZQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 723c13db62
CPU: user 0.03s system 0.01s, MEM: 18.15 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 324, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 198), ('NOR2X1', 70), ('NOR3X1', 26), ('NAND3X1', 10), ('DEC_G0_0_3', 8), ('PI', 8), ('NAND2X1', 6), ('INVX1', 4), ('OR2X2', 2)]
creating networkx graph with  332  nodes
created networkx graph with  332  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.760680913925171
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.786579132080078
loadDataAndPreprocess done. time esclaped:  2.7866015434265137
current AstranArea= 857.3695999999973
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_64_65 with 4 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G0_1_64_65 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.9675779342651, gates: 312, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_1_64_65.lib; read_verilog /tmp/TR1HW45K7R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_1_64_65.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TR1HW45K7R.v
Parsing Verilog input from `/tmp/TR1HW45K7R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ceae0d84ab
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 312, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 24), ('NOR3X1', 12), ('INVX1', 8), ('NAND3X1', 8), ('PI', 8)]
creating networkx graph with  320  nodes
created networkx graph with  320  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.187115430831909
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.252398729324341
loadDataAndPreprocess done. time esclaped:  3.2524220943450928
current AstranArea= 718.9675999999982
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_101 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_1_101 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_1_101.lib; read_verilog /tmp/GRSLADMK69.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G0_1_101.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GRSLADMK69.v
Parsing Verilog input from `/tmp/GRSLADMK69.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 914ec27923
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.6294047832489014
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.6430845260620117
loadDataAndPreprocess done. time esclaped:  3.6431069374084473
current AstranArea= 705.7425999999982
>>> choose the cluster DEC_G0_1_101!

dealing with pattern# DEC_G1_6_7 with 64 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G1_6_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.542977809906, gates: 308, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G1_6_7.lib; read_verilog /tmp/UEKRG91X1K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G1_6_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UEKRG91X1K.v
Parsing Verilog input from `/tmp/UEKRG91X1K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c4308d54bf
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 308, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 16), ('NAND2X1', 16), ('PI', 8), ('DEC_G1_6_7', 6), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  316  nodes
created networkx graph with  316  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.20680570602417
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.252666711807251
loadDataAndPreprocess done. time esclaped:  4.252697944641113
current AstranArea= 718.5429999999983
>>> area increased after remapping!

dealing with pattern# DEC_G1_0_164_165 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_164_165 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G1_0_164_165.lib; read_verilog /tmp/YSBD962E3P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G1_0_164_165.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YSBD962E3P.v
Parsing Verilog input from `/tmp/YSBD962E3P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 62fc34cafa
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.727404832839966
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.740987062454224
loadDataAndPreprocess done. time esclaped:  4.7410078048706055
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G1_0_3 with 26 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G1_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G1_0_3.lib; read_verilog /tmp/7YG6YGU5PY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G1_0_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7YG6YGU5PY.v
Parsing Verilog input from `/tmp/7YG6YGU5PY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b8948f50f3
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.1337573528289795
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.147580862045288
loadDataAndPreprocess done. time esclaped:  5.147602796554565
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G1_0_1_3 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G1_0_1_3.lib; read_verilog /tmp/X3KZW5ZPY6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G1_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X3KZW5ZPY6.v
Parsing Verilog input from `/tmp/X3KZW5ZPY6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 41e757f540
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.545910358428955
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.559749603271484
loadDataAndPreprocess done. time esclaped:  5.5597710609436035
current AstranArea= 705.7425999999982
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|1110 ] 4 <<< 302
dealing with pattern# DEC_G2_6_7 with 64 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G2_6_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.542977809906, gates: 308, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G2_6_7.lib; read_verilog /tmp/G5ZGKIU3VK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G2_6_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G5ZGKIU3VK.v
Parsing Verilog input from `/tmp/G5ZGKIU3VK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9bc7e28b7c
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 308, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 16), ('NAND2X1', 16), ('PI', 8), ('DEC_G2_6_7', 6), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  316  nodes
created networkx graph with  316  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.021448612213135
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.147879123687744
loadDataAndPreprocess done. time esclaped:  6.1479270458221436
current AstranArea= 718.5429999999983
>>> area increased after remapping!

dealing with pattern# DEC_G2_0_164_165 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G2_0_164_165 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G2_0_164_165.lib; read_verilog /tmp/PSI681JGLZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G2_0_164_165.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PSI681JGLZ.v
Parsing Verilog input from `/tmp/PSI681JGLZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a8dea3b466
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.615605354309082
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.629237174987793
loadDataAndPreprocess done. time esclaped:  6.629258394241333
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G2_0_3 with 26 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G2_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G2_0_3.lib; read_verilog /tmp/IC2GI40C1B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G2_0_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IC2GI40C1B.v
Parsing Verilog input from `/tmp/IC2GI40C1B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e283442d7a
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.019841909408569
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.033515691757202
loadDataAndPreprocess done. time esclaped:  7.033538103103638
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G2_0_1_3 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G2_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G2_0_1_3.lib; read_verilog /tmp/U0MYKLYI2V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G2_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U0MYKLYI2V.v
Parsing Verilog input from `/tmp/U0MYKLYI2V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1b2b22a9a7
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.432747840881348
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.447012424468994
loadDataAndPreprocess done. time esclaped:  7.447035312652588
current AstranArea= 705.7425999999982
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|1110 ] 4 <<< 302
dealing with pattern# DEC_G3_6_7 with 64 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G3_6_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.542977809906, gates: 308, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G3_6_7.lib; read_verilog /tmp/0PFQ1YROPR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G3_6_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0PFQ1YROPR.v
Parsing Verilog input from `/tmp/0PFQ1YROPR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ceca8c9575
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 308, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 16), ('NAND2X1', 16), ('PI', 8), ('DEC_G3_6_7', 6), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  316  nodes
created networkx graph with  316  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.917226314544678
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.04525113105774
loadDataAndPreprocess done. time esclaped:  8.04530119895935
current AstranArea= 718.5429999999983
>>> area increased after remapping!

dealing with pattern# DEC_G3_0_164_165 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G3_0_164_165 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G3_0_164_165.lib; read_verilog /tmp/DLFPFIZ9TV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G3_0_164_165.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DLFPFIZ9TV.v
Parsing Verilog input from `/tmp/DLFPFIZ9TV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 437e2d1223
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.511368989944458
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.525709867477417
loadDataAndPreprocess done. time esclaped:  8.525730848312378
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G3_0_3 with 26 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G3_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G3_0_3.lib; read_verilog /tmp/95KX21BWGJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G3_0_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/95KX21BWGJ.v
Parsing Verilog input from `/tmp/95KX21BWGJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c16d88126a
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.915528774261475
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.92988920211792
loadDataAndPreprocess done. time esclaped:  8.929911136627197
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G3_0_1_3 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G3_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G3_0_1_3.lib; read_verilog /tmp/EA60N5XCZM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G3_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EA60N5XCZM.v
Parsing Verilog input from `/tmp/EA60N5XCZM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1b9aa5cdc3
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.328726530075073
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.343080282211304
loadDataAndPreprocess done. time esclaped:  9.343101739883423
current AstranArea= 705.7425999999982
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|1110 ] 4 <<< 302
dealing with pattern# DEC_G4_6_7 with 64 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G4_6_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.542977809906, gates: 308, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G4_6_7.lib; read_verilog /tmp/43757D7N6E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G4_6_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/43757D7N6E.v
Parsing Verilog input from `/tmp/43757D7N6E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 59978453d1
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 308, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 16), ('NAND2X1', 16), ('PI', 8), ('DEC_G4_6_7', 6), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  316  nodes
created networkx graph with  316  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.801400184631348
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.845045566558838
loadDataAndPreprocess done. time esclaped:  9.845075368881226
current AstranArea= 718.5429999999983
>>> area increased after remapping!

dealing with pattern# DEC_G4_0_164_165 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G4_0_164_165 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G4_0_164_165.lib; read_verilog /tmp/J7E0EW0XQ6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G4_0_164_165.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J7E0EW0XQ6.v
Parsing Verilog input from `/tmp/J7E0EW0XQ6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b9a643d35f
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.389053583145142
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.403404235839844
loadDataAndPreprocess done. time esclaped:  10.4034264087677
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G4_0_3 with 26 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G4_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G4_0_3.lib; read_verilog /tmp/XZOFBSZJOB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G4_0_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XZOFBSZJOB.v
Parsing Verilog input from `/tmp/XZOFBSZJOB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7b60f579b7
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.794718980789185
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.809044122695923
loadDataAndPreprocess done. time esclaped:  10.809067010879517
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G4_0_1_3 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G4_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G4_0_1_3.lib; read_verilog /tmp/YC2U2BRNZF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/dec//DEC_G4_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YC2U2BRNZF.v
Parsing Verilog input from `/tmp/YC2U2BRNZF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cf495fd70e
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.206206560134888
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.220696926116943
loadDataAndPreprocess done. time esclaped:  11.220719575881958
current AstranArea= 705.7425999999982
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|1110 ] 4 <<< 302
saveArea= 9.470600000000104  /  1.3241645987518305 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 109675.87715125084, gates: 42220, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//div.lib; read_verilog /tmp/BUZT3C8XAL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//div.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BUZT3C8XAL.v
Parsing Verilog input from `/tmp/BUZT3C8XAL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f5a80e324e
CPU: user 3.27s system 0.12s, MEM: 354.43 MB total, 345.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 42220, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12029), ('XNOR2X1', 7303), ('INVX1', 7241), ('AOI21X1', 5458), ('OAI21X1', 5216), ('NAND3X1', 2071), ('NOR2X1', 1619), ('AND2X2', 694), ('NOR3X1', 285), ('XOR2X1', 160), ('OR2X2', 144), ('PI', 128)]
creating networkx graph with  42348  nodes
created networkx graph with  42348  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.713263511657715
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.33131718635559
loadDataAndPreprocess done. time esclaped:  15.33137035369873
originalArea= 109675.87930000092
initial AstranArea= 109675.87930000092
dealing with pattern# DIV_G0_202_203 with 11468 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G0_202_203 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 90596.330727458, gates: 30236, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G0_202_203.lib; read_verilog /tmp/3ND35T3IBL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G0_202_203.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3ND35T3IBL.v
Parsing Verilog input from `/tmp/3ND35T3IBL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 806ed0c8ae
CPU: user 2.39s system 0.08s, MEM: 265.24 MB total, 258.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30236, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 6863), ('XNOR2X1', 6347), ('DIV_G0_202_203', 4958), ('AOI21X1', 2431), ('AND2X2', 2176), ('OAI21X1', 1812), ('NAND3X1', 1548), ('INVX1', 1264), ('NOR2X1', 1063), ('XOR2X1', 916), ('OR2X2', 668), ('NOR3X1', 190), ('PI', 128)]
creating networkx graph with  30364  nodes
created networkx graph with  30364  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  44.906240701675415
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  49.57897663116455
loadDataAndPreprocess done. time esclaped:  49.57902145385742
current AstranArea= 90596.33229999118
>>> choose the cluster DIV_G0_202_203!

dealing with pattern# DIV_G1_0_14287 with 2726 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_0_14287 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 89406.95687699318, gates: 30419, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G1_0_14287.lib; read_verilog /tmp/2ULOU1ICD2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G1_0_14287.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2ULOU1ICD2.v
Parsing Verilog input from `/tmp/2ULOU1ICD2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 380a4af081
CPU: user 2.41s system 0.10s, MEM: 266.25 MB total, 259.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30419, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7415), ('XNOR2X1', 5915), ('DIV_G0_202_203', 4969), ('AOI21X1', 2416), ('OAI21X1', 1725), ('NAND3X1', 1482), ('DIV_G1_0_14287', 1469), ('INVX1', 1397), ('XOR2X1', 1344), ('AND2X2', 1247), ('NOR2X1', 845), ('NOR3X1', 194), ('PI', 128), ('OR2X2', 1)]
creating networkx graph with  30547  nodes
created networkx graph with  30547  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  67.7890739440918
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  72.48842787742615
loadDataAndPreprocess done. time esclaped:  72.48847913742065
current AstranArea= 89406.95819999541
>>> choose the cluster DIV_G1_0_14287!

dealing with pattern# DIV_G2_0_14433 with 2924 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# DIV_G2_210_211 with 2795 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# DIV_G2_381_432 with 1977 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G2_381_432 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87568.00275444984, gates: 29481, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G2_381_432.lib; read_verilog /tmp/TOUPUWDTQV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G2_381_432.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TOUPUWDTQV.v
Parsing Verilog input from `/tmp/TOUPUWDTQV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3dc035d396
CPU: user 2.29s system 0.11s, MEM: 258.70 MB total, 252.14 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29481, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7093), ('XNOR2X1', 5485), ('DIV_G0_202_203', 5248), ('AOI21X1', 2223), ('XOR2X1', 1705), ('OAI21X1', 1518), ('NAND3X1', 1464), ('DIV_G1_0_14287', 1444), ('INVX1', 1363), ('AND2X2', 999), ('NOR2X1', 635), ('NOR3X1', 200), ('PI', 128), ('DIV_G2_381_432', 100), ('OR2X2', 4)]
creating networkx graph with  29609  nodes
created networkx graph with  29609  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  89.54786729812622
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  94.86174368858337
loadDataAndPreprocess done. time esclaped:  94.86179947853088
current AstranArea= 87568.00399999699
>>> choose the cluster DIV_G2_381_432!

dealing with pattern# DIV_G3_0_13487 with 3095 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# DIV_G3_179_180 with 2489 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# DIV_G3_346_448 with 1703 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_346_448 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87568.00275444984, gates: 29481, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G3_346_448.lib; read_verilog /tmp/YEZLSFJKQA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G3_346_448.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YEZLSFJKQA.v
Parsing Verilog input from `/tmp/YEZLSFJKQA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b235f2d85d
CPU: user 2.30s system 0.12s, MEM: 258.70 MB total, 252.13 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29481, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7093), ('XNOR2X1', 5485), ('DIV_G0_202_203', 5248), ('AOI21X1', 2223), ('XOR2X1', 1705), ('OAI21X1', 1518), ('NAND3X1', 1464), ('DIV_G1_0_14287', 1444), ('INVX1', 1363), ('AND2X2', 999), ('NOR2X1', 635), ('NOR3X1', 200), ('PI', 128), ('DIV_G2_381_432', 100), ('OR2X2', 4)]
creating networkx graph with  29609  nodes
created networkx graph with  29609  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  112.02593207359314
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  117.35638809204102
loadDataAndPreprocess done. time esclaped:  117.35643982887268
current AstranArea= 87568.00399999699
>>> area increased after remapping!

dealing with pattern# DIV_G3_378_422 with 1561 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&B&C)|(A&~B&~C)|(B&~A&~C)|(C&~A&~B) ]
dealing with pattern# DIV_G3_0_27247 with 1367 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_0_27247 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87471.42796003819, gates: 29388, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G3_0_27247.lib; read_verilog /tmp/CDEYZ13WWJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G3_0_27247.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CDEYZ13WWJ.v
Parsing Verilog input from `/tmp/CDEYZ13WWJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2db111f664
CPU: user 2.30s system 0.10s, MEM: 258.08 MB total, 251.52 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29388, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7067), ('XNOR2X1', 5482), ('DIV_G0_202_203', 5267), ('AOI21X1', 2215), ('XOR2X1', 1715), ('OAI21X1', 1494), ('DIV_G1_0_14287', 1429), ('NAND3X1', 1423), ('INVX1', 1302), ('AND2X2', 982), ('NOR2X1', 649), ('NOR3X1', 195), ('PI', 128), ('DIV_G2_381_432', 99), ('DIV_G3_0_27247', 65), ('OR2X2', 4)]
creating networkx graph with  29516  nodes
created networkx graph with  29516  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  124.95997834205627
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  129.79386806488037
loadDataAndPreprocess done. time esclaped:  129.7939121723175
current AstranArea= 87471.42919999702
>>> choose the cluster DIV_G3_0_27247!

dealing with pattern# DIV_G4_0_13456 with 3102 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# DIV_G4_263_266 with 2591 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# DIV_G4_340_445 with 1711 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G4_340_445 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87471.42796003819, gates: 29388, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G4_340_445.lib; read_verilog /tmp/05RF2X8P4V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G4_340_445.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/05RF2X8P4V.v
Parsing Verilog input from `/tmp/05RF2X8P4V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 214a9f2f5d
CPU: user 2.32s system 0.08s, MEM: 258.08 MB total, 251.52 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29388, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7067), ('XNOR2X1', 5482), ('DIV_G0_202_203', 5267), ('AOI21X1', 2215), ('XOR2X1', 1715), ('OAI21X1', 1494), ('DIV_G1_0_14287', 1429), ('NAND3X1', 1423), ('INVX1', 1302), ('AND2X2', 982), ('NOR2X1', 649), ('NOR3X1', 195), ('PI', 128), ('DIV_G2_381_432', 99), ('DIV_G3_0_27247', 65), ('OR2X2', 4)]
creating networkx graph with  29516  nodes
created networkx graph with  29516  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  147.6633882522583
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  152.0917947292328
loadDataAndPreprocess done. time esclaped:  152.09184885025024
current AstranArea= 87471.42919999702
>>> area increased after remapping!

dealing with pattern# DIV_G4_373_419 with 1563 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&B&C)|(A&~B&~C)|(B&~A&~C)|(C&~A&~B) ]
dealing with pattern# DIV_G4_0_29120_29371 with 1344 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G4_0_29120_29371 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 86576.50363457203, gates: 28632, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G4_0_29120_29371.lib; read_verilog /tmp/1UPF1BNWA1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/div//DIV_G4_0_29120_29371.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1UPF1BNWA1.v
Parsing Verilog input from `/tmp/1UPF1BNWA1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 93014a54b7
CPU: user 2.22s system 0.12s, MEM: 253.66 MB total, 247.09 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28632, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7092), ('XNOR2X1', 5475), ('DIV_G0_202_203', 5153), ('AOI21X1', 2223), ('XOR2X1', 1716), ('DIV_G1_0_14287', 1419), ('NAND3X1', 1411), ('AND2X2', 976), ('DIV_G4_0_29120_29371', 843), ('OAI21X1', 765), ('NOR2X1', 646), ('INVX1', 545), ('NOR3X1', 194), ('PI', 128), ('DIV_G2_381_432', 99), ('DIV_G3_0_27247', 70), ('OR2X2', 5)]
creating networkx graph with  28760  nodes
created networkx graph with  28760  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  159.5917568206787
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  164.10810613632202
loadDataAndPreprocess done. time esclaped:  164.10815620422363
current AstranArea= 86576.50479999806
>>> choose the cluster DIV_G4_0_29120_29371!

saveArea= 23099.374500002858  /  21.061490135691727 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 40
[i] area: 505147.9388023615, gates: 187027, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//hyp.lib; read_verilog /tmp/150RLE54O4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//hyp.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/150RLE54O4.v
Parsing Verilog input from `/tmp/150RLE54O4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3242c3d5a6
CPU: user 15.84s system 0.56s, MEM: 1518.00 MB total, 1503.69 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (14 sec), 8% 2x write_blif (1 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 187027, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 50473), ('INVX1', 27624), ('XNOR2X1', 24670), ('OAI21X1', 19605), ('NAND3X1', 18228), ('XOR2X1', 16393), ('AOI21X1', 14767), ('NOR2X1', 8170), ('NOR3X1', 4205), ('OR2X2', 1662), ('AND2X2', 1230), ('PI', 256)]
creating networkx graph with  187283  nodes
created networkx graph with  187283  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  26.398800134658813
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  81.95706391334534
loadDataAndPreprocess done. time esclaped:  81.95712685585022
originalArea= 505059.72139943094
initial AstranArea= 505059.72139943094
dealing with pattern# HYP_G0_4_54564 with 19539 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G0_4_54564 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 40
[i] area: 462672.3318208456, gates: 159776, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G0_4_54564.lib; read_verilog /tmp/60G1Y5C2GX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G0_4_54564.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/60G1Y5C2GX.v
Parsing Verilog input from `/tmp/60G1Y5C2GX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1bbe372631
CPU: user 13.38s system 0.51s, MEM: 1320.46 MB total, 1303.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 159776, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 30600), ('XNOR2X1', 23044), ('INVX1', 19338), ('XOR2X1', 18083), ('OAI21X1', 15641), ('NAND3X1', 12958), ('AOI21X1', 11935), ('NOR2X1', 10528), ('HYP_G0_4_54564', 9627), ('NOR3X1', 4226), ('AND2X2', 1939), ('OR2X2', 1857), ('PI', 256)]
creating networkx graph with  160032  nodes
created networkx graph with  160032  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  301.0814096927643
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  339.6710524559021
loadDataAndPreprocess done. time esclaped:  339.67111825942993
current AstranArea= 462598.19259970484
>>> choose the cluster HYP_G0_4_54564!

dealing with pattern# HYP_G1_5_7 with 11504 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_5_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 40
[i] area: 446903.3934504986, gates: 150928, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G1_5_7.lib; read_verilog /tmp/DG9WKJMZX6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G1_5_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DG9WKJMZX6.v
Parsing Verilog input from `/tmp/DG9WKJMZX6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e4a92cf31d
CPU: user 12.80s system 0.46s, MEM: 1266.71 MB total, 1248.06 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 150928, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23197), ('INVX1', 21972), ('OAI21X1', 15760), ('XNOR2X1', 13966), ('HYP_G1_5_7', 13525), ('XOR2X1', 12758), ('NAND3X1', 12625), ('AOI21X1', 11613), ('HYP_G0_4_54564', 9814), ('NOR2X1', 7092), ('NOR3X1', 3976), ('OR2X2', 2827), ('AND2X2', 1803), ('PI', 256)]
creating networkx graph with  151184  nodes
created networkx graph with  151184  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  516.1240854263306
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  541.4350147247314
loadDataAndPreprocess done. time esclaped:  541.4350826740265
current AstranArea= 446867.73589951685
>>> choose the cluster HYP_G1_5_7!

dealing with pattern# HYP_G2_7_10 with 8232 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G2_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 445243.49837195873, gates: 149367, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G2_7_10.lib; read_verilog /tmp/F465TFVH20.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G2_7_10.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F465TFVH20.v
Parsing Verilog input from `/tmp/F465TFVH20.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1b98160551
CPU: user 12.74s system 0.50s, MEM: 1256.56 MB total, 1237.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 149367, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23252), ('INVX1', 20513), ('OAI21X1', 14419), ('XNOR2X1', 14180), ('HYP_G1_5_7', 13329), ('XOR2X1', 12944), ('NAND3X1', 12559), ('AOI21X1', 11462), ('HYP_G0_4_54564', 9063), ('NOR2X1', 6989), ('NOR3X1', 3952), ('OR2X2', 2860), ('HYP_G2_7_10', 2142), ('AND2X2', 1703), ('PI', 256)]
creating networkx graph with  149623  nodes
created networkx graph with  149623  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  682.7110531330109
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  711.270271062851
loadDataAndPreprocess done. time esclaped:  711.2703351974487
current AstranArea= 445209.7178995141
>>> choose the cluster HYP_G2_7_10!

dealing with pattern# HYP_G3_32_33 with 7460 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_32_33 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 443451.1306965351, gates: 146785, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G3_32_33.lib; read_verilog /tmp/9UNFSPY24H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G3_32_33.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9UNFSPY24H.v
Parsing Verilog input from `/tmp/9UNFSPY24H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e32d0eced4
CPU: user 12.40s system 0.53s, MEM: 1240.60 MB total, 1221.84 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (11 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 146785, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23139), ('INVX1', 18011), ('OAI21X1', 14479), ('XNOR2X1', 14183), ('HYP_G1_5_7', 13284), ('XOR2X1', 12992), ('AOI21X1', 11491), ('NAND3X1', 9976), ('HYP_G0_4_54564', 8960), ('NOR2X1', 7002), ('NOR3X1', 3962), ('OR2X2', 2840), ('HYP_G3_32_33', 2608), ('HYP_G2_7_10', 2135), ('AND2X2', 1723), ('PI', 256)]
creating networkx graph with  147041  nodes
created networkx graph with  147041  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  845.4597578048706
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  872.7895636558533
loadDataAndPreprocess done. time esclaped:  872.7896308898926
current AstranArea= 443406.0866995308
>>> choose the cluster HYP_G3_32_33!

dealing with pattern# HYP_G4_10_2783 with 7410 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# HYP_G4_0_363 with 6710 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&B&C)|(~A&~B)|(~A&~C) ]
dealing with pattern# HYP_G4_98_582 with 5653 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G4_98_582 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 415141.6256904602, gates: 135336, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G4_98_582.lib; read_verilog /tmp/5RAU2WZOLX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/hyp//HYP_G4_98_582.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5RAU2WZOLX.v
Parsing Verilog input from `/tmp/5RAU2WZOLX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 968d610af5
CPU: user 11.72s system 0.48s, MEM: 1165.59 MB total, 1143.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (11 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 135336, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22652), ('INVX1', 17282), ('OAI21X1', 14319), ('HYP_G4_98_582', 11412), ('HYP_G1_5_7', 10705), ('AOI21X1', 10660), ('NAND3X1', 9562), ('HYP_G0_4_54564', 9118), ('NOR2X1', 7261), ('XNOR2X1', 5506), ('NOR3X1', 3968), ('OR2X2', 2889), ('HYP_G3_32_33', 2740), ('HYP_G2_7_10', 2679), ('XOR2X1', 2645), ('AND2X2', 1938), ('PI', 256)]
creating networkx graph with  135592  nodes
created networkx graph with  135592  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1003.7077214717865
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1021.5939319133759
loadDataAndPreprocess done. time esclaped:  1021.5939998626709
current AstranArea= 415107.83989949815
>>> choose the cluster HYP_G4_98_582!

saveArea= 89951.88149993279  /  17.810147530809243 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2461.947753548622, gates: 1094, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//i2c.lib; read_verilog /tmp/UM6EMDUZOE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//i2c.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UM6EMDUZOE.v
Parsing Verilog input from `/tmp/UM6EMDUZOE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d3aa42a0e9
CPU: user 0.07s system 0.01s, MEM: 24.91 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1095, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 248), ('NAND2X1', 225), ('INVX1', 186), ('PI', 147), ('OAI21X1', 119), ('AOI21X1', 106), ('NOR3X1', 104), ('NOR2X1', 60), ('AND2X2', 15), ('BUFX2', 14), ('OR2X2', 14), ('XOR2X1', 2), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  1242  nodes
created networkx graph with  1242  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.1078646183013916
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2805051803588867
loadDataAndPreprocess done. time esclaped:  0.2805459499359131
originalArea= 2461.9478000000026
initial AstranArea= 2461.9478000000026
dealing with pattern# I2C_G0_15_66 with 336 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G0_15_66 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 6
[i] area: 2423.0054599046707, gates: 1045, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G0_15_66.lib; read_verilog /tmp/D1JZCVF5S4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G0_15_66.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D1JZCVF5S4.v
Parsing Verilog input from `/tmp/D1JZCVF5S4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5e97f2207d
CPU: user 0.08s system 0.00s, MEM: 24.58 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 230), ('NAND3X1', 202), ('PI', 147), ('INVX1', 141), ('OAI21X1', 119), ('NOR3X1', 108), ('AOI21X1', 105), ('NOR2X1', 54), ('I2C_G0_15_66', 44), ('BUFX2', 14), ('OR2X2', 13), ('AND2X2', 12), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  1193  nodes
created networkx graph with  1193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.477054357528687
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.62906002998352
loadDataAndPreprocess done. time esclaped:  8.629098176956177
current AstranArea= 2418.312499999999
>>> choose the cluster I2C_G0_15_66!

dealing with pattern# I2C_G1_15_80 with 253 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# I2C_G1_15_17 with 145 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G1_15_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 6
[i] area: 2410.552267432213, gates: 1054, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G1_15_17.lib; read_verilog /tmp/4ELK99Z4CO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G1_15_17.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4ELK99Z4CO.v
Parsing Verilog input from `/tmp/4ELK99Z4CO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dc84cabd10
CPU: user 0.08s system 0.01s, MEM: 24.72 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1055, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 247), ('NAND3X1', 184), ('PI', 147), ('INVX1', 140), ('NOR3X1', 119), ('OAI21X1', 112), ('AOI21X1', 105), ('I2C_G1_15_17', 45), ('NOR2X1', 38), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 11), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1202  nodes
created networkx graph with  1202  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.688848972320557
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.84784960746765
loadDataAndPreprocess done. time esclaped:  16.84788680076599
current AstranArea= 2408.205799999995
>>> choose the cluster I2C_G1_15_17!

dealing with pattern# I2C_G2_15_79 with 236 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# I2C_G2_15_17 with 161 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# I2C_G2_15_21_146 with 86 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G2_15_21_146 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 6
[i] area: 2396.4317675828934, gates: 1046, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G2_15_21_146.lib; read_verilog /tmp/EBFUHA47RU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G2_15_21_146.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EBFUHA47RU.v
Parsing Verilog input from `/tmp/EBFUHA47RU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 148fc37604
CPU: user 0.08s system 0.01s, MEM: 24.57 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1047, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 242), ('NAND3X1', 187), ('PI', 147), ('INVX1', 137), ('OAI21X1', 112), ('NOR3X1', 111), ('AOI21X1', 106), ('I2C_G1_15_17', 44), ('NOR2X1', 41), ('I2C_G0_15_66', 24), ('I2C_G2_15_21_146', 17), ('BUFX2', 14), ('AND2X2', 8), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  1194  nodes
created networkx graph with  1194  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  24.80616593360901
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  24.96487593650818
loadDataAndPreprocess done. time esclaped:  24.96492624282837
current AstranArea= 2394.085299999996
>>> choose the cluster I2C_G2_15_21_146!

dealing with pattern# I2C_G3_15_65 with 246 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# I2C_G3_16_608 with 156 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# I2C_G3_15_16_65 with 91 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ B|C|~A ]
dealing with pattern# I2C_G3_97_122 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G3_97_122 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 6
[i] area: 2383.8516677618027, gates: 1026, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G3_97_122.lib; read_verilog /tmp/BRNKXA0CBI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G3_97_122.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BRNKXA0CBI.v
Parsing Verilog input from `/tmp/BRNKXA0CBI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0fe95c6f29
CPU: user 0.08s system 0.00s, MEM: 24.50 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1027, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 202), ('NAND3X1', 192), ('PI', 147), ('INVX1', 133), ('NOR3X1', 107), ('OAI21X1', 106), ('AOI21X1', 101), ('NOR2X1', 49), ('I2C_G1_15_17', 44), ('I2C_G3_97_122', 27), ('I2C_G0_15_66', 21), ('I2C_G2_15_21_146', 19), ('BUFX2', 14), ('AND2X2', 8), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  1174  nodes
created networkx graph with  1174  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  32.956268548965454
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.107937812805176
loadDataAndPreprocess done. time esclaped:  33.107975244522095
current AstranArea= 2381.5051999999982
>>> choose the cluster I2C_G3_97_122!

dealing with pattern# I2C_G4_15_60 with 253 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# I2C_G4_16_593 with 136 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# I2C_G4_15_16_60 with 90 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ B|C|~A ]
dealing with pattern# I2C_G4_15_149_150 with 54 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G4_15_149_150 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 6
[i] area: 2371.5812762975693, gates: 988, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G4_15_149_150.lib; read_verilog /tmp/TX84089IC8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/i2c//I2C_G4_15_149_150.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TX84089IC8.v
Parsing Verilog input from `/tmp/TX84089IC8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9375c16278
CPU: user 0.07s system 0.01s, MEM: 24.24 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 989, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 211), ('PI', 147), ('NAND3X1', 146), ('OAI21X1', 112), ('INVX1', 96), ('AOI21X1', 93), ('I2C_G4_15_149_150', 90), ('NOR3X1', 79), ('NOR2X1', 39), ('I2C_G1_15_17', 39), ('I2C_G3_97_122', 26), ('I2C_G0_15_66', 24), ('BUFX2', 14), ('AND2X2', 10), ('I2C_G2_15_21_146', 6), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  1136  nodes
created networkx graph with  1136  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  41.03826308250427
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  41.15819478034973
loadDataAndPreprocess done. time esclaped:  41.15822958946228
current AstranArea= 2368.5092999999956
>>> choose the cluster I2C_G4_15_149_150!

saveArea= 93.43850000000702  /  3.795307926512777 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 420.492791891098, gates: 182, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//int2float.lib; read_verilog /tmp/Q1672HC4GT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//int2float.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q1672HC4GT.v
Parsing Verilog input from `/tmp/Q1672HC4GT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 05642799a9
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 182, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 51), ('NAND2X1', 37), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 23), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('XOR2X1', 1)]
creating networkx graph with  193  nodes
created networkx graph with  193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.028897523880004883
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.05790543556213379
loadDataAndPreprocess done. time esclaped:  0.05792856216430664
originalArea= 420.4928000000002
initial AstranArea= 420.4928000000002
dealing with pattern# INT2FLOAT_G0_0_46 with 56 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G0_0_46 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 416.39839255809784, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G0_0_46.lib; read_verilog /tmp/UJSF429PKW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G0_0_46.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UJSF429PKW.v
Parsing Verilog input from `/tmp/UJSF429PKW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 917946c99b
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 46), ('NAND2X1', 35), ('OAI21X1', 29), ('AOI21X1', 23), ('INVX1', 18), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('INT2FLOAT_G0_0_46', 6), ('XOR2X1', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.7152884006500244
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.7421588897705078
loadDataAndPreprocess done. time esclaped:  0.7421817779541016
current AstranArea= 416.3984000000003
>>> choose the cluster INT2FLOAT_G0_0_46!

dealing with pattern# INT2FLOAT_G1_0_40 with 45 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# INT2FLOAT_G1_0_62 with 23 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G1_0_62 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 415.1189932823181, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G1_0_62.lib; read_verilog /tmp/3POEJ4M46L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G1_0_62.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3POEJ4M46L.v
Parsing Verilog input from `/tmp/3POEJ4M46L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: af43108fe0
CPU: user 0.02s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('NAND2X1', 36), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 16), ('PI', 11), ('NOR3X1', 10), ('NOR2X1', 7), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G0_0_46', 5), ('XOR2X1', 1), ('AND2X2', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.380411148071289
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.4080891609191895
loadDataAndPreprocess done. time esclaped:  1.4081125259399414
current AstranArea= 415.11900000000037
>>> choose the cluster INT2FLOAT_G1_0_62!

dealing with pattern# INT2FLOAT_G2_0_40 with 38 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# INT2FLOAT_G2_0_66 with 28 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# INT2FLOAT_G2_3_88 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G2_3_88 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 414.52239406108856, gates: 174, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G2_3_88.lib; read_verilog /tmp/F7W7DGZYGC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G2_3_88.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F7W7DGZYGC.v
Parsing Verilog input from `/tmp/F7W7DGZYGC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1bce52764d
CPU: user 0.02s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 174, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 44), ('NAND2X1', 34), ('OAI21X1', 28), ('AOI21X1', 22), ('INVX1', 15), ('NOR3X1', 11), ('PI', 11), ('INT2FLOAT_G1_0_62', 7), ('NOR2X1', 5), ('INT2FLOAT_G2_3_88', 5), ('XOR2X1', 1), ('AND2X2', 1), ('INT2FLOAT_G0_0_46', 1)]
creating networkx graph with  185  nodes
created networkx graph with  185  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.1159253120422363
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.14138126373291
loadDataAndPreprocess done. time esclaped:  2.141403913497925
current AstranArea= 414.52240000000035
>>> choose the cluster INT2FLOAT_G2_3_88!

dealing with pattern# INT2FLOAT_G3_0_19 with 40 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# INT2FLOAT_G3_0_10 with 28 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# INT2FLOAT_G3_0_114 with 16 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&~A&~B ]
dealing with pattern# INT2FLOAT_G3_0_3 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 408.2937936782837, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G3_0_3.lib; read_verilog /tmp/WITD4HF5I8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G3_0_3.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WITD4HF5I8.v
Parsing Verilog input from `/tmp/WITD4HF5I8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cdaddc9c67
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 44), ('OAI21X1', 29), ('NAND2X1', 27), ('AOI21X1', 23), ('INVX1', 15), ('NOR3X1', 11), ('PI', 11), ('NOR2X1', 5), ('INT2FLOAT_G3_0_3', 5), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G2_3_88', 3), ('XOR2X1', 1), ('INT2FLOAT_G0_0_46', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.100191593170166
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.121825695037842
loadDataAndPreprocess done. time esclaped:  11.12184739112854
current AstranArea= 408.2938000000004
>>> choose the cluster INT2FLOAT_G3_0_3!

dealing with pattern# INT2FLOAT_G4_0_51 with 41 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# INT2FLOAT_G4_0_35 with 21 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# INT2FLOAT_G4_0_54 with 18 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&~A&~B ]
dealing with pattern# INT2FLOAT_G4_0_23_165 with 13 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G4_0_23_165 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 407.8675938844681, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G4_0_23_165.lib; read_verilog /tmp/OOWRILBKBR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/int2float//INT2FLOAT_G4_0_23_165.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OOWRILBKBR.v
Parsing Verilog input from `/tmp/OOWRILBKBR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7077f19e61
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 45), ('OAI21X1', 29), ('NAND2X1', 28), ('AOI21X1', 21), ('INVX1', 15), ('PI', 11), ('NOR3X1', 10), ('INT2FLOAT_G3_0_3', 5), ('INT2FLOAT_G1_0_62', 5), ('NOR2X1', 4), ('INT2FLOAT_G2_3_88', 3), ('INT2FLOAT_G0_0_46', 2), ('XOR2X1', 1), ('INT2FLOAT_G4_0_23_165', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.777843236923218
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.799004316329956
loadDataAndPreprocess done. time esclaped:  11.799027442932129
current AstranArea= 407.8676000000004
>>> choose the cluster INT2FLOAT_G4_0_23_165!

saveArea= 12.625199999999836  /  3.002477093543535 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 58706.61291372776, gates: 21827, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//log2.lib; read_verilog /tmp/S2TAFZ86Y9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//log2.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S2TAFZ86Y9.v
Parsing Verilog input from `/tmp/S2TAFZ86Y9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2e1b8696a1
CPU: user 1.67s system 0.06s, MEM: 196.33 MB total, 189.07 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21827, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4709), ('NAND3X1', 3053), ('XNOR2X1', 2871), ('AOI21X1', 2437), ('INVX1', 2290), ('OAI21X1', 2189), ('NOR3X1', 1778), ('NOR2X1', 1247), ('XOR2X1', 809), ('AND2X2', 226), ('OR2X2', 218), ('PI', 32)]
creating networkx graph with  21859  nodes
created networkx graph with  21859  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.962263345718384
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.971458911895752
loadDataAndPreprocess done. time esclaped:  9.971504926681519
originalArea= 58706.6141999907
initial AstranArea= 58706.6141999907
dealing with pattern# LOG2_G0_0_7117 with 2822 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_0_7117 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 58220.63404691219, gates: 21694, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G0_0_7117.lib; read_verilog /tmp/LDUJX9VG3X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G0_0_7117.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LDUJX9VG3X.v
Parsing Verilog input from `/tmp/LDUJX9VG3X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a859c923bb
CPU: user 1.66s system 0.06s, MEM: 195.20 MB total, 188.02 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4689), ('XNOR2X1', 2955), ('NAND3X1', 2928), ('AOI21X1', 2276), ('INVX1', 2032), ('OAI21X1', 1988), ('NOR3X1', 1757), ('NOR2X1', 1120), ('LOG2_G0_0_7117', 897), ('XOR2X1', 766), ('AND2X2', 218), ('OR2X2', 68), ('PI', 32)]
creating networkx graph with  21726  nodes
created networkx graph with  21726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.59707450866699
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  42.176233530044556
loadDataAndPreprocess done. time esclaped:  42.17628884315491
current AstranArea= 58220.63519999262
>>> choose the cluster LOG2_G0_0_7117!

dealing with pattern# LOG2_G1_4_7697 with 2721 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# LOG2_G1_0_14243 with 2355 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_0_14243 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 59019.707537055016, gates: 21378, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G1_0_14243.lib; read_verilog /tmp/0DZLBBUAUV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G1_0_14243.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0DZLBBUAUV.v
Parsing Verilog input from `/tmp/0DZLBBUAUV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 35e4c1f80e
CPU: user 1.61s system 0.10s, MEM: 193.23 MB total, 185.74 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21378, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4678), ('XNOR2X1', 2991), ('NAND3X1', 2472), ('AOI21X1', 2310), ('OAI21X1', 1912), ('INVX1', 1733), ('LOG2_G1_0_14243', 1092), ('NOR2X1', 1054), ('NOR3X1', 1047), ('LOG2_G0_0_7117', 925), ('XOR2X1', 834), ('AND2X2', 269), ('OR2X2', 61), ('PI', 32)]
creating networkx graph with  21410  nodes
created networkx graph with  21410  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  67.14373016357422
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  73.6852331161499
loadDataAndPreprocess done. time esclaped:  73.68528437614441
current AstranArea= 59019.70849999403
>>> area increased after remapping!

dealing with pattern# LOG2_G1_7_10 with 1897 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 56712.308206915855, gates: 20786, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G1_7_10.lib; read_verilog /tmp/C61JZC5N7T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G1_7_10.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C61JZC5N7T.v
Parsing Verilog input from `/tmp/C61JZC5N7T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 22b9d6b892
CPU: user 1.63s system 0.08s, MEM: 188.92 MB total, 181.03 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20786, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3979), ('NAND3X1', 2913), ('XNOR2X1', 2886), ('AOI21X1', 2094), ('OAI21X1', 1895), ('INVX1', 1864), ('NOR3X1', 1708), ('NOR2X1', 906), ('LOG2_G0_0_7117', 896), ('XOR2X1', 772), ('LOG2_G1_7_10', 607), ('AND2X2', 184), ('OR2X2', 82), ('PI', 32)]
creating networkx graph with  20818  nodes
created networkx graph with  20818  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  82.82100224494934
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  88.4629909992218
loadDataAndPreprocess done. time esclaped:  88.46304559707642
current AstranArea= 56712.30929999283
>>> choose the cluster LOG2_G1_7_10!

dealing with pattern# LOG2_G2_0_7519 with 2462 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# LOG2_G2_7_21 with 2410 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G2_7_21 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 56789.4419041872, gates: 20100, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G2_7_21.lib; read_verilog /tmp/BC9KB7PNS2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G2_7_21.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BC9KB7PNS2.v
Parsing Verilog input from `/tmp/BC9KB7PNS2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6804945d54
CPU: user 1.56s system 0.06s, MEM: 183.80 MB total, 176.13 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3664), ('XNOR2X1', 2919), ('NAND3X1', 2374), ('AOI21X1', 2096), ('OAI21X1', 1793), ('INVX1', 1559), ('LOG2_G2_7_21', 1130), ('NOR2X1', 933), ('NOR3X1', 916), ('LOG2_G0_0_7117', 894), ('XOR2X1', 826), ('LOG2_G1_7_10', 648), ('AND2X2', 276), ('OR2X2', 72), ('PI', 32)]
creating networkx graph with  20132  nodes
created networkx graph with  20132  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  112.59084725379944
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  120.18294835090637
loadDataAndPreprocess done. time esclaped:  120.1830050945282
current AstranArea= 56789.4427999936
>>> area increased after remapping!

dealing with pattern# LOG2_G2_4_7531 with 1573 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G2_4_7531 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 55971.215027570724, gates: 20286, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G2_4_7531.lib; read_verilog /tmp/USXO2U0RXO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G2_4_7531.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/USXO2U0RXO.v
Parsing Verilog input from `/tmp/USXO2U0RXO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d2e548c71e
CPU: user 1.57s system 0.07s, MEM: 184.99 MB total, 177.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20286, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3752), ('XNOR2X1', 2877), ('NAND3X1', 2783), ('AOI21X1', 1889), ('OAI21X1', 1738), ('INVX1', 1702), ('NOR3X1', 1651), ('NOR2X1', 1000), ('LOG2_G0_0_7117', 888), ('XOR2X1', 851), ('LOG2_G1_7_10', 596), ('LOG2_G2_4_7531', 289), ('AND2X2', 196), ('OR2X2', 74), ('PI', 32)]
creating networkx graph with  20318  nodes
created networkx graph with  20318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  130.38614153862
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  136.18505263328552
loadDataAndPreprocess done. time esclaped:  136.1851077079773
current AstranArea= 55971.21609999376
>>> choose the cluster LOG2_G2_4_7531!

dealing with pattern# LOG2_G3_0_6964 with 2470 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# LOG2_G3_0_7827 with 2329 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_0_7827 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 56560.44123196602, gates: 19911, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G3_0_7827.lib; read_verilog /tmp/O916KO0LJ8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G3_0_7827.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O916KO0LJ8.v
Parsing Verilog input from `/tmp/O916KO0LJ8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 43f1521207
CPU: user 1.56s system 0.03s, MEM: 182.57 MB total, 174.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19911, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3690), ('XNOR2X1', 2862), ('NAND3X1', 2384), ('AOI21X1', 1879), ('OAI21X1', 1771), ('INVX1', 1384), ('LOG2_G3_0_7827', 1152), ('NOR2X1', 935), ('LOG2_G0_0_7117', 888), ('XOR2X1', 883), ('NOR3X1', 850), ('LOG2_G1_7_10', 623), ('LOG2_G2_4_7531', 280), ('AND2X2', 262), ('OR2X2', 68), ('PI', 32)]
creating networkx graph with  19943  nodes
created networkx graph with  19943  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  157.8064603805542
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  165.7405662536621
loadDataAndPreprocess done. time esclaped:  165.7406165599823
current AstranArea= 56560.44209999474
>>> area increased after remapping!

dealing with pattern# LOG2_G3_20_1537 with 1452 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# LOG2_G3_2903_2920 with 1420 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_2903_2920 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 52832.65853643417, gates: 18797, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G3_2903_2920.lib; read_verilog /tmp/99WR9IC23T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G3_2903_2920.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/99WR9IC23T.v
Parsing Verilog input from `/tmp/99WR9IC23T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f167b9a121
CPU: user 1.45s system 0.06s, MEM: 175.34 MB total, 167.58 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18797, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3393), ('NAND3X1', 2619), ('OAI21X1', 1982), ('AOI21X1', 1921), ('INVX1', 1763), ('NOR3X1', 1606), ('XNOR2X1', 1353), ('LOG2_G3_2903_2920', 1235), ('NOR2X1', 939), ('LOG2_G0_0_7117', 705), ('LOG2_G1_7_10', 542), ('LOG2_G2_4_7531', 301), ('AND2X2', 197), ('XOR2X1', 151), ('OR2X2', 90), ('PI', 32)]
creating networkx graph with  18829  nodes
created networkx graph with  18829  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  175.68221998214722
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  178.68729734420776
loadDataAndPreprocess done. time esclaped:  178.6873459815979
current AstranArea= 52832.6590999965
>>> choose the cluster LOG2_G3_2903_2920!

dealing with pattern# LOG2_G4_2_4 with 2283 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_2_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 53339.96634542942, gates: 18418, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G4_2_4.lib; read_verilog /tmp/LLGWH80UO6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G4_2_4.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LLGWH80UO6.v
Parsing Verilog input from `/tmp/LLGWH80UO6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f25e287288
CPU: user 1.44s system 0.06s, MEM: 172.93 MB total, 164.98 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18418, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3286), ('NAND3X1', 2199), ('OAI21X1', 2074), ('AOI21X1', 1943), ('INVX1', 1467), ('XNOR2X1', 1342), ('LOG2_G3_2903_2920', 1233), ('LOG2_G4_2_4', 1150), ('NOR2X1', 851), ('NOR3X1', 811), ('LOG2_G0_0_7117', 737), ('LOG2_G1_7_10', 534), ('LOG2_G2_4_7531', 293), ('AND2X2', 278), ('XOR2X1', 147), ('OR2X2', 73), ('PI', 32)]
creating networkx graph with  18450  nodes
created networkx graph with  18450  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  198.4876675605774
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  201.97200536727905
loadDataAndPreprocess done. time esclaped:  201.97205638885498
current AstranArea= 53339.96669999672
>>> area increased after remapping!

dealing with pattern# LOG2_G4_5_3984 with 1654 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# LOG2_G4_175_781 with 1366 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# LOG2_G4_11_1880 with 1227 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# LOG2_G4_5_3389 with 1176 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_5_3389 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 52795.2303507328, gates: 18762, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G4_5_3389.lib; read_verilog /tmp/XI57CJD0B7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/log2//LOG2_G4_5_3389.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XI57CJD0B7.v
Parsing Verilog input from `/tmp/XI57CJD0B7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6bcc1ec295
CPU: user 1.44s system 0.08s, MEM: 175.19 MB total, 167.22 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18762, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3386), ('NAND3X1', 2638), ('OAI21X1', 1921), ('AOI21X1', 1891), ('INVX1', 1752), ('NOR3X1', 1595), ('XNOR2X1', 1356), ('LOG2_G3_2903_2920', 1243), ('NOR2X1', 911), ('LOG2_G0_0_7117', 722), ('LOG2_G1_7_10', 476), ('LOG2_G2_4_7531', 307), ('AND2X2', 188), ('LOG2_G4_5_3389', 171), ('XOR2X1', 142), ('OR2X2', 63), ('PI', 32)]
creating networkx graph with  18794  nodes
created networkx graph with  18794  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  211.4399974346161
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  215.43098783493042
loadDataAndPreprocess done. time esclaped:  215.43105101585388
current AstranArea= 52795.23089999695
>>> choose the cluster LOG2_G4_5_3389!

saveArea= 5911.383299993751  /  10.069365063118711 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 6006.570600032806, gates: 2694, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//max.lib; read_verilog /tmp/LB70DWS5W7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//max.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LB70DWS5W7.v
Parsing Verilog input from `/tmp/LB70DWS5W7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a1894eef58
CPU: user 0.18s system 0.01s, MEM: 37.91 MB total, 31.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 662), ('OAI21X1', 515), ('PI', 512), ('NAND2X1', 488), ('AOI21X1', 417), ('NOR2X1', 211), ('NAND3X1', 192), ('OR2X2', 91), ('NOR3X1', 72), ('AND2X2', 46)]
creating networkx graph with  3206  nodes
created networkx graph with  3206  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.2543368339538574
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.4548580646514893
loadDataAndPreprocess done. time esclaped:  2.4549036026000977
originalArea= 6006.570700000009
initial AstranArea= 6006.570700000009
dealing with pattern# MAX_G0_0_1135 with 341 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G0_0_1135 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5821.649711370468, gates: 2549, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G0_0_1135.lib; read_verilog /tmp/5N668DOR1N.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G0_0_1135.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5N668DOR1N.v
Parsing Verilog input from `/tmp/5N668DOR1N.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f80b0d9a6e
CPU: user 0.18s system 0.00s, MEM: 36.88 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2549, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 559), ('PI', 512), ('AOI21X1', 450), ('NAND2X1', 443), ('OAI21X1', 389), ('NOR2X1', 201), ('NAND3X1', 190), ('MAX_G0_0_1135', 119), ('OR2X2', 98), ('AND2X2', 56), ('NOR3X1', 44)]
creating networkx graph with  3061  nodes
created networkx graph with  3061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.471522808074951
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.836684942245483
loadDataAndPreprocess done. time esclaped:  4.836724758148193
current AstranArea= 5821.649800000007
>>> choose the cluster MAX_G0_0_1135!

dealing with pattern# MAX_G1_2_11 with 248 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# MAX_G1_2_9 with 237 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_2_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5827.678824067116, gates: 2565, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G1_2_9.lib; read_verilog /tmp/RK11QSIXLR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G1_2_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RK11QSIXLR.v
Parsing Verilog input from `/tmp/RK11QSIXLR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 38c46c4208
CPU: user 0.16s system 0.02s, MEM: 36.79 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2565, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 558), ('NAND2X1', 549), ('PI', 512), ('OAI21X1', 461), ('NAND3X1', 201), ('AOI21X1', 192), ('OR2X2', 170), ('AND2X2', 135), ('NOR2X1', 98), ('MAX_G0_0_1135', 96), ('MAX_G1_2_9', 85), ('NOR3X1', 20)]
creating networkx graph with  3077  nodes
created networkx graph with  3077  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.614427089691162
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.076562881469727
loadDataAndPreprocess done. time esclaped:  7.076604127883911
current AstranArea= 5827.67890000004
>>> area increased after remapping!

dealing with pattern# MAX_G1_1231_1232 with 161 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_1231_1232 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5374.671280026436, gates: 2207, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G1_1231_1232.lib; read_verilog /tmp/USLC7O030M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G1_1231_1232.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/USLC7O030M.v
Parsing Verilog input from `/tmp/USLC7O030M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3236754821
CPU: user 0.14s system 0.02s, MEM: 34.31 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2207, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 610), ('PI', 512), ('MAX_G1_1231_1232', 382), ('OAI21X1', 262), ('AOI21X1', 239), ('NAND2X1', 201), ('NAND3X1', 193), ('MAX_G0_0_1135', 103), ('OR2X2', 97), ('AND2X2', 52), ('NOR2X1', 46), ('NOR3X1', 22)]
creating networkx graph with  2719  nodes
created networkx graph with  2719  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.905864000320435
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.098268032073975
loadDataAndPreprocess done. time esclaped:  8.098309516906738
current AstranArea= 5374.671299999966
>>> choose the cluster MAX_G1_1231_1232!

dealing with pattern# MAX_G2_3_2012 with 205 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G2_3_2012 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5348.690183162689, gates: 2178, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G2_3_2012.lib; read_verilog /tmp/MA8YRCOC6J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G2_3_2012.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MA8YRCOC6J.v
Parsing Verilog input from `/tmp/MA8YRCOC6J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 96d89bff90
CPU: user 0.15s system 0.01s, MEM: 34.16 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2178, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 581), ('PI', 512), ('MAX_G1_1231_1232', 353), ('OAI21X1', 262), ('AOI21X1', 239), ('NAND2X1', 201), ('NAND3X1', 193), ('MAX_G0_0_1135', 103), ('OR2X2', 97), ('AND2X2', 52), ('NOR2X1', 46), ('MAX_G2_3_2012', 29), ('NOR3X1', 22)]
creating networkx graph with  2690  nodes
created networkx graph with  2690  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.70118522644043
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.004970073699951
loadDataAndPreprocess done. time esclaped:  12.005016565322876
current AstranArea= 5348.690199999954
>>> choose the cluster MAX_G2_3_2012!

dealing with pattern# MAX_G3_3_2012 with 176 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ (A&B)|(C&~A) ]
dealing with pattern# MAX_G3_3_5 with 175 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G3_3_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5295.273785710335, gates: 2160, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G3_3_5.lib; read_verilog /tmp/IL8QZXPZC7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G3_3_5.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IL8QZXPZC7.v
Parsing Verilog input from `/tmp/IL8QZXPZC7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ec897d9542
CPU: user 0.15s system 0.02s, MEM: 33.96 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2160, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 536), ('PI', 512), ('MAX_G1_1231_1232', 323), ('NAND2X1', 269), ('OAI21X1', 256), ('AOI21X1', 240), ('NAND3X1', 179), ('MAX_G0_0_1135', 90), ('OR2X2', 85), ('NOR2X1', 49), ('AND2X2', 40), ('MAX_G2_3_2012', 38), ('MAX_G3_3_5', 29), ('NOR3X1', 26)]
creating networkx graph with  2672  nodes
created networkx graph with  2672  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.390501499176025
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.591123819351196
loadDataAndPreprocess done. time esclaped:  13.591166973114014
current AstranArea= 5295.273799999941
>>> choose the cluster MAX_G3_3_5!

dealing with pattern# MAX_G4_2_1232 with 183 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ (A&B)|(C&~B) ]
dealing with pattern# MAX_G4_13_15 with 153 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_13_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5002.027601599693, gates: 2005, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G4_13_15.lib; read_verilog /tmp/8E9N9LIXHR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/max//MAX_G4_13_15.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8E9N9LIXHR.v
Parsing Verilog input from `/tmp/8E9N9LIXHR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 12f9aa8aa9
CPU: user 0.14s system 0.01s, MEM: 32.80 MB total, 26.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2005, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 512), ('INVX1', 455), ('MAX_G1_1231_1232', 323), ('NAND2X1', 286), ('OAI21X1', 211), ('AOI21X1', 155), ('NAND3X1', 124), ('MAX_G0_0_1135', 92), ('NOR2X1', 69), ('MAX_G3_3_5', 68), ('MAX_G4_13_15', 66), ('OR2X2', 51), ('NOR3X1', 42), ('MAX_G2_3_2012', 39), ('AND2X2', 24)]
creating networkx graph with  2517  nodes
created networkx graph with  2517  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.061262130737305
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.233101844787598
loadDataAndPreprocess done. time esclaped:  15.233144044876099
current AstranArea= 5002.02759999992
>>> choose the cluster MAX_G4_13_15!

saveArea= 1004.543100000089  /  16.724070191999697 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 81985.77007555962, gates: 36517, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//mem_ctrl.lib; read_verilog /tmp/8W1DTT58SO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8W1DTT58SO.v
Parsing Verilog input from `/tmp/8W1DTT58SO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cbc3bc3be5
CPU: user 3.02s system 0.11s, MEM: 324.43 MB total, 314.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12468), ('NAND3X1', 8556), ('OAI21X1', 5297), ('INVX1', 3623), ('AOI21X1', 3609), ('PI', 1204), ('NOR2X1', 988), ('NOR3X1', 736), ('OR2X2', 450), ('AND2X2', 291), ('BUFX2', 233), ('XNOR2X1', 194), ('XOR2X1', 73), ('const_1', 1)]
creating networkx graph with  37723  nodes
created networkx graph with  37723  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.669291734695435
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.981994390487671
loadDataAndPreprocess done. time esclaped:  15.98204779624939
originalArea= 81936.9641999991
initial AstranArea= 81936.9641999991
dealing with pattern# MEM_CTRL_G0_154_360 with 7323 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G0_154_360 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 81296.76051187515, gates: 36525, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G0_154_360.lib; read_verilog /tmp/KKG6N8402X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G0_154_360.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KKG6N8402X.v
Parsing Verilog input from `/tmp/KKG6N8402X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a1a083298e
CPU: user 3.00s system 0.13s, MEM: 324.00 MB total, 314.30 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36527, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12655), ('NAND3X1', 7692), ('OAI21X1', 5058), ('AOI21X1', 3418), ('INVX1', 3176), ('MEM_CTRL_G0_154_360', 2107), ('PI', 1204), ('NOR2X1', 893), ('NOR3X1', 745), ('AND2X2', 262), ('BUFX2', 233), ('XNOR2X1', 199), ('XOR2X1', 73), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  37731  nodes
created networkx graph with  37731  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  53.92418932914734
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  65.64360761642456
loadDataAndPreprocess done. time esclaped:  65.6436607837677
current AstranArea= 81254.99380000046
>>> choose the cluster MEM_CTRL_G0_154_360!

dealing with pattern# MEM_CTRL_G1_154_1377 with 7397 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# MEM_CTRL_G1_160_162 with 6063 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_160_162 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 80210.65320265293, gates: 34855, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G1_160_162.lib; read_verilog /tmp/6I9NXTI4TL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G1_160_162.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6I9NXTI4TL.v
Parsing Verilog input from `/tmp/6I9NXTI4TL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 27025bc870
CPU: user 2.96s system 0.10s, MEM: 313.80 MB total, 304.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34857, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9477), ('NAND3X1', 7858), ('OAI21X1', 4421), ('AOI21X1', 3345), ('INVX1', 3121), ('MEM_CTRL_G1_160_162', 2426), ('MEM_CTRL_G0_154_360', 2149), ('PI', 1204), ('NOR2X1', 754), ('NOR3X1', 492), ('AND2X2', 306), ('BUFX2', 233), ('XNOR2X1', 189), ('XOR2X1', 71), ('OR2X2', 14), ('const_1', 1)]
creating networkx graph with  36061  nodes
created networkx graph with  36061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  104.80651211738586
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  114.48033213615417
loadDataAndPreprocess done. time esclaped:  114.48039221763611
current AstranArea= 80167.00919999705
>>> choose the cluster MEM_CTRL_G1_160_162!

dealing with pattern# MEM_CTRL_G2_154_303 with 6630 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# MEM_CTRL_G2_154_262 with 6036 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G2_154_262 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 79963.86396348476, gates: 34475, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G2_154_262.lib; read_verilog /tmp/B3W2JF4XTK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G2_154_262.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B3W2JF4XTK.v
Parsing Verilog input from `/tmp/B3W2JF4XTK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 755090d250
CPU: user 2.88s system 0.11s, MEM: 311.47 MB total, 301.73 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34477, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9437), ('NAND3X1', 7454), ('OAI21X1', 4439), ('AOI21X1', 3300), ('INVX1', 2747), ('MEM_CTRL_G1_160_162', 2433), ('MEM_CTRL_G0_154_360', 2200), ('PI', 1204), ('NOR2X1', 765), ('NOR3X1', 459), ('MEM_CTRL_G2_154_262', 441), ('AND2X2', 295), ('BUFX2', 233), ('XNOR2X1', 186), ('XOR2X1', 72), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  35681  nodes
created networkx graph with  35681  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  152.4060242176056
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  161.9809181690216
loadDataAndPreprocess done. time esclaped:  161.98097610473633
current AstranArea= 79917.40409999709
>>> choose the cluster MEM_CTRL_G2_154_262!

dealing with pattern# MEM_CTRL_G3_154_302 with 6622 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# MEM_CTRL_G3_154_262 with 5399 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# MEM_CTRL_G3_159_894 with 3032 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# MEM_CTRL_G3_154_3345_23472 with 2519 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G3_154_3345_23472 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 79650.71245360374, gates: 34140, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G3_154_3345_23472.lib; read_verilog /tmp/PAXBK32MEF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G3_154_3345_23472.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PAXBK32MEF.v
Parsing Verilog input from `/tmp/PAXBK32MEF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e119fa9846
CPU: user 2.91s system 0.10s, MEM: 309.73 MB total, 300.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34142, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9201), ('NAND3X1', 7468), ('OAI21X1', 4411), ('AOI21X1', 3253), ('INVX1', 2672), ('MEM_CTRL_G1_160_162', 2287), ('MEM_CTRL_G0_154_360', 1928), ('PI', 1204), ('NOR2X1', 747), ('MEM_CTRL_G2_154_262', 484), ('MEM_CTRL_G3_154_3345_23472', 478), ('NOR3X1', 440), ('AND2X2', 271), ('BUFX2', 233), ('XNOR2X1', 184), ('XOR2X1', 72), ('OR2X2', 12), ('const_1', 1)]
creating networkx graph with  35346  nodes
created networkx graph with  35346  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  199.96426153182983
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  210.88018608093262
loadDataAndPreprocess done. time esclaped:  210.88025307655334
current AstranArea= 79604.25259999715
>>> choose the cluster MEM_CTRL_G3_154_3345_23472!

dealing with pattern# MEM_CTRL_G4_154_298 with 6494 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# MEM_CTRL_G4_154_259 with 5399 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# MEM_CTRL_G4_159_898 with 2969 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# MEM_CTRL_G4_154_3334_23313 with 2526 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|(B&~C) ]
dealing with pattern# MEM_CTRL_G4_159_896_1065 with 1672 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|~B|~C ]
dealing with pattern# MEM_CTRL_G4_154_3334_3335_3339 with 1592 clusters ( size = 4 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# MEM_CTRL_G4_155_6771 with 1549 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# MEM_CTRL_G4_249_250 with 1473 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G4_249_250 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 73872.05332648754, gates: 28698, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G4_249_250.lib; read_verilog /tmp/7UMVSWUM10.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/mem_ctrl//MEM_CTRL_G4_249_250.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7UMVSWUM10.v
Parsing Verilog input from `/tmp/7UMVSWUM10.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a883771672
CPU: user 2.48s system 0.12s, MEM: 262.98 MB total, 256.41 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28700, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G4_249_250', 5757), ('NAND2X1', 5688), ('NAND3X1', 4867), ('OAI21X1', 2820), ('INVX1', 2424), ('AOI21X1', 2251), ('MEM_CTRL_G0_154_360', 1324), ('MEM_CTRL_G1_160_162', 1295), ('PI', 1204), ('NOR2X1', 425), ('NOR3X1', 401), ('AND2X2', 391), ('MEM_CTRL_G3_154_3345_23472', 282), ('MEM_CTRL_G2_154_262', 255), ('BUFX2', 233), ('XNOR2X1', 204), ('XOR2X1', 70), ('OR2X2', 12), ('const_1', 1)]
creating networkx graph with  29904  nodes
created networkx graph with  29904  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  243.95965361595154
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  253.6651611328125
loadDataAndPreprocess done. time esclaped:  253.66521549224854
current AstranArea= 73855.92670000604
>>> choose the cluster MEM_CTRL_G4_249_250!

saveArea= 8081.037499993065  /  9.862505377021465 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48909.50630235672, gates: 16684, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//multiplier.lib; read_verilog /tmp/DB0K589V8C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//multiplier.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DB0K589V8C.v
Parsing Verilog input from `/tmp/DB0K589V8C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fa3fe78f61
CPU: user 1.25s system 0.08s, MEM: 154.38 MB total, 146.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16684, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3314), ('XNOR2X1', 3190), ('NAND2X1', 3180), ('AOI21X1', 2451), ('INVX1', 1664), ('XOR2X1', 992), ('NOR2X1', 664), ('NAND3X1', 598), ('OR2X2', 245), ('NOR3X1', 214), ('AND2X2', 172), ('PI', 128)]
creating networkx graph with  16812  nodes
created networkx graph with  16812  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.5387029647827148
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.944696426391602
loadDataAndPreprocess done. time esclaped:  6.944751501083374
originalArea= 48909.50739999153
initial AstranArea= 48909.50739999153
dealing with pattern# MULTIPLIER_G0_2_27 with 2531 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G0_2_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48341.55351316929, gates: 16057, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G0_2_27.lib; read_verilog /tmp/YO99TD4UYP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G0_2_27.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YO99TD4UYP.v
Parsing Verilog input from `/tmp/YO99TD4UYP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e373026430
CPU: user 1.25s system 0.05s, MEM: 148.52 MB total, 142.21 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16057, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3137), ('NAND2X1', 2893), ('AOI21X1', 2828), ('OAI21X1', 1824), ('INVX1', 1320), ('MULTIPLIER_G0_2_27', 1302), ('XOR2X1', 1047), ('NAND3X1', 769), ('OR2X2', 374), ('NOR2X1', 266), ('AND2X2', 205), ('PI', 128), ('NOR3X1', 92)]
creating networkx graph with  16185  nodes
created networkx graph with  16185  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  22.439621210098267
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  28.79826307296753
loadDataAndPreprocess done. time esclaped:  28.79831337928772
current AstranArea= 48341.55449999303
>>> choose the cluster MULTIPLIER_G0_2_27!

dealing with pattern# MULTIPLIER_G1_25_27 with 1650 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_25_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44774.68732595444, gates: 14572, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G1_25_27.lib; read_verilog /tmp/MMOC819MOX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G1_25_27.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MMOC819MOX.v
Parsing Verilog input from `/tmp/MMOC819MOX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 99ea160bc4
CPU: user 1.10s system 0.09s, MEM: 139.25 MB total, 132.35 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14572, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2714), ('AOI21X1', 2648), ('OAI21X1', 2040), ('XNOR2X1', 1490), ('MULTIPLIER_G0_2_27', 1488), ('MULTIPLIER_G1_25_27', 1324), ('INVX1', 1306), ('NAND3X1', 616), ('OR2X2', 326), ('NOR2X1', 233), ('AND2X2', 177), ('XOR2X1', 141), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14700  nodes
created networkx graph with  14700  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  45.131794691085815
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  47.46891117095947
loadDataAndPreprocess done. time esclaped:  47.46895980834961
current AstranArea= 44774.68769999597
>>> choose the cluster MULTIPLIER_G1_25_27!

dealing with pattern# MULTIPLIER_G2_10_8362 with 1452 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G2_10_8362 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44295.42513525486, gates: 14159, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G2_10_8362.lib; read_verilog /tmp/826BQJQQMD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G2_10_8362.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/826BQJQQMD.v
Parsing Verilog input from `/tmp/826BQJQQMD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dd93433c21
CPU: user 1.15s system 0.03s, MEM: 136.82 MB total, 129.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14159, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2881), ('NAND2X1', 2411), ('OAI21X1', 2001), ('XNOR2X1', 1477), ('MULTIPLIER_G1_25_27', 1328), ('MULTIPLIER_G0_2_27', 1265), ('INVX1', 1056), ('NAND3X1', 542), ('MULTIPLIER_G2_10_8362', 311), ('OR2X2', 305), ('NOR2X1', 215), ('AND2X2', 162), ('XOR2X1', 136), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14287  nodes
created networkx graph with  14287  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  59.07095193862915
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  61.055678844451904
loadDataAndPreprocess done. time esclaped:  61.05573058128357
current AstranArea= 44295.42549999607
>>> choose the cluster MULTIPLIER_G2_10_8362!

dealing with pattern# MULTIPLIER_G3_10_8200 with 1268 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# MULTIPLIER_G3_15_390 with 771 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G3_15_390 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 43971.333766222, gates: 14037, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G3_15_390.lib; read_verilog /tmp/L53OQUNO8G.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G3_15_390.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L53OQUNO8G.v
Parsing Verilog input from `/tmp/L53OQUNO8G.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e856f5011a
CPU: user 1.09s system 0.07s, MEM: 135.64 MB total, 129.11 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14037, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2430), ('NAND2X1', 2378), ('OAI21X1', 2041), ('XNOR2X1', 1457), ('MULTIPLIER_G1_25_27', 1350), ('MULTIPLIER_G0_2_27', 1289), ('INVX1', 1094), ('NAND3X1', 589), ('MULTIPLIER_G2_10_8362', 309), ('OR2X2', 275), ('MULTIPLIER_G3_15_390', 237), ('NOR2X1', 236), ('AND2X2', 173), ('PI', 128), ('XOR2X1', 115), ('NOR3X1', 64)]
creating networkx graph with  14165  nodes
created networkx graph with  14165  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  71.90758776664734
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  73.83768606185913
loadDataAndPreprocess done. time esclaped:  73.83773493766785
current AstranArea= 43971.33409999673
>>> choose the cluster MULTIPLIER_G3_15_390!

dealing with pattern# MULTIPLIER_G4_12_8111 with 1210 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# MULTIPLIER_G4_0_7589 with 902 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~B|(A&C) ]
dealing with pattern# MULTIPLIER_G4_22_30 with 645 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G4_22_30 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44378.81178236008, gates: 14363, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G4_22_30.lib; read_verilog /tmp/IVN4FGLQNC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G4_22_30.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IVN4FGLQNC.v
Parsing Verilog input from `/tmp/IVN4FGLQNC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 948c688eec
CPU: user 1.14s system 0.06s, MEM: 138.79 MB total, 132.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14363, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 3606), ('NAND2X1', 1813), ('OAI21X1', 1566), ('XNOR2X1', 1489), ('MULTIPLIER_G1_25_27', 1295), ('MULTIPLIER_G4_22_30', 1084), ('NAND3X1', 983), ('INVX1', 941), ('MULTIPLIER_G0_2_27', 474), ('MULTIPLIER_G2_10_8362', 277), ('MULTIPLIER_G3_15_390', 274), ('NOR2X1', 177), ('XOR2X1', 164), ('PI', 128), ('AND2X2', 106), ('NOR3X1', 75), ('OR2X2', 39)]
creating networkx graph with  14491  nodes
created networkx graph with  14491  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  84.66181778907776
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.74116516113281
loadDataAndPreprocess done. time esclaped:  86.74121689796448
current AstranArea= 44378.81209999625
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G4_1_19 with 559 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# MULTIPLIER_G4_12_7685 with 538 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G4_12_7685 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 43687.62557351589, gates: 13830, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G4_12_7685.lib; read_verilog /tmp/LPVZ371499.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/multiplier//MULTIPLIER_G4_12_7685.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LPVZ371499.v
Parsing Verilog input from `/tmp/LPVZ371499.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d4f77be0d7
CPU: user 1.09s system 0.05s, MEM: 134.39 MB total, 127.95 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13830, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2427), ('NAND2X1', 2376), ('OAI21X1', 2030), ('XNOR2X1', 1454), ('MULTIPLIER_G0_2_27', 1291), ('MULTIPLIER_G1_25_27', 1073), ('INVX1', 891), ('NAND3X1', 588), ('MULTIPLIER_G2_10_8362', 313), ('MULTIPLIER_G4_12_7685', 282), ('OR2X2', 273), ('MULTIPLIER_G3_15_390', 243), ('NOR2X1', 240), ('AND2X2', 172), ('PI', 128), ('XOR2X1', 113), ('NOR3X1', 64)]
creating networkx graph with  13958  nodes
created networkx graph with  13958  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  93.51103711128235
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  94.92732381820679
loadDataAndPreprocess done. time esclaped:  94.92737197875977
current AstranArea= 43687.625899996936
>>> choose the cluster MULTIPLIER_G4_12_7685!

saveArea= 5221.881499994597  /  10.676618468652785 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2344.153460264206, gates: 1072, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//priority.lib; read_verilog /tmp/RPPV8JK0TR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//priority.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RPPV8JK0TR.v
Parsing Verilog input from `/tmp/RPPV8JK0TR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 02ad30328c
CPU: user 0.07s system 0.01s, MEM: 24.54 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1072, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 255), ('NAND2X1', 229), ('OAI21X1', 211), ('PI', 128), ('NAND3X1', 109), ('NOR2X1', 105), ('AOI21X1', 104), ('NOR3X1', 42), ('AND2X2', 11), ('OR2X2', 6)]
creating networkx graph with  1200  nodes
created networkx graph with  1200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.09850001335144043
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2226860523223877
loadDataAndPreprocess done. time esclaped:  0.22272706031799316
originalArea= 2344.153500000006
initial AstranArea= 2344.153500000006
dealing with pattern# PRIORITY_G0_2_565 with 171 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_2_565 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2559.0521582365036, gates: 1167, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G0_2_565.lib; read_verilog /tmp/4XHKY2P643.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G0_2_565.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4XHKY2P643.v
Parsing Verilog input from `/tmp/4XHKY2P643.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ccab9aab45
CPU: user 0.08s system 0.01s, MEM: 25.28 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1167, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 316), ('OAI21X1', 239), ('NAND2X1', 215), ('AOI21X1', 163), ('PI', 128), ('NOR2X1', 100), ('NAND3X1', 76), ('NOR3X1', 37), ('PRIORITY_G0_2_565', 9), ('OR2X2', 8), ('AND2X2', 4)]
creating networkx graph with  1295  nodes
created networkx graph with  1295  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.212095260620117
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.3522965908050537
loadDataAndPreprocess done. time esclaped:  2.3523271083831787
current AstranArea= 2559.0522000000074
>>> area increased after remapping!

dealing with pattern# PRIORITY_G0_0_1069 with 111 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_0_1069 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2265.283977150917, gates: 1030, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G0_0_1069.lib; read_verilog /tmp/8L1T6983T0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G0_0_1069.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8L1T6983T0.v
Parsing Verilog input from `/tmp/8L1T6983T0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6814e501de
CPU: user 0.09s system 0.00s, MEM: 24.23 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1030, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 208), ('OAI21X1', 205), ('INVX1', 201), ('PI', 128), ('PRIORITY_G0_0_1069', 107), ('AOI21X1', 98), ('NOR2X1', 89), ('NAND3X1', 70), ('NOR3X1', 38), ('AND2X2', 12), ('OR2X2', 2)]
creating networkx graph with  1158  nodes
created networkx graph with  1158  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.870168447494507
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.9790456295013428
loadDataAndPreprocess done. time esclaped:  2.9790780544281006
current AstranArea= 2265.284000000002
>>> choose the cluster PRIORITY_G0_0_1069!

dealing with pattern# PRIORITY_G1_2_540 with 135 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G1_2_540 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2268.0167779922485, gates: 1024, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G1_2_540.lib; read_verilog /tmp/Z3ZZ0455PU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G1_2_540.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z3ZZ0455PU.v
Parsing Verilog input from `/tmp/Z3ZZ0455PU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f8e68d76f9
CPU: user 0.08s system 0.00s, MEM: 24.08 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1024, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 207), ('OAI21X1', 207), ('INVX1', 197), ('PI', 128), ('PRIORITY_G0_0_1069', 102), ('AOI21X1', 99), ('NOR2X1', 89), ('NAND3X1', 58), ('NOR3X1', 37), ('PRIORITY_G1_2_540', 14), ('AND2X2', 11), ('OR2X2', 3)]
creating networkx graph with  1152  nodes
created networkx graph with  1152  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.764692544937134
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.8610827922821045
loadDataAndPreprocess done. time esclaped:  3.8611111640930176
current AstranArea= 2268.0168000000017
>>> area increased after remapping!

dealing with pattern# PRIORITY_G1_625_626 with 75 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G1_625_626 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1695.1365175247192, gates: 660, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G1_625_626.lib; read_verilog /tmp/R98QOLZ85R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G1_625_626.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R98QOLZ85R.v
Parsing Verilog input from `/tmp/R98QOLZ85R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fb65902028
CPU: user 0.05s system 0.01s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 660, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 96), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 76), ('NOR2X1', 64), ('NAND3X1', 63), ('NOR3X1', 40), ('AOI21X1', 7), ('OAI21X1', 5), ('AND2X2', 1)]
creating networkx graph with  788  nodes
created networkx graph with  788  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.379529714584351
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.417360782623291
loadDataAndPreprocess done. time esclaped:  4.417383670806885
current AstranArea= 1695.1365000000098
>>> choose the cluster PRIORITY_G1_625_626!

dealing with pattern# PRIORITY_G2_2_450 with 126 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G2_2_450 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1697.3130177259445, gates: 660, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G2_2_450.lib; read_verilog /tmp/JGLWS7A5GO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G2_2_450.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JGLWS7A5GO.v
Parsing Verilog input from `/tmp/JGLWS7A5GO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a65a94ab4c
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 660, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 95), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 76), ('NOR2X1', 66), ('NAND3X1', 61), ('NOR3X1', 36), ('AOI21X1', 7), ('OAI21X1', 6), ('PRIORITY_G2_2_450', 3), ('AND2X2', 2)]
creating networkx graph with  788  nodes
created networkx graph with  788  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.585524797439575
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.624885320663452
loadDataAndPreprocess done. time esclaped:  5.624917030334473
current AstranArea= 1697.3130000000099
>>> area increased after remapping!

dealing with pattern# PRIORITY_G2_0_316 with 85 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# PRIORITY_G2_2_449_450 with 66 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G2_2_449_450 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1692.4069180488586, gates: 657, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G2_2_449_450.lib; read_verilog /tmp/PYQVRKZD94.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G2_2_449_450.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PYQVRKZD94.v
Parsing Verilog input from `/tmp/PYQVRKZD94.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c075280c7f
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 657, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 93), ('NAND2X1', 83), ('PRIORITY_G0_0_1069', 79), ('NOR2X1', 64), ('NAND3X1', 62), ('NOR3X1', 37), ('AOI21X1', 7), ('OAI21X1', 6), ('PRIORITY_G2_2_449_450', 2), ('AND2X2', 2)]
creating networkx graph with  785  nodes
created networkx graph with  785  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.09840989112854
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.138928413391113
loadDataAndPreprocess done. time esclaped:  6.138951301574707
current AstranArea= 1692.4069000000097
>>> choose the cluster PRIORITY_G2_2_449_450!

dealing with pattern# PRIORITY_G3_4_450 with 123 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G3_4_450 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1691.7245181798935, gates: 656, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G3_4_450.lib; read_verilog /tmp/0QZ5RYT4O1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G3_4_450.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0QZ5RYT4O1.v
Parsing Verilog input from `/tmp/0QZ5RYT4O1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d9296051ea
CPU: user 0.06s system 0.01s, MEM: 21.27 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 656, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 92), ('NAND2X1', 83), ('PRIORITY_G0_0_1069', 79), ('NOR2X1', 64), ('NAND3X1', 61), ('NOR3X1', 37), ('AOI21X1', 7), ('OAI21X1', 6), ('PRIORITY_G2_2_449_450', 2), ('AND2X2', 2), ('PRIORITY_G3_4_450', 1)]
creating networkx graph with  784  nodes
created networkx graph with  784  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.807965278625488
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.845414638519287
loadDataAndPreprocess done. time esclaped:  6.84543776512146
current AstranArea= 1691.7245000000098
>>> choose the cluster PRIORITY_G3_4_450!

dealing with pattern# PRIORITY_G4_4_449 with 122 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# PRIORITY_G4_0_315 with 83 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# PRIORITY_G4_4_311_449 with 63 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ B|C|~A ]
dealing with pattern# PRIORITY_G4_34_630_631 with 16 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_34_630_631 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1701.9701210260391, gates: 652, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G4_34_630_631.lib; read_verilog /tmp/2HM1G8WHOJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G4_34_630_631.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2HM1G8WHOJ.v
Parsing Verilog input from `/tmp/2HM1G8WHOJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e59ee1feb9
CPU: user 0.05s system 0.01s, MEM: 21.25 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 652, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 88), ('NAND2X1', 87), ('PRIORITY_G0_0_1069', 76), ('NOR2X1', 63), ('NAND3X1', 42), ('PRIORITY_G4_34_630_631', 31), ('NOR3X1', 25), ('AOI21X1', 7), ('OAI21X1', 6), ('PRIORITY_G2_2_449_450', 2), ('AND2X2', 2), ('PRIORITY_G3_4_450', 1)]
creating networkx graph with  780  nodes
created networkx graph with  780  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.447909593582153
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.482195138931274
loadDataAndPreprocess done. time esclaped:  7.482217788696289
current AstranArea= 1701.9701000000034
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_34_241_630_631 with 10 clusters ( size = 4 )
>>> : Synthesis pattern# PRIORITY_G4_34_241_630_631 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1702.8261247873306, gates: 641, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G4_34_241_630_631.lib; read_verilog /tmp/8URKIONTWD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/priority//PRIORITY_G4_34_241_630_631.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8URKIONTWD.v
Parsing Verilog input from `/tmp/8URKIONTWD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 41ab329a2a
CPU: user 0.06s system 0.00s, MEM: 21.13 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 641, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('PRIORITY_G0_0_1069', 89), ('INVX1', 77), ('NAND2X1', 74), ('NOR2X1', 63), ('NAND3X1', 43), ('PRIORITY_G4_34_241_630_631', 29), ('NOR3X1', 25), ('AOI21X1', 7), ('OAI21X1', 6), ('PRIORITY_G2_2_449_450', 3), ('AND2X2', 2), ('PRIORITY_G3_4_450', 1)]
creating networkx graph with  769  nodes
created networkx graph with  769  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.960299968719482
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.084728002548218
loadDataAndPreprocess done. time esclaped:  8.084775447845459
current AstranArea= 1702.8261000000082
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVX1|NAND3X1=1|INPUT:Y-NAND3X1:A,B,C=3|NAND3X1:Y-INVX1:A=1|11101 ] 16 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:C=1|INVX1:Y-PRIORITY_G1_625_626:B=1|11110 ] 21 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2X1|INVX1=2|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|1111101 ] 20 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|INVX1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-INVX1:A=1|11011 ] 15 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|01111 ] 10 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|INVX1|PRIORITY_G1_625_626=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INPUT:Y-PRIORITY_G1_625_626:C=1|PRIORITY_G1_625_626:Y-INVX1:A=1|11101 ] 12 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=2|INVX1:Y-OAI21X1:C=1|11110 ] 8 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-OAI21X1:A,B=1|11110 ] 8 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 5|3|NAND2X1|INVX1=3|NAND2X1=1|INPUT:Y-INVX1:A=2|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=3|NAND2X1:Y-INVX1:A=1|11111101 ] 15 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|2|INVX1|INVX1=2|NAND2X1=1|INPUT:Y-INVX1:A=2|INVX1:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|110111 ] 12 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|OAI21X1|INVX1=2|INPUT:Y-INVX1:A=2|INPUT:Y-OAI21X1:A,B=1|INVX1:Y-OAI21X1:A,B=1|INVX1:Y-OAI21X1:C=1|111110 ] 9 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=3|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-INVX1:A=1|111101 ] 9 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|NAND2X1|INVX1=2|INPUT:Y-INVX1:A=2|INVX1:Y-NAND2X1:A,B=2|11110 ] 9 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|INVX1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|1101 ] 6 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INPUT:Y-PRIORITY_G1_625_626:C=1|INVX1:Y-PRIORITY_G1_625_626:A=1|11110 ] 6 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INVX1:Y-PRIORITY_G1_625_626:C=1|11110 ] 6 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|AND2X2=1|INVX1=1|AND2X2:Y-NAND2X1:A,B=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-AND2X2:A,B=1|111110 ] 6 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|INVX1|PRIORITY_G0_0_1069=1|INPUT:Y-PRIORITY_G0_0_1069:A=1|INPUT:Y-PRIORITY_G0_0_1069:B=1|PRIORITY_G0_0_1069:Y-INVX1:A=1|1101 ] 6 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|AND2X2=1|AND2X2:Y-NAND2X1:A,B=1|INPUT:Y-AND2X2:A,B=2|INPUT:Y-NAND2X1:A,B=1|11110 ] 4 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR2X1:A,B=1|INVX1:Y-NOR2X1:A,B=1|1110 ] 4 <<< 656
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2X2|INVX1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INVX1:Y-AND2X2:A,B=1|0111 ] 4 <<< 656
saveArea= 652.428999999996  /  27.832179078716234 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 574.4231873750687, gates: 240, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//router.lib; read_verilog /tmp/M673B2N2N4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//router.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M673B2N2N4.v
Parsing Verilog input from `/tmp/M673B2N2N4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 39163929e0
CPU: user 0.03s system 0.00s, MEM: 17.75 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 267, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 60), ('PI', 60), ('NAND3X1', 54), ('NAND2X1', 35), ('const_0', 27), ('OAI21X1', 24), ('NOR3X1', 22), ('XNOR2X1', 16), ('AOI21X1', 10), ('OR2X2', 7), ('NOR2X1', 6), ('XOR2X1', 5), ('AND2X2', 1)]
creating networkx graph with  327  nodes
created networkx graph with  327  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.02916741371154785
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.058118343353271484
loadDataAndPreprocess done. time esclaped:  0.05814027786254883
originalArea= 569.7301999999999
initial AstranArea= 569.7301999999999
dealing with pattern# ROUTER_G0_28_121 with 50 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G0_28_121 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 565.2957888841629, gates: 231, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G0_28_121.lib; read_verilog /tmp/N4I3B8MXFE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G0_28_121.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N4I3B8MXFE.v
Parsing Verilog input from `/tmp/N4I3B8MXFE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 260adb83d1
CPU: user 0.03s system 0.01s, MEM: 17.64 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 258, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 50), ('NAND3X1', 46), ('NAND2X1', 37), ('const_0', 27), ('OAI21X1', 23), ('NOR3X1', 18), ('XNOR2X1', 15), ('AOI21X1', 13), ('ROUTER_G0_28_121', 12), ('NOR2X1', 8), ('XOR2X1', 5), ('OR2X2', 3), ('AND2X2', 1)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.5331475734710693
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.5589168071746826
loadDataAndPreprocess done. time esclaped:  0.5589389801025391
current AstranArea= 560.6027999999999
>>> choose the cluster ROUTER_G0_28_121!

dealing with pattern# ROUTER_G1_30_31 with 33 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# ROUTER_G1_38_39 with 18 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G1_38_39 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 555.5290905237198, gates: 219, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G1_38_39.lib; read_verilog /tmp/ZWVLVOBTAK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G1_38_39.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZWVLVOBTAK.v
Parsing Verilog input from `/tmp/ZWVLVOBTAK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 219b490457
CPU: user 0.02s system 0.01s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 246, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 45), ('NAND3X1', 38), ('NAND2X1', 30), ('const_0', 27), ('NOR3X1', 19), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('XOR2X1', 4), ('NOR2X1', 2)]
creating networkx graph with  306  nodes
created networkx graph with  306  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.0711610317230225
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.0914719104766846
loadDataAndPreprocess done. time esclaped:  1.0914955139160156
current AstranArea= 550.8360999999999
>>> choose the cluster ROUTER_G1_38_39!

dealing with pattern# ROUTER_G2_30_31 with 18 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# ROUTER_G2_28_104 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G2_28_104 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 549.7705910205841, gates: 214, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G2_28_104.lib; read_verilog /tmp/M18Z2C5R27.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G2_28_104.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M18Z2C5R27.v
Parsing Verilog input from `/tmp/M18Z2C5R27.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6581317c0a
CPU: user 0.03s system 0.01s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 241, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('ROUTER_G2_28_104', 5), ('XOR2X1', 4), ('NOR2X1', 1)]
creating networkx graph with  301  nodes
created networkx graph with  301  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.704054355621338
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.722208023071289
loadDataAndPreprocess done. time esclaped:  1.722233533859253
current AstranArea= 545.0775999999998
>>> choose the cluster ROUTER_G2_28_104!

dealing with pattern# ROUTER_G3_30_31 with 17 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# ROUTER_G3_28_103 with 12 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A|C|~B ]
dealing with pattern# ROUTER_G3_32_109 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G3_32_109 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 547.80879175663, gates: 213, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G3_32_109.lib; read_verilog /tmp/OXIM8V5SSC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G3_32_109.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OXIM8V5SSC.v
Parsing Verilog input from `/tmp/OXIM8V5SSC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ceaa2030ac
CPU: user 0.03s system 0.00s, MEM: 17.51 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 240, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 39), ('NAND3X1', 38), ('const_0', 27), ('NAND2X1', 24), ('OAI21X1', 17), ('AOI21X1', 17), ('XNOR2X1', 16), ('NOR3X1', 14), ('ROUTER_G0_28_121', 13), ('ROUTER_G1_38_39', 11), ('ROUTER_G3_32_109', 8), ('ROUTER_G2_28_104', 6), ('AND2X2', 5), ('XOR2X1', 4), ('NOR2X1', 1)]
creating networkx graph with  300  nodes
created networkx graph with  300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.163198232650757
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.1820430755615234
loadDataAndPreprocess done. time esclaped:  2.1820647716522217
current AstranArea= 543.1157999999999
>>> choose the cluster ROUTER_G3_32_109!

dealing with pattern# ROUTER_G4_30_31 with 15 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# ROUTER_G4_32_106 with 11 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# ROUTER_G4_28_86 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_28_86 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 546.7859927415848, gates: 209, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G4_28_86.lib; read_verilog /tmp/3AX5TOCQDD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/router//ROUTER_G4_28_86.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3AX5TOCQDD.v
Parsing Verilog input from `/tmp/3AX5TOCQDD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e29af8221d
CPU: user 0.03s system 0.01s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 16% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 236, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('NAND3X1', 38), ('INVX1', 35), ('const_0', 27), ('NAND2X1', 24), ('OAI21X1', 17), ('AOI21X1', 17), ('XNOR2X1', 16), ('ROUTER_G0_28_121', 11), ('ROUTER_G1_38_39', 11), ('NOR3X1', 10), ('ROUTER_G3_32_109', 8), ('ROUTER_G4_28_86', 7), ('AND2X2', 5), ('ROUTER_G2_28_104', 5), ('XOR2X1', 4), ('NOR2X1', 1)]
creating networkx graph with  296  nodes
created networkx graph with  296  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.6791183948516846
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.6974852085113525
loadDataAndPreprocess done. time esclaped:  2.6975090503692627
current AstranArea= 542.093
>>> choose the cluster ROUTER_G4_28_86!

saveArea= 27.637199999999893  /  4.850927684718117 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 10884.94396173954, gates: 4145, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//sin.lib; read_verilog /tmp/JSEI3JIXJY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//sin.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JSEI3JIXJY.v
Parsing Verilog input from `/tmp/JSEI3JIXJY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 14d7c89da6
CPU: user 0.27s system 0.02s, MEM: 50.04 MB total, 43.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4145, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 799), ('NAND3X1', 596), ('INVX1', 564), ('OAI21X1', 457), ('XNOR2X1', 435), ('NOR3X1', 387), ('AOI21X1', 356), ('NOR2X1', 255), ('XOR2X1', 180), ('AND2X2', 65), ('OR2X2', 51), ('PI', 24)]
creating networkx graph with  4169  nodes
created networkx graph with  4169  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.641512393951416
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.8619303703308105
loadDataAndPreprocess done. time esclaped:  1.8619768619537354
originalArea= 10882.59770000018
initial AstranArea= 10882.59770000018
dealing with pattern# SIN_G0_1_95 with 451 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G0_1_95 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 10816.756697773933, gates: 4176, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G0_1_95.lib; read_verilog /tmp/Y6ACWH1YY5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G0_1_95.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y6ACWH1YY5.v
Parsing Verilog input from `/tmp/Y6ACWH1YY5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1b5dd974e7
CPU: user 0.29s system 0.00s, MEM: 50.16 MB total, 43.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 839), ('NAND3X1', 554), ('INVX1', 534), ('OAI21X1', 435), ('XNOR2X1', 432), ('NOR3X1', 382), ('AOI21X1', 321), ('NOR2X1', 219), ('SIN_G0_1_95', 219), ('XOR2X1', 169), ('AND2X2', 60), ('PI', 24), ('OR2X2', 12)]
creating networkx graph with  4200  nodes
created networkx graph with  4200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.795430898666382
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.292098999023438
loadDataAndPreprocess done. time esclaped:  18.29214572906494
current AstranArea= 10816.756900000191
>>> choose the cluster SIN_G0_1_95!

dealing with pattern# SIN_G1_1_98 with 456 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SIN_G1_26_55 with 397 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G1_26_55 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 10747.229441642761, gates: 4013, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G1_26_55.lib; read_verilog /tmp/K25U5CEO7F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G1_26_55.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K25U5CEO7F.v
Parsing Verilog input from `/tmp/K25U5CEO7F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8db274da8a
CPU: user 0.27s system 0.01s, MEM: 48.94 MB total, 42.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4013, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 809), ('OAI21X1', 451), ('INVX1', 441), ('NAND3X1', 441), ('XNOR2X1', 429), ('AOI21X1', 324), ('SIN_G1_26_55', 230), ('NOR3X1', 227), ('SIN_G0_1_95', 209), ('NOR2X1', 206), ('XOR2X1', 165), ('AND2X2', 67), ('PI', 24), ('OR2X2', 14)]
creating networkx graph with  4037  nodes
created networkx graph with  4037  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  33.26561951637268
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  34.91700220108032
loadDataAndPreprocess done. time esclaped:  34.91705846786499
current AstranArea= 10747.229600000188
>>> choose the cluster SIN_G1_26_55!

dealing with pattern# SIN_G2_1_51 with 473 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SIN_G2_541_2227 with 274 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G2_541_2227 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 9892.129234552383, gates: 3660, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G2_541_2227.lib; read_verilog /tmp/6HRLSBBM4V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G2_541_2227.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6HRLSBBM4V.v
Parsing Verilog input from `/tmp/6HRLSBBM4V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dbcd981150
CPU: user 0.25s system 0.01s, MEM: 45.95 MB total, 39.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3660, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 770), ('INVX1', 442), ('OAI21X1', 421), ('NAND3X1', 415), ('AOI21X1', 278), ('SIN_G1_26_55', 232), ('NOR3X1', 204), ('SIN_G0_1_95', 203), ('SIN_G2_541_2227', 196), ('XNOR2X1', 189), ('NOR2X1', 180), ('AND2X2', 59), ('XOR2X1', 43), ('OR2X2', 28), ('PI', 24)]
creating networkx graph with  3684  nodes
created networkx graph with  3684  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  49.4780752658844
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  50.72758650779724
loadDataAndPreprocess done. time esclaped:  50.727636098861694
current AstranArea= 9892.129300000193
>>> choose the cluster SIN_G2_541_2227!

dealing with pattern# SIN_G3_1_31 with 480 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SIN_G3_29_444 with 256 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G3_29_444 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 9746.62393951416, gates: 3560, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G3_29_444.lib; read_verilog /tmp/871MM8W9VV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G3_29_444.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/871MM8W9VV.v
Parsing Verilog input from `/tmp/871MM8W9VV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: feb3937735
CPU: user 0.25s system 0.02s, MEM: 45.30 MB total, 39.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3560, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 653), ('NAND3X1', 438), ('INVX1', 425), ('OAI21X1', 379), ('AOI21X1', 278), ('SIN_G0_1_95', 218), ('SIN_G1_26_55', 208), ('NOR3X1', 201), ('SIN_G2_541_2227', 198), ('XNOR2X1', 188), ('NOR2X1', 155), ('SIN_G3_29_444', 107), ('AND2X2', 44), ('XOR2X1', 42), ('OR2X2', 26), ('PI', 24)]
creating networkx graph with  3584  nodes
created networkx graph with  3584  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  65.24266839027405
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  66.2169463634491
loadDataAndPreprocess done. time esclaped:  66.2170135974884
current AstranArea= 9746.624000000169
>>> choose the cluster SIN_G3_29_444!

dealing with pattern# SIN_G4_1_31 with 491 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SIN_G4_3_62 with 236 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&~A&~B ]
dealing with pattern# SIN_G4_106_1233 with 200 clusters ( size = 3 )
>>> : Synthesis pattern# SIN_G4_106_1233 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 9609.229638695717, gates: 3497, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G4_106_1233.lib; read_verilog /tmp/823COP6SE2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sin//SIN_G4_106_1233.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/823COP6SE2.v
Parsing Verilog input from `/tmp/823COP6SE2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 22f8bee7e1
CPU: user 0.24s system 0.02s, MEM: 44.82 MB total, 38.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3497, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 662), ('INVX1', 383), ('OAI21X1', 375), ('SIN_G4_106_1233', 362), ('NAND3X1', 351), ('AOI21X1', 270), ('SIN_G0_1_95', 201), ('SIN_G2_541_2227', 197), ('XNOR2X1', 179), ('NOR3X1', 137), ('NOR2X1', 133), ('SIN_G3_29_444', 110), ('AND2X2', 57), ('XOR2X1', 46), ('OR2X2', 28), ('PI', 24), ('SIN_G1_26_55', 6)]
creating networkx graph with  3521  nodes
created networkx graph with  3521  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  80.56256914138794
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  81.73782801628113
loadDataAndPreprocess done. time esclaped:  81.737877368927
current AstranArea= 9609.229700000169
>>> choose the cluster SIN_G4_106_1233!

saveArea= 1273.3680000000113  /  11.700956289140324 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//sqrt.lib; read_verilog /tmp/QON2D6U8MY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//sqrt.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QON2D6U8MY.v
Parsing Verilog input from `/tmp/QON2D6U8MY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 83687453fa
CPU: user 1.37s system 0.08s, MEM: 169.93 MB total, 162.24 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.7209107875823975
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.24683952331543
loadDataAndPreprocess done. time esclaped:  6.246890544891357
originalArea= 47752.68289998942
initial AstranArea= 47752.68289998942
dealing with pattern# SQRT_G0_115_120 with 1745 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G0_16_110 with 1612 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G0_173_198_231 with 1493 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G0_173_198_231 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_173_198_231.lib; read_verilog /tmp/T2VOUJN85O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_173_198_231.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T2VOUJN85O.v
Parsing Verilog input from `/tmp/T2VOUJN85O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 85b2b0ad12
CPU: user 1.41s system 0.07s, MEM: 170.14 MB total, 162.05 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  19.007138967514038
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.035612106323242
loadDataAndPreprocess done. time esclaped:  22.035661220550537
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_173_198_231_260 with 1451 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G0_173_198_231_260 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_173_198_231_260.lib; read_verilog /tmp/UORRWGT0Q3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_173_198_231_260.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UORRWGT0Q3.v
Parsing Verilog input from `/tmp/UORRWGT0Q3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d145360427
CPU: user 1.43s system 0.05s, MEM: 170.21 MB total, 162.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  27.11863422393799
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.31010866165161
loadDataAndPreprocess done. time esclaped:  30.310160636901855
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_196_301_302 with 1451 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ (A&B)|(~A&~B) ]
dealing with pattern# SQRT_G0_278_400_430_431 with 1324 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G0_278_400_430_431 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_278_400_430_431.lib; read_verilog /tmp/0ANP2HDIQC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_278_400_430_431.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0ANP2HDIQC.v
Parsing Verilog input from `/tmp/0ANP2HDIQC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fa7f538a21
CPU: user 1.40s system 0.08s, MEM: 170.21 MB total, 161.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.80121946334839
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.08117485046387
loadDataAndPreprocess done. time esclaped:  39.08122897148132
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_278_400_430_431_432 with 1317 clusters ( size = 5 )
>>> : Synthesis pattern# SQRT_G0_278_400_430_431_432 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_278_400_430_431_432.lib; read_verilog /tmp/EAKG8WMM0Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_278_400_430_431_432.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EAKG8WMM0Y.v
Parsing Verilog input from `/tmp/EAKG8WMM0Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9e415bd637
CPU: user 1.41s system 0.09s, MEM: 170.28 MB total, 162.18 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  44.65629863739014
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  47.04835224151611
loadDataAndPreprocess done. time esclaped:  47.04840135574341
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_0_264 with 1116 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_0_264 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41329.291956067085, gates: 15323, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_0_264.lib; read_verilog /tmp/2O3WE3T87Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G0_0_264.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2O3WE3T87Z.v
Parsing Verilog input from `/tmp/2O3WE3T87Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5537789244
CPU: user 1.18s system 0.06s, MEM: 144.21 MB total, 137.92 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15323, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2399), ('AOI21X1', 2322), ('NAND3X1', 2053), ('NAND2X1', 1960), ('INVX1', 1857), ('XNOR2X1', 1586), ('NOR3X1', 962), ('NOR2X1', 852), ('SQRT_G0_0_264', 802), ('XOR2X1', 403), ('PI', 128), ('AND2X2', 81), ('OR2X2', 46)]
creating networkx graph with  15451  nodes
created networkx graph with  15451  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  51.92375445365906
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  54.723599910736084
loadDataAndPreprocess done. time esclaped:  54.72365999221802
current AstranArea= 41268.28379999345
>>> choose the cluster SQRT_G0_0_264!

dealing with pattern# SQRT_G1_2_300 with 1132 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G1_133_155 with 885 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G1_1_67 with 843 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_1_67 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41253.77616691589, gates: 15416, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G1_1_67.lib; read_verilog /tmp/GT7W2KAP5B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G1_1_67.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GT7W2KAP5B.v
Parsing Verilog input from `/tmp/GT7W2KAP5B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 95df695f56
CPU: user 1.21s system 0.05s, MEM: 144.73 MB total, 138.41 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15416, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2389), ('AOI21X1', 2307), ('NAND3X1', 2114), ('INVX1', 1964), ('NAND2X1', 1950), ('XNOR2X1', 1618), ('NOR3X1', 972), ('NOR2X1', 812), ('SQRT_G0_0_264', 714), ('XOR2X1', 367), ('PI', 128), ('SQRT_G1_1_67', 124), ('AND2X2', 83), ('OR2X2', 2)]
creating networkx graph with  15544  nodes
created networkx graph with  15544  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  65.99510598182678
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  69.18627572059631
loadDataAndPreprocess done. time esclaped:  69.18632555007935
current AstranArea= 41253.77699999336
>>> choose the cluster SQRT_G1_1_67!

dealing with pattern# SQRT_G2_2_157 with 1148 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G2_46_91 with 967 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G2_1_99 with 916 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SQRT_G2_1_62 with 845 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G2_1_62 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33253.293374061584, gates: 11410, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G2_1_62.lib; read_verilog /tmp/FLTQWGPL16.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G2_1_62.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FLTQWGPL16.v
Parsing Verilog input from `/tmp/FLTQWGPL16.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cb86863908
CPU: user 0.88s system 0.03s, MEM: 113.55 MB total, 106.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11410, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('SQRT_G0_0_264', 1771), ('XNOR2X1', 1621), ('NAND2X1', 1313), ('NAND3X1', 1276), ('SQRT_G1_1_67', 833), ('OAI21X1', 739), ('SQRT_G2_1_62', 691), ('INVX1', 389), ('NOR3X1', 312), ('XOR2X1', 304), ('NOR2X1', 215), ('PI', 128), ('AND2X2', 102), ('OR2X2', 2)]
creating networkx graph with  11538  nodes
created networkx graph with  11538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  79.52906537055969
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  81.40935111045837
loadDataAndPreprocess done. time esclaped:  81.40939998626709
current AstranArea= 33253.29379999856
>>> choose the cluster SQRT_G2_1_62!

dealing with pattern# SQRT_G3_113_183 with 1330 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G3_113_183 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33253.293374061584, gates: 11410, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G3_113_183.lib; read_verilog /tmp/RUOX8JJMD7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G3_113_183.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RUOX8JJMD7.v
Parsing Verilog input from `/tmp/RUOX8JJMD7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e0f33d4422
CPU: user 0.89s system 0.03s, MEM: 113.57 MB total, 106.82 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11410, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('SQRT_G0_0_264', 1771), ('XNOR2X1', 1621), ('NAND2X1', 1313), ('NAND3X1', 1276), ('SQRT_G1_1_67', 833), ('OAI21X1', 739), ('SQRT_G2_1_62', 691), ('INVX1', 389), ('NOR3X1', 312), ('XOR2X1', 304), ('NOR2X1', 215), ('PI', 128), ('AND2X2', 102), ('OR2X2', 2)]
creating networkx graph with  11538  nodes
created networkx graph with  11538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  88.91945481300354
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  90.73136758804321
loadDataAndPreprocess done. time esclaped:  90.73141837120056
current AstranArea= 33253.29379999856
>>> area increased after remapping!

dealing with pattern# SQRT_G3_1_87 with 922 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SQRT_G3_19_21 with 818 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# SQRT_G3_2_4 with 697 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_2_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33202.444576621056, gates: 11378, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G3_2_4.lib; read_verilog /tmp/B8RXI4C943.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G3_2_4.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B8RXI4C943.v
Parsing Verilog input from `/tmp/B8RXI4C943.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8a41573b94
CPU: user 0.87s system 0.04s, MEM: 113.33 MB total, 107.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11378, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('XNOR2X1', 1647), ('NAND2X1', 1302), ('NAND3X1', 1258), ('SQRT_G0_0_264', 1119), ('SQRT_G1_1_67', 831), ('SQRT_G2_1_62', 746), ('OAI21X1', 678), ('SQRT_G3_2_4', 627), ('INVX1', 375), ('NOR3X1', 331), ('XOR2X1', 278), ('NOR2X1', 233), ('PI', 128), ('AND2X2', 109), ('OR2X2', 2)]
creating networkx graph with  11506  nodes
created networkx graph with  11506  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  94.25002336502075
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  95.44083380699158
loadDataAndPreprocess done. time esclaped:  95.44088768959045
current AstranArea= 33202.44499999859
>>> choose the cluster SQRT_G3_2_4!

dealing with pattern# SQRT_G4_113_182 with 1354 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_113_182 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33202.444576621056, gates: 11378, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G4_113_182.lib; read_verilog /tmp/S5L45NTHL0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G4_113_182.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S5L45NTHL0.v
Parsing Verilog input from `/tmp/S5L45NTHL0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cc77b7d7dd
CPU: user 0.88s system 0.04s, MEM: 113.35 MB total, 107.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11378, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('XNOR2X1', 1647), ('NAND2X1', 1302), ('NAND3X1', 1258), ('SQRT_G0_0_264', 1119), ('SQRT_G1_1_67', 831), ('SQRT_G2_1_62', 746), ('OAI21X1', 678), ('SQRT_G3_2_4', 627), ('INVX1', 375), ('NOR3X1', 331), ('XOR2X1', 278), ('NOR2X1', 233), ('PI', 128), ('AND2X2', 109), ('OR2X2', 2)]
creating networkx graph with  11506  nodes
created networkx graph with  11506  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  102.84359240531921
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.42721128463745
loadDataAndPreprocess done. time esclaped:  104.42725896835327
current AstranArea= 33202.44499999859
>>> area increased after remapping!

dealing with pattern# SQRT_G4_1_88 with 680 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SQRT_G4_1_52 with 655 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|~A|~B ]
dealing with pattern# SQRT_G4_8_23 with 530 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# SQRT_G4_20_115_180_181 with 397 clusters ( size = 5 )
>>> : Synthesis pattern# SQRT_G4_20_115_180_181 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33027.18362379074, gates: 11261, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G4_20_115_180_181.lib; read_verilog /tmp/PGA2CF25DD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/sqrt//SQRT_G4_20_115_180_181.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PGA2CF25DD.v
Parsing Verilog input from `/tmp/PGA2CF25DD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 147b30a19b
CPU: user 0.89s system 0.03s, MEM: 112.65 MB total, 105.83 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11261, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1985), ('XNOR2X1', 1799), ('NAND2X1', 1326), ('NAND3X1', 1284), ('SQRT_G0_0_264', 1051), ('SQRT_G1_1_67', 930), ('SQRT_G3_2_4', 896), ('SQRT_G2_1_62', 869), ('OAI21X1', 415), ('INVX1', 302), ('XOR2X1', 128), ('PI', 128), ('NOR2X1', 92), ('NOR3X1', 91), ('AND2X2', 73), ('OR2X2', 16), ('SQRT_G4_20_115_180_181', 4)]
creating networkx graph with  11389  nodes
created networkx graph with  11389  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  107.92271065711975
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  109.5920672416687
loadDataAndPreprocess done. time esclaped:  109.59211564064026
current AstranArea= 33027.18399999862
>>> choose the cluster SQRT_G4_20_115_180_181!

saveArea= 14725.498899990802  /  30.837008531711348 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 37345.48532640934, gates: 13895, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//square.lib; read_verilog /tmp/W85D10PTMO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//square.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W85D10PTMO.v
Parsing Verilog input from `/tmp/W85D10PTMO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 115027aa5e
CPU: user 1.02s system 0.06s, MEM: 128.27 MB total, 121.77 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13896, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4381), ('OAI21X1', 1901), ('NAND3X1', 1466), ('XNOR2X1', 1458), ('INVX1', 1396), ('XOR2X1', 1344), ('AOI21X1', 919), ('NOR2X1', 604), ('OR2X2', 168), ('AND2X2', 148), ('NOR3X1', 109), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13960  nodes
created networkx graph with  13960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.093182325363159
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.320394992828369
loadDataAndPreprocess done. time esclaped:  6.320449590682983
originalArea= 37336.10009999637
initial AstranArea= 37336.10009999637
dealing with pattern# SQUARE_G0_9_10 with 1746 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 36789.30076086521, gates: 13045, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G0_9_10.lib; read_verilog /tmp/JI2LW3HGSY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JI2LW3HGSY.v
Parsing Verilog input from `/tmp/JI2LW3HGSY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d1a8c6a44b
CPU: user 0.97s system 0.04s, MEM: 122.88 MB total, 116.28 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2742), ('OAI21X1', 1704), ('XNOR2X1', 1448), ('INVX1', 1417), ('NAND3X1', 1407), ('XOR2X1', 1356), ('SQUARE_G0_9_10', 1075), ('AOI21X1', 899), ('NOR2X1', 548), ('OR2X2', 199), ('AND2X2', 160), ('NOR3X1', 89), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13110  nodes
created networkx graph with  13110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  28.256165981292725
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  31.517809867858887
loadDataAndPreprocess done. time esclaped:  31.517868518829346
current AstranArea= 36784.60849999662
>>> choose the cluster SQUARE_G0_9_10!

dealing with pattern# SQUARE_G1_2_6 with 1225 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G1_2_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 36545.40796613693, gates: 13019, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G1_2_6.lib; read_verilog /tmp/7KP3FO9EF3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G1_2_6.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7KP3FO9EF3.v
Parsing Verilog input from `/tmp/7KP3FO9EF3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ca2f8ca54
CPU: user 0.95s system 0.05s, MEM: 122.63 MB total, 116.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13020, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2819), ('OAI21X1', 1714), ('XNOR2X1', 1480), ('XOR2X1', 1319), ('INVX1', 1229), ('NAND3X1', 1205), ('SQUARE_G0_9_10', 1112), ('AOI21X1', 778), ('SQUARE_G1_2_6', 635), ('NOR2X1', 485), ('AND2X2', 113), ('NOR3X1', 97), ('PI', 64), ('OR2X2', 32), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13084  nodes
created networkx graph with  13084  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  52.88564443588257
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  56.61514711380005
loadDataAndPreprocess done. time esclaped:  56.61519694328308
current AstranArea= 36540.71559999676
>>> choose the cluster SQUARE_G1_2_6!

dealing with pattern# SQUARE_G2_2_6 with 1208 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SQUARE_G2_13_63_114 with 1037 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|~B|~C ]
dealing with pattern# SQUARE_G2_2_28 with 921 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_2_28 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 36242.87236881256, gates: 12740, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G2_2_28.lib; read_verilog /tmp/8IL0YRJXO7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G2_2_28.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8IL0YRJXO7.v
Parsing Verilog input from `/tmp/8IL0YRJXO7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4dff74a01a
CPU: user 0.94s system 0.06s, MEM: 120.87 MB total, 114.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12741, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2727), ('OAI21X1', 1589), ('XNOR2X1', 1459), ('XOR2X1', 1348), ('NAND3X1', 1205), ('INVX1', 1083), ('SQUARE_G0_9_10', 973), ('AOI21X1', 777), ('SQUARE_G1_2_6', 494), ('NOR2X1', 479), ('SQUARE_G2_2_28', 393), ('NOR3X1', 92), ('AND2X2', 83), ('PI', 64), ('OR2X2', 37), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12805  nodes
created networkx graph with  12805  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  76.2453339099884
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  80.35318374633789
loadDataAndPreprocess done. time esclaped:  80.35323023796082
current AstranArea= 36238.179999996995
>>> choose the cluster SQUARE_G2_2_28!

dealing with pattern# SQUARE_G3_2_6 with 1211 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SQUARE_G3_13_63_114 with 1051 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|~B|~C ]
dealing with pattern# SQUARE_G3_13_63_113_114 with 847 clusters ( size = 4 )
>>> : Synthesis pattern# SQUARE_G3_13_63_113_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 36211.03108882904, gates: 12661, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G3_13_63_113_114.lib; read_verilog /tmp/F7B2F6RZIS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G3_13_63_113_114.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F7B2F6RZIS.v
Parsing Verilog input from `/tmp/F7B2F6RZIS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d51f0ff291
CPU: user 0.94s system 0.06s, MEM: 120.62 MB total, 113.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12662, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2756), ('OAI21X1', 1585), ('XNOR2X1', 1452), ('XOR2X1', 1354), ('NAND3X1', 1070), ('INVX1', 1010), ('SQUARE_G0_9_10', 943), ('AOI21X1', 775), ('SQUARE_G1_2_6', 499), ('SQUARE_G2_2_28', 440), ('NOR2X1', 426), ('NOR3X1', 120), ('SQUARE_G3_13_63_113_114', 110), ('AND2X2', 86), ('PI', 64), ('OR2X2', 34), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12726  nodes
created networkx graph with  12726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  100.5645489692688
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.10685586929321
loadDataAndPreprocess done. time esclaped:  104.10690474510193
current AstranArea= 36206.338699997104
>>> choose the cluster SQUARE_G3_13_63_113_114!

dealing with pattern# SQUARE_G4_2_6 with 1221 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# SQUARE_G4_13_62_113 with 1059 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|~B|~C ]
dealing with pattern# SQUARE_G4_13_62_112_113 with 868 clusters ( size = 4 )
>>> Warning: the pattern has been included. function: [ A|~B|~C ]
dealing with pattern# SQUARE_G4_2_28 with 851 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# SQUARE_G4_19_20 with 769 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G4_19_20 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 33219.917412638664, gates: 11595, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G4_19_20.lib; read_verilog /tmp/BXO1NC7R8F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/square//SQUARE_G4_19_20.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BXO1NC7R8F.v
Parsing Verilog input from `/tmp/BXO1NC7R8F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 32d16e0415
CPU: user 0.86s system 0.07s, MEM: 113.47 MB total, 106.69 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11596, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2735), ('OAI21X1', 1638), ('SQUARE_G4_19_20', 1180), ('INVX1', 1156), ('NAND3X1', 1066), ('SQUARE_G0_9_10', 996), ('AOI21X1', 762), ('SQUARE_G1_2_6', 446), ('NOR2X1', 434), ('SQUARE_G2_2_28', 363), ('XOR2X1', 319), ('XNOR2X1', 160), ('NOR3X1', 117), ('SQUARE_G3_13_63_113_114', 112), ('AND2X2', 73), ('PI', 64), ('OR2X2', 37), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  11660  nodes
created networkx graph with  11660  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  123.02446222305298
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  126.60974955558777
loadDataAndPreprocess done. time esclaped:  126.60980463027954
current AstranArea= 33215.22449999798
>>> choose the cluster SQUARE_G4_19_20!

saveArea= 4120.875599998391  /  11.037241674844319 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 28927.18197965622, gates: 9973, depth: 38
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//voter.lib; read_verilog /tmp/SZUV6HMVDY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//voter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SZUV6HMVDY.v
Parsing Verilog input from `/tmp/SZUV6HMVDY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b9ef88ec0e
CPU: user 0.69s system 0.04s, MEM: 96.84 MB total, 89.95 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9973, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 1891), ('INVX1', 1874), ('AOI21X1', 1351), ('NAND2X1', 1142), ('PI', 1001), ('XOR2X1', 849), ('OAI21X1', 842), ('NAND3X1', 825), ('NOR2X1', 438), ('NOR3X1', 363), ('AND2X2', 212), ('OR2X2', 186)]
creating networkx graph with  10974  nodes
created networkx graph with  10974  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8236184120178223
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.3067145347595215
loadDataAndPreprocess done. time esclaped:  3.3067665100097656
originalArea= 28922.48969999768
initial AstranArea= 28922.48969999768
dealing with pattern# VOTER_G0_9_10 with 1125 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 27092.808312535286, gates: 9167, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G0_9_10.lib; read_verilog /tmp/B86D3B5UUD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B86D3B5UUD.v
Parsing Verilog input from `/tmp/B86D3B5UUD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1c54423191
CPU: user 0.64s system 0.04s, MEM: 92.57 MB total, 86.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9167, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1422), ('INVX1', 1365), ('AOI21X1', 1252), ('PI', 1001), ('VOTER_G0_9_10', 975), ('NAND3X1', 761), ('NOR2X1', 747), ('OAI21X1', 729), ('XOR2X1', 451), ('NOR3X1', 437), ('OR2X2', 376), ('XNOR2X1', 347), ('AND2X2', 305)]
creating networkx graph with  10168  nodes
created networkx graph with  10168  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.962880611419678
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.621232032775879
loadDataAndPreprocess done. time esclaped:  14.621282577514648
current AstranArea= 27090.46209999916
>>> choose the cluster VOTER_G0_9_10!

dealing with pattern# VOTER_G1_30_31 with 580 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_30_31 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 25933.893496513367, gates: 8659, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G1_30_31.lib; read_verilog /tmp/OUT9CXI0MT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G1_30_31.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OUT9CXI0MT.v
Parsing Verilog input from `/tmp/OUT9CXI0MT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 95bc296318
CPU: user 0.62s system 0.03s, MEM: 88.62 MB total, 81.47 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1575), ('AOI21X1', 1239), ('NAND2X1', 1181), ('PI', 1001), ('VOTER_G0_9_10', 970), ('NAND3X1', 714), ('VOTER_G1_30_31', 598), ('OAI21X1', 420), ('XNOR2X1', 391), ('OR2X2', 389), ('XOR2X1', 365), ('NOR3X1', 358), ('AND2X2', 269), ('NOR2X1', 190)]
creating networkx graph with  9660  nodes
created networkx graph with  9660  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.632282733917236
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.711764574050903
loadDataAndPreprocess done. time esclaped:  22.71181344985962
current AstranArea= 25929.20069999923
>>> choose the cluster VOTER_G1_30_31!

dealing with pattern# VOTER_G2_2_5 with 691 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G2_2_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 23995.243347644806, gates: 7619, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G2_2_5.lib; read_verilog /tmp/W4W3DK3DLQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G2_2_5.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W4W3DK3DLQ.v
Parsing Verilog input from `/tmp/W4W3DK3DLQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ae4104c1da
CPU: user 0.57s system 0.01s, MEM: 81.25 MB total, 74.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7619, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1037), ('INVX1', 1035), ('PI', 1001), ('VOTER_G0_9_10', 966), ('AOI21X1', 741), ('NAND3X1', 725), ('VOTER_G2_2_5', 491), ('OAI21X1', 450), ('VOTER_G1_30_31', 440), ('XNOR2X1', 423), ('XOR2X1', 350), ('OR2X2', 273), ('AND2X2', 268), ('NOR3X1', 225), ('NOR2X1', 195)]
creating networkx graph with  8620  nodes
created networkx graph with  8620  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  28.68778657913208
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  29.6701979637146
loadDataAndPreprocess done. time esclaped:  29.67024540901184
current AstranArea= 23990.55049999948
>>> choose the cluster VOTER_G2_2_5!

dealing with pattern# VOTER_G3_1_2 with 357 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_1_2 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 23803.08895087242, gates: 7474, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G3_1_2.lib; read_verilog /tmp/H1YYRGF09J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G3_1_2.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/H1YYRGF09J.v
Parsing Verilog input from `/tmp/H1YYRGF09J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1e0f00792a
CPU: user 0.54s system 0.04s, MEM: 79.49 MB total, 72.99 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7474, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1030), ('PI', 1001), ('VOTER_G0_9_10', 966), ('INVX1', 876), ('AOI21X1', 762), ('NAND3X1', 736), ('VOTER_G1_30_31', 441), ('OAI21X1', 437), ('XNOR2X1', 428), ('XOR2X1', 342), ('VOTER_G2_2_5', 296), ('OR2X2', 256), ('AND2X2', 253), ('NOR3X1', 236), ('NOR2X1', 209), ('VOTER_G3_1_2', 206)]
creating networkx graph with  8475  nodes
created networkx graph with  8475  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.083282232284546
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  35.773833990097046
loadDataAndPreprocess done. time esclaped:  35.77388048171997
current AstranArea= 23798.396099999536
>>> choose the cluster VOTER_G3_1_2!

dealing with pattern# VOTER_G4_11_12 with 335 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G4_11_12 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 23696.958671569824, gates: 7392, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G4_11_12.lib; read_verilog /tmp/AEHU4ZJY5C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05_5/voter//VOTER_G4_11_12.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AEHU4ZJY5C.v
Parsing Verilog input from `/tmp/AEHU4ZJY5C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 421ec69103
CPU: user 0.54s system 0.02s, MEM: 78.69 MB total, 72.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7392, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1074), ('VOTER_G0_9_10', 1004), ('PI', 1001), ('INVX1', 946), ('AOI21X1', 682), ('NAND3X1', 616), ('OAI21X1', 474), ('VOTER_G1_30_31', 437), ('XNOR2X1', 376), ('XOR2X1', 269), ('VOTER_G2_2_5', 252), ('AND2X2', 245), ('OR2X2', 229), ('NOR2X1', 223), ('VOTER_G3_1_2', 216), ('NOR3X1', 212), ('VOTER_G4_11_12', 137)]
creating networkx graph with  8393  nodes
created networkx graph with  8393  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  40.98376512527466
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  41.96081829071045
loadDataAndPreprocess done. time esclaped:  41.960866928100586
current AstranArea= 23694.612300000055
>>> choose the cluster VOTER_G4_11_12!

saveArea= 5227.877399997626  /  18.075475016931357 %
