
State Machine - |p4_project|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
Name current_read_state.READ_POST_WAIT current_read_state.READ current_read_state.READ_WAIT current_read_state.READ_IDLE 
current_read_state.READ_IDLE 0 0 0 0 
current_read_state.READ_WAIT 0 0 1 1 
current_read_state.READ 0 1 0 1 
current_read_state.READ_POST_WAIT 1 0 0 1 

State Machine - |p4_project|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
Name operation_address.CP_CURRENT_REG operation_address.BWCTRL_REG operation_address.DSM_REG operation_address.DPS_REG operation_address.C_COUNTERS_REG operation_address.M_REG operation_address.N_REG operation_address.000000 operation_address.ANY_DPRIO operation_address.VCO_REG 
operation_address.000000 0 0 0 0 0 0 0 0 0 0 
operation_address.N_REG 0 0 0 0 0 0 1 1 0 0 
operation_address.M_REG 0 0 0 0 0 1 0 1 0 0 
operation_address.C_COUNTERS_REG 0 0 0 0 1 0 0 1 0 0 
operation_address.DPS_REG 0 0 0 1 0 0 0 1 0 0 
operation_address.DSM_REG 0 0 1 0 0 0 0 1 0 0 
operation_address.BWCTRL_REG 0 1 0 0 0 0 0 1 0 0 
operation_address.CP_CURRENT_REG 1 0 0 0 0 0 0 1 0 0 
operation_address.VCO_REG 0 0 0 0 0 0 0 1 0 1 
operation_address.ANY_DPRIO 0 0 0 0 0 0 0 1 1 0 

State Machine - |p4_project|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
Name current_state.IDLE current_state.LOCKED current_state.WAIT_ON_LOCK 
current_state.IDLE 0 0 0 
current_state.WAIT_ON_LOCK 1 0 1 
current_state.LOCKED 1 1 0 

State Machine - |p4_project|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
Name dprio_cur_state.DPRIO_DONE dprio_cur_state.TEN dprio_cur_state.NINE dprio_cur_state.EIGHT dprio_cur_state.SEVEN dprio_cur_state.SIX dprio_cur_state.FIVE dprio_cur_state.FOUR dprio_cur_state.THREE dprio_cur_state.TWO dprio_cur_state.ONE dprio_cur_state.DPRIO_IDLE 
dprio_cur_state.DPRIO_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 
dprio_cur_state.ONE 0 0 0 0 0 0 0 0 0 0 1 1 
dprio_cur_state.TWO 0 0 0 0 0 0 0 0 0 1 0 1 
dprio_cur_state.THREE 0 0 0 0 0 0 0 0 1 0 0 1 
dprio_cur_state.FOUR 0 0 0 0 0 0 0 1 0 0 0 1 
dprio_cur_state.FIVE 0 0 0 0 0 0 1 0 0 0 0 1 
dprio_cur_state.SIX 0 0 0 0 0 1 0 0 0 0 0 1 
dprio_cur_state.SEVEN 0 0 0 0 1 0 0 0 0 0 0 1 
dprio_cur_state.EIGHT 0 0 0 1 0 0 0 0 0 0 0 1 
dprio_cur_state.NINE 0 0 1 0 0 0 0 0 0 0 0 1 
dprio_cur_state.TEN 0 1 0 0 0 0 0 0 0 0 0 1 
dprio_cur_state.DPRIO_DONE 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |p4_project|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
Name dps_current_state.DPS_CHANGED dps_current_state.DPS_WAIT_DPRIO_WRITING dps_current_state.DPS_WAIT_PHASE_EN dps_current_state.DPS_START dps_current_state.DPS_WAIT_PHASE_DONE dps_current_state.DPS_DONE 
dps_current_state.DPS_DONE 0 0 0 0 0 0 
dps_current_state.DPS_WAIT_PHASE_DONE 0 0 0 0 1 1 
dps_current_state.DPS_START 0 0 0 1 0 1 
dps_current_state.DPS_WAIT_PHASE_EN 0 0 1 0 0 1 
dps_current_state.DPS_WAIT_DPRIO_WRITING 0 1 0 0 0 1 
dps_current_state.DPS_CHANGED 1 0 0 0 0 1 

State Machine - |p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
Name dps_current_state.PHASE_DONE_LOW_0 dps_current_state.PHASE_DONE_LOW_4 dps_current_state.PHASE_DONE_LOW_3 dps_current_state.PHASE_DONE_LOW_2 dps_current_state.PHASE_DONE_LOW_1 dps_current_state.PHASE_DONE_HIGH 
dps_current_state.PHASE_DONE_HIGH 0 0 0 0 0 0 
dps_current_state.PHASE_DONE_LOW_1 0 0 0 0 1 1 
dps_current_state.PHASE_DONE_LOW_2 0 0 0 1 0 1 
dps_current_state.PHASE_DONE_LOW_3 0 0 1 0 0 1 
dps_current_state.PHASE_DONE_LOW_4 0 1 0 0 0 1 
dps_current_state.PHASE_DONE_LOW_0 1 0 0 0 0 1 

State Machine - |p4_project|altera_avalon_packets_to_master:packets_to_master_1|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |p4_project|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |p4_project|proyecto3_system_nios_ii_processor:nios_ii_processor|proyecto3_system_nios_ii_processor_cpu:cpu|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper|proyecto3_system_nios_ii_processor_cpu_debug_slave_tck:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |p4_project|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_rxshifter:i_altr_i2c_rxshifter|rx_shiftfsm_state
Name rx_shiftfsm_state.RX_DONE rx_shiftfsm_state.RX_SLV_SHIFT rx_shiftfsm_state.RX_HOLD rx_shiftfsm_state.RX_CLK_HIGH rx_shiftfsm_state.RX_CLK_LOW rx_shiftfsm_state.RX_CLK_LOAD rx_shiftfsm_state.IDLE 
rx_shiftfsm_state.IDLE 0 0 0 0 0 0 0 
rx_shiftfsm_state.RX_CLK_LOAD 0 0 0 0 0 1 1 
rx_shiftfsm_state.RX_CLK_LOW 0 0 0 0 1 0 1 
rx_shiftfsm_state.RX_CLK_HIGH 0 0 0 1 0 0 1 
rx_shiftfsm_state.RX_HOLD 0 0 1 0 0 0 1 
rx_shiftfsm_state.RX_SLV_SHIFT 0 1 0 0 0 0 1 
rx_shiftfsm_state.RX_DONE 1 0 0 0 0 0 1 

State Machine - |p4_project|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_txshifter:i_altr_i2c_txshifter|tx_shiftfsm_state
Name tx_shiftfsm_state.TX_DONE tx_shiftfsm_state.TX_SLV_SHIFT tx_shiftfsm_state.TX_CLK_HOLD tx_shiftfsm_state.TX_CLK_HIGH tx_shiftfsm_state.TX_CLK_LOW tx_shiftfsm_state.TX_CLK_LOAD tx_shiftfsm_state.TX_IDLE 
tx_shiftfsm_state.TX_IDLE 0 0 0 0 0 0 0 
tx_shiftfsm_state.TX_CLK_LOAD 0 0 0 0 0 1 1 
tx_shiftfsm_state.TX_CLK_LOW 0 0 0 0 1 0 1 
tx_shiftfsm_state.TX_CLK_HIGH 0 0 0 1 0 0 1 
tx_shiftfsm_state.TX_CLK_HOLD 0 0 1 0 0 0 1 
tx_shiftfsm_state.TX_SLV_SHIFT 0 1 0 0 0 0 1 
tx_shiftfsm_state.TX_DONE 1 0 0 0 0 0 1 

State Machine - |p4_project|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen|fsm_state
Name fsm_state.RDDATABYTE fsm_state.ISSUE_READ fsm_state.SPLIT_WRITE fsm_state.WRITE_COMPLETE fsm_state.NEXT_WRITE fsm_state.ISSUE_WRITE fsm_state.WRDATABYTE fsm_state.ASSIGN_WRADDR fsm_state.ASSIGN_RDADDR fsm_state.WORDADDRBYTE_4 fsm_state.WORDADDRBYTE_3 fsm_state.WORDADDRBYTE_2 fsm_state.WORDADDRBYTE_1 fsm_state.IDLE 
fsm_state.IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
fsm_state.WORDADDRBYTE_1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
fsm_state.WORDADDRBYTE_2 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
fsm_state.WORDADDRBYTE_3 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
fsm_state.WORDADDRBYTE_4 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
fsm_state.ASSIGN_RDADDR 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
fsm_state.ASSIGN_WRADDR 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
fsm_state.WRDATABYTE 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
fsm_state.ISSUE_WRITE 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
fsm_state.NEXT_WRITE 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
fsm_state.WRITE_COMPLETE 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
fsm_state.SPLIT_WRITE 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
fsm_state.ISSUE_READ 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
fsm_state.RDDATABYTE 1 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |p4_project|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_slvfsm:i_altr_i2c_slvfsm|slv_fsm_state
Name slv_fsm_state.TX_LOOP slv_fsm_state.WAIT_DATA slv_fsm_state.RX_LOOP slv_fsm_state.RX_10BIT_2_ADDR slv_fsm_state.RX_1BYTE slv_fsm_state.IDLE 
slv_fsm_state.IDLE 0 0 0 0 0 0 
slv_fsm_state.RX_1BYTE 0 0 0 0 1 1 
slv_fsm_state.RX_10BIT_2_ADDR 0 0 0 1 0 1 
slv_fsm_state.RX_LOOP 0 0 1 0 0 1 
slv_fsm_state.WAIT_DATA 0 1 0 0 0 1 
slv_fsm_state.TX_LOOP 1 0 0 0 0 1 

State Machine - |p4_project|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_condt_det:i_altr_i2c_condt_det|bus_state
Name bus_state.BUS_COUNTING bus_state.BUS_LOAD_CNT bus_state.BUS_BUSY bus_state.BUS_IDLE 
bus_state.BUS_IDLE 0 0 0 0 
bus_state.BUS_BUSY 0 0 1 1 
bus_state.BUS_LOAD_CNT 0 1 0 1 
bus_state.BUS_COUNTING 1 0 0 1 
