// Seed: 636438471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
  id_16(
      .id_0(id_6)
  );
endmodule
module module_1;
  wor id_2;
  wor id_3;
  reg id_4;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = 1;
  reg id_5;
  initial id_5 <= 1;
  always_latch begin : LABEL_0
    id_5 <= id_4;
  end
endmodule
