Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  9 16:51:28 2023
| Host         : CSE-P07-2168-48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   298         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (298)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (588)
5. checking no_input_delay (19)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (298)
--------------------------
 There are 272 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: B1/CD/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: B2/CD/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: B3/CD/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CD/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: LR/CD/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (588)
--------------------------------------------------
 There are 588 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  600          inf        0.000                      0                  600           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           600 Endpoints
Min Delay           600 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 threeBCD_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.420ns  (logic 4.460ns (52.966%)  route 3.960ns (47.034%))
  Logic Levels:           4  (FDSE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDSE                         0.000     0.000 r  threeBCD_reg[11]/C
    SLICE_X62Y23         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  threeBCD_reg[11]/Q
                         net (fo=1, routed)           1.108     1.564    Counter2/p_1_in[3]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.688 r  Counter2/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.967     2.655    Counter2/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     2.807 r  Counter2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.885     4.692    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     8.420 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.420    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter2/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 4.465ns (53.212%)  route 3.926ns (46.788%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  Counter2/count_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Counter2/count_reg[1]/Q
                         net (fo=9, routed)           0.982     1.438    Counter2/andsel[1]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.152     1.590 r  Counter2/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.836     2.425    Counter2/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.326     2.751 r  Counter2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     4.860    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.392 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.392    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 threeBCD_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.366ns  (logic 4.463ns (53.351%)  route 3.902ns (46.649%))
  Logic Levels:           4  (FDSE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDSE                         0.000     0.000 r  threeBCD_reg[11]/C
    SLICE_X62Y23         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  threeBCD_reg[11]/Q
                         net (fo=1, routed)           1.108     1.564    Counter2/p_1_in[3]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.688 r  Counter2/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.965     2.653    Counter2/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     2.805 r  Counter2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.829     4.634    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.366 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.366    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 threeBCD_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 4.215ns (51.378%)  route 3.989ns (48.622%))
  Logic Levels:           4  (FDSE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDSE                         0.000     0.000 r  threeBCD_reg[11]/C
    SLICE_X62Y23         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  threeBCD_reg[11]/Q
                         net (fo=1, routed)           1.108     1.564    Counter2/p_1_in[3]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.688 r  Counter2/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.965     2.653    Counter2/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.777 r  Counter2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     4.693    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.203 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.203    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter2/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.671ns (56.968%)  route 3.529ns (43.032%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  Counter2/count_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Counter2/count_reg[1]/Q
                         net (fo=9, routed)           0.982     1.438    Counter2/andsel[1]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.152     1.590 r  Counter2/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.831     2.420    Counter2/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.356     2.776 r  Counter2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.493    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.200 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.200    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 threeBCD_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.239ns (53.108%)  route 3.743ns (46.892%))
  Logic Levels:           4  (FDSE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDSE                         0.000     0.000 r  threeBCD_reg[11]/C
    SLICE_X62Y23         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  threeBCD_reg[11]/Q
                         net (fo=1, routed)           1.108     1.564    Counter2/p_1_in[3]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.688 r  Counter2/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.967     2.655    Counter2/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.779 r  Counter2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.447    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.982 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.982    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter2/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.470ns (56.274%)  route 3.473ns (43.726%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  Counter2/count_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Counter2/count_reg[1]/Q
                         net (fo=9, routed)           0.982     1.438    Counter2/andsel[1]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.152     1.590 r  Counter2/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.831     2.420    Counter2/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.326     2.746 r  Counter2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.661     4.407    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.943 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.943    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/EOM_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            EOM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.260ns  (logic 4.023ns (55.411%)  route 3.237ns (44.589%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE                         0.000     0.000 r  CU/EOM_reg/C
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  CU/EOM_reg/Q
                         net (fo=24, routed)          3.237     3.755    EOM_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.260 r  EOM_OBUF_inst/O
                         net (fo=0)                   0.000     7.260    EOM
    U16                                                               r  EOM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 4.311ns (62.153%)  route 2.625ns (37.847%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  Counter2/count_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Counter2/count_reg[0]/Q
                         net (fo=10, routed)          0.673     1.129    Counter2/andsel[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.279 r  Counter2/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.952     3.231    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.936 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.936    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 4.309ns (63.798%)  route 2.445ns (36.202%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  Counter2/count_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Counter2/count_reg[0]/Q
                         net (fo=10, routed)          0.692     1.148    Counter2/andsel[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.152     1.300 r  Counter2/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.754     3.053    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     6.754 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.754    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/en_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            CU/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDPE                         0.000     0.000 r  CU/en_reg/C
    SLICE_X44Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  CU/en_reg/Q
                         net (fo=6, routed)           0.131     0.272    CU/en
    SLICE_X44Y19         FDCE                                         r  CU/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/en_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            CU/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDPE                         0.000     0.000 r  CU/en_reg/C
    SLICE_X44Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  CU/en_reg/Q
                         net (fo=6, routed)           0.131     0.272    CU/en
    SLICE_X44Y19         FDCE                                         r  CU/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/en_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            CU/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDPE                         0.000     0.000 r  CU/en_reg/C
    SLICE_X44Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  CU/en_reg/Q
                         net (fo=6, routed)           0.131     0.272    CU/en
    SLICE_X44Y19         FDCE                                         r  CU/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/en_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            CU/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDPE                         0.000     0.000 r  CU/en_reg/C
    SLICE_X44Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  CU/en_reg/Q
                         net (fo=6, routed)           0.131     0.272    CU/en
    SLICE_X44Y19         FDCE                                         r  CU/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/en_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            CU/en_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDPE                         0.000     0.000 r  CU/en_reg/C
    SLICE_X44Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  CU/en_reg/Q
                         net (fo=6, routed)           0.131     0.272    CU/en
    SLICE_X44Y19         FDPE                                         r  CU/en_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/SYNCH/DFF1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/SYNCH/DFF2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  B1/SYNCH/DFF1/q_reg/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B1/SYNCH/DFF1/q_reg/Q
                         net (fo=1, routed)           0.110     0.274    B1/SYNCH/DFF2/q
    SLICE_X56Y19         FDRE                                         r  B1/SYNCH/DFF2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/DBNCR/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/DBNCR/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  B1/DBNCR/q2_reg/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B1/DBNCR/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    B1/DBNCR/q2
    SLICE_X56Y19         FDRE                                         r  B1/DBNCR/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/DBNCR/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/DBNCR/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE                         0.000     0.000 r  B2/DBNCR/q1_reg/C
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B2/DBNCR/q1_reg/Q
                         net (fo=2, routed)           0.134     0.282    B2/DBNCR/q1
    SLICE_X42Y18         FDRE                                         r  B2/DBNCR/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3/DBNCR/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B3/DBNCR/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  B3/DBNCR/q1_reg/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B3/DBNCR/q1_reg/Q
                         net (fo=2, routed)           0.134     0.282    B3/DBNCR/q1
    SLICE_X42Y17         FDRE                                         r  B3/DBNCR/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M/multiplier/Q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b2b/bcd_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  M/multiplier/Q_reg[6]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M/multiplier/Q_reg[6]/Q
                         net (fo=2, routed)           0.098     0.239    b2b/Q[6]
    SLICE_X59Y18         LUT5 (Prop_lut5_I2_O)        0.045     0.284 r  b2b/bcd_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.284    b2b/bcd_data[6]
    SLICE_X59Y18         FDRE                                         r  b2b/bcd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





