// Seed: 3859331533
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input uwire id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    output tri id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10,
    output wire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    input wand id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22,
    input supply1 id_23,
    input wand id_24,
    output supply1 id_25,
    input supply0 id_26,
    input supply1 id_27,
    input tri id_28,
    output wor id_29,
    input tri1 id_30,
    output tri id_31,
    output wand id_32,
    input supply1 id_33,
    input wand id_34
);
  assign id_0 = id_12 ? "" == id_2 : 1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
