Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Mon Jan 13 17:47:11 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.214        0.000                      0                  289        0.090        0.000                      0                  289       40.416        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              79.214        0.000                      0                  289        0.090        0.000                      0                  289       40.416        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       79.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.214ns  (required time - arrival time)
  Source:                 level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.126ns (27.842%)  route 2.918ns (72.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 88.371 - 83.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.341    sys_clk
    SLICE_X2Y119         FDRE                                         r  level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  level0_reg[4]/Q
                         net (fo=6, routed)           1.032     6.891    level0_reg[4]
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124     7.015 f  FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.907     7.922    FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.152     8.074 f  FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.600     8.674    FSM_sequential_state[2]_i_2_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.332     9.006 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.379     9.385    FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y118         FDRE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.673    88.371    sys_clk
    SLICE_X2Y118         FDRE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.280    88.651    
                         clock uncertainty           -0.035    88.616    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)       -0.016    88.600    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.600    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 79.214    

Slack (MET) :             79.341ns  (required time - arrival time)
  Source:                 FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.794ns (21.630%)  route 2.877ns (78.370%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.376 - 83.333 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.804     5.348    sys_clk
    SLICE_X6Y112         FDRE                                         r  FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.866 r  FSM_sequential_tx_state_reg[1]/Q
                         net (fo=20, routed)          1.535     7.401    tx_state[1]
    SLICE_X5Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.525 r  transmitter_tx_counter[10]_i_2/O
                         net (fo=6, routed)           0.960     8.484    transmitter_tx_counter[10]_i_2_n_0
    SLICE_X7Y112         LUT5 (Prop_lut5_I2_O)        0.152     8.636 r  transmitter_tx_counter[3]_i_1/O
                         net (fo=1, routed)           0.382     9.019    p_0_in[3]
    SLICE_X7Y112         FDRE                                         r  transmitter_tx_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.678    88.376    sys_clk
    SLICE_X7Y112         FDRE                                         r  transmitter_tx_counter_reg[3]/C
                         clock pessimism              0.283    88.659    
                         clock uncertainty           -0.035    88.624    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)       -0.264    88.360    transmitter_tx_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         88.360    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                 79.341    

Slack (MET) :             79.378ns  (required time - arrival time)
  Source:                 transmitter_tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.858ns (23.662%)  route 2.768ns (76.338%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.376 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.803     5.347    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  transmitter_tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.908     6.711    transmitter_tx_counter_reg_n_0_[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.835 r  transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.566     7.400    transmitter_tx_counter[4]_i_2_n_0
    SLICE_X7Y112         LUT3 (Prop_lut3_I1_O)        0.124     7.524 r  transmitter_tx_counter[1]_i_2/O
                         net (fo=1, routed)           0.665     8.190    transmitter_tx_counter[1]_i_2_n_0
    SLICE_X7Y112         LUT5 (Prop_lut5_I0_O)        0.154     8.344 r  transmitter_tx_counter[1]_i_1/O
                         net (fo=1, routed)           0.629     8.973    p_0_in[1]
    SLICE_X7Y112         FDRE                                         r  transmitter_tx_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.678    88.376    sys_clk
    SLICE_X7Y112         FDRE                                         r  transmitter_tx_counter_reg[1]/C
                         clock pessimism              0.280    88.656    
                         clock uncertainty           -0.035    88.621    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)       -0.270    88.351    transmitter_tx_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.351    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 79.378    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.824%)  route 2.590ns (77.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.374 - 83.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.341    sys_clk
    SLICE_X2Y119         FDRE                                         r  level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  level0_reg[4]/Q
                         net (fo=6, routed)           1.032     6.891    level0_reg[4]
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.927     7.942    FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_reg_0_31_0_5_i_1/O
                         net (fo=21, routed)          0.631     8.697    storage_reg_0_31_6_7/WE
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    88.374    storage_reg_0_31_6_7/WCLK
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMA/CLK
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y116         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    88.091    storage_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         88.091    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.824%)  route 2.590ns (77.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.374 - 83.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.341    sys_clk
    SLICE_X2Y119         FDRE                                         r  level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  level0_reg[4]/Q
                         net (fo=6, routed)           1.032     6.891    level0_reg[4]
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.927     7.942    FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_reg_0_31_0_5_i_1/O
                         net (fo=21, routed)          0.631     8.697    storage_reg_0_31_6_7/WE
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    88.374    storage_reg_0_31_6_7/WCLK
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y116         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    88.091    storage_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         88.091    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.824%)  route 2.590ns (77.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.374 - 83.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.341    sys_clk
    SLICE_X2Y119         FDRE                                         r  level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  level0_reg[4]/Q
                         net (fo=6, routed)           1.032     6.891    level0_reg[4]
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.927     7.942    FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_reg_0_31_0_5_i_1/O
                         net (fo=21, routed)          0.631     8.697    storage_reg_0_31_6_7/WE
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    88.374    storage_reg_0_31_6_7/WCLK
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMB/CLK
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y116         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    88.091    storage_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         88.091    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.824%)  route 2.590ns (77.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.374 - 83.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.341    sys_clk
    SLICE_X2Y119         FDRE                                         r  level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  level0_reg[4]/Q
                         net (fo=6, routed)           1.032     6.891    level0_reg[4]
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.927     7.942    FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_reg_0_31_0_5_i_1/O
                         net (fo=21, routed)          0.631     8.697    storage_reg_0_31_6_7/WE
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    88.374    storage_reg_0_31_6_7/WCLK
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y116         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    88.091    storage_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         88.091    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.824%)  route 2.590ns (77.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.374 - 83.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.341    sys_clk
    SLICE_X2Y119         FDRE                                         r  level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  level0_reg[4]/Q
                         net (fo=6, routed)           1.032     6.891    level0_reg[4]
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.927     7.942    FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_reg_0_31_0_5_i_1/O
                         net (fo=21, routed)          0.631     8.697    storage_reg_0_31_6_7/WE
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    88.374    storage_reg_0_31_6_7/WCLK
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMC/CLK
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y116         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    88.091    storage_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         88.091    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.824%)  route 2.590ns (77.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.374 - 83.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.341    sys_clk
    SLICE_X2Y119         FDRE                                         r  level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  level0_reg[4]/Q
                         net (fo=6, routed)           1.032     6.891    level0_reg[4]
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.927     7.942    FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_reg_0_31_0_5_i_1/O
                         net (fo=21, routed)          0.631     8.697    storage_reg_0_31_6_7/WE
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    88.374    storage_reg_0_31_6_7/WCLK
    SLICE_X2Y116         RAMD32                                       r  storage_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y116         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    88.091    storage_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         88.091    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.824%)  route 2.590ns (77.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.374 - 83.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.341    sys_clk
    SLICE_X2Y119         FDRE                                         r  level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  level0_reg[4]/Q
                         net (fo=6, routed)           1.032     6.891    level0_reg[4]
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.927     7.942    FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_reg_0_31_0_5_i_1/O
                         net (fo=21, routed)          0.631     8.697    storage_reg_0_31_6_7/WE
    SLICE_X2Y116         RAMS32                                       r  storage_reg_0_31_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    88.374    storage_reg_0_31_6_7/WCLK
    SLICE_X2Y116         RAMS32                                       r  storage_reg_0_31_6_7/RAMD/CLK
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y116         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    88.091    storage_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         88.091    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 79.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.986    storage_reg_0_31_0_5/ADDRD0
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.896    storage_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.986    storage_reg_0_31_0_5/ADDRD0
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.896    storage_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.986    storage_reg_0_31_0_5/ADDRD0
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.896    storage_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.986    storage_reg_0_31_0_5/ADDRD0
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.896    storage_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.986    storage_reg_0_31_0_5/ADDRD0
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.896    storage_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.986    storage_reg_0_31_0_5/ADDRD0
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.896    storage_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.986    storage_reg_0_31_0_5/ADDRD0
    SLICE_X2Y117         RAMS32                                       r  storage_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMS32                                       r  storage_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.896    storage_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.986    storage_reg_0_31_0_5/ADDRD0
    SLICE_X2Y117         RAMS32                                       r  storage_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMS32                                       r  storage_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.896    storage_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.771%)  route 0.277ns (66.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[1]/Q
                         net (fo=20, routed)          0.277     1.991    storage_reg_0_31_0_5/ADDRD1
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.895    storage_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.771%)  route 0.277ns (66.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.669     1.573    sys_clk
    SLICE_X3Y117         FDRE                                         r  produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  produce_reg[1]/Q
                         net (fo=20, routed)          0.277     1.991    storage_reg_0_31_0_5/ADDRD1
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.942     2.092    storage_reg_0_31_0_5/WCLK
    SLICE_X2Y117         RAMD32                                       r  storage_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.505     1.586    
    SLICE_X2Y117         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.895    storage_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk12_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X5Y116   FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X5Y116   FSM_sequential_fsm_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X1Y118   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y118   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y118   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X4Y114   FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X6Y112   FSM_sequential_tx_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X3Y116   consume_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X3Y116   consume_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y117   storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y116   storage_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y116   storage_reg_0_31_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y116   storage_reg_0_31_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y116   storage_reg_0_31_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y116   storage_reg_0_31_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y116   storage_reg_0_31_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y116   storage_reg_0_31_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y116   storage_reg_0_31_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y117   storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y117   storage_reg_0_31_0_5/RAMA/CLK



