
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2017.2/scripts/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found 'c:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_4' generated file not found 'c:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_3' generated file not found 'c:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_2' generated file not found 'c:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_5' generated file not found 'c:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 409.125 ; gain = 136.602
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-sbg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-sbg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 484.391 ; gain = 74.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4952' bound to instance 'design_1_i' of component 'design_1' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4985]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5698]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5721]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_intc_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'design_1_axi_intc_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5744]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5768]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5793]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_clk_wiz_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_dvi2rgb_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_dvi2rgb_0_0_stub.vhdl:5' bound to instance 'dvi2rgb_0' of component 'design_1_dvi2rgb_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5799]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_dvi2rgb_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_1_ila_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5815]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_ila_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5825]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5838]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3167]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:247]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:372]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:544]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:372]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:669]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:841]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:669]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:980]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:980]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1147]
INFO: [Synth 8-3491] module 'design_1_auto_pc_3' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_3' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1319]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1444]
INFO: [Synth 8-3491] module 'design_1_auto_pc_4' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_4' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1616]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (6#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1444]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2293]
INFO: [Synth 8-3491] module 'design_1_auto_pc_5' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_5' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2465]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_5' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (7#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2293]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2REGHR' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2612]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2REGHR' (8#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2612]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1R40M8T' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2813]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1R40M8T' (9#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2813]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4617]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_xbar_0_stub.vhdl:85]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (10#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3167]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1706]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1916]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1970]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1998]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2052]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2080]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (11#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1706]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5116]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5116]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5116]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5116]
INFO: [Synth 8-3491] module 'design_1_mig_7series_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'design_1_mig_7series_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6225]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_mig_7series_0_0_stub.vhdl:73]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6286]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_v_tc_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'design_1_v_tc_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6299]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_v_tc_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6330]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6336]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (12#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4985]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (13#1) [C:/hdl_projects/nexys_video/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 530.480 ; gain = 120.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 530.480 ; gain = 120.387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp53/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp53/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp57/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp57/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp59/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp59/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp61/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp61/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp63/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp63/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp65/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp65/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp67/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp67/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp69/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp69/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp71/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp71/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp73/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp73/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp75/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp75/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp77/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp77/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp79/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp79/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp81/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp81/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp83/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp83/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp87/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp87/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp89/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp89/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp91/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp91/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp93/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp93/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp95/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp95/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp97/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp97/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp99/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp99/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp101/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp101/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp103/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp103/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 857.426 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[14]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[14]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp55/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp73/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp73/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/.Xil/Vivado-17076-DESKTOP-HQKVQ13/dcp85/design_1_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/dvi2rgb_0/PixelClk' to pin 'design_1_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_auto_pc_0            |         1|
|3     |design_1_auto_pc_1            |         1|
|4     |design_1_auto_pc_2            |         1|
|5     |design_1_auto_pc_3            |         1|
|6     |design_1_auto_pc_4            |         1|
|7     |design_1_auto_pc_5            |         1|
|8     |design_1_axi_gpio_0_0         |         1|
|9     |design_1_axi_gpio_1_0         |         1|
|10    |design_1_axi_intc_0_0         |         1|
|11    |design_1_axi_uartlite_0_0     |         1|
|12    |design_1_clk_wiz_0_0          |         1|
|13    |design_1_dvi2rgb_0_0          |         1|
|14    |design_1_ila_0_0              |         1|
|15    |design_1_mdm_1_0              |         1|
|16    |design_1_microblaze_0_0       |         1|
|17    |design_1_mig_7series_0_0      |         1|
|18    |design_1_rst_clk_wiz_0_100M_0 |         1|
|19    |design_1_v_tc_0_0             |         1|
|20    |design_1_xlconcat_0_0         |         1|
|21    |design_1_xlconstant_0_0       |         1|
|22    |design_1_dlmb_bram_if_cntlr_0 |         1|
|23    |design_1_dlmb_v10_0           |         1|
|24    |design_1_ilmb_bram_if_cntlr_0 |         1|
|25    |design_1_ilmb_v10_0           |         1|
|26    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_auto_pc_0_bbox            |     1|
|2     |design_1_auto_pc_1_bbox            |     1|
|3     |design_1_auto_pc_2_bbox            |     1|
|4     |design_1_auto_pc_3_bbox            |     1|
|5     |design_1_auto_pc_4_bbox            |     1|
|6     |design_1_auto_pc_5_bbox            |     1|
|7     |design_1_axi_gpio_0_0_bbox         |     1|
|8     |design_1_axi_gpio_1_0_bbox         |     1|
|9     |design_1_axi_intc_0_0_bbox         |     1|
|10    |design_1_axi_uartlite_0_0_bbox     |     1|
|11    |design_1_clk_wiz_0_0_bbox          |     1|
|12    |design_1_dlmb_bram_if_cntlr_0_bbox |     1|
|13    |design_1_dlmb_v10_0_bbox           |     1|
|14    |design_1_dvi2rgb_0_0_bbox          |     1|
|15    |design_1_ila_0_0_bbox              |     1|
|16    |design_1_ilmb_bram_if_cntlr_0_bbox |     1|
|17    |design_1_ilmb_v10_0_bbox           |     1|
|18    |design_1_lmb_bram_0_bbox           |     1|
|19    |design_1_mdm_1_0_bbox              |     1|
|20    |design_1_microblaze_0_0_bbox       |     1|
|21    |design_1_mig_7series_0_0_bbox      |     1|
|22    |design_1_rst_clk_wiz_0_100M_0_bbox |     1|
|23    |design_1_v_tc_0_0_bbox             |     1|
|24    |design_1_xbar_0_bbox               |     1|
|25    |design_1_xlconcat_0_0_bbox         |     1|
|26    |design_1_xlconstant_0_0_bbox       |     1|
|27    |IBUF                               |     2|
|28    |OBUF                               |     7|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  3492|
|2     |  design_1_i                  |design_1                              |  3483|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |  2092|
|4     |      m00_couplers            |m00_couplers_imp_8RVYHO               |   153|
|5     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   153|
|6     |      m02_couplers            |m02_couplers_imp_7ANRHB               |   153|
|7     |      m04_couplers            |m04_couplers_imp_5LX7BU               |   153|
|8     |      m05_couplers            |m05_couplers_imp_1XR4ZAZ              |   153|
|9     |      s00_couplers            |s00_couplers_imp_1RZP34U              |   205|
|10    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 857.426 ; gain = 447.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 857.426 ; gain = 120.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 857.426 ; gain = 447.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

100 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 857.426 ; gain = 448.301
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/hdl_projects/nexys_video/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 857.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 14 16:13:18 2017...
