

================================================================
== Vitis HLS Report for 'axil_macc'
================================================================
* Date:           Wed May  7 10:42:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        axil_macc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    110|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   3|    353|    346|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     25|    -|
|Register         |        -|   -|    133|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    486|    481|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U           |BUS1_s_axi          |        0|   0|  188|  296|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|   3|  353|  346|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_83_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln14_fu_73_p2  |      icmp|   0|  0|  39|          32|           1|
    |c                   |    select|   0|  0|  32|           1|          32|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 110|          65|          65|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_read_reg_101     |  32|   0|   32|          0|
    |ap_CS_fsm          |   4|   0|    4|          0|
    |b_read_reg_106     |  32|   0|   32|          0|
    |icmp_ln14_reg_111  |   1|   0|    1|          0|
    |mul_reg_116        |  32|   0|   32|          0|
    |regc               |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 133|   0|  133|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_AWADDR   |   in|    6|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_ARADDR   |   in|    6|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|          BUS1|       pointer|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|          BUS1|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|     axil_macc|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|     axil_macc|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|     axil_macc|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

