

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 20:51:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32775|    32775|  0.328 ms|  0.328 ms|  32776|  32776|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |               Instance               |           Module          |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_cordiccart2pol_Pipeline_1_fu_137  |cordiccart2pol_Pipeline_1  |    16384|    16384|  0.164 ms|  0.164 ms|  16383|  16383|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_cordiccart2pol_Pipeline_2_fu_142  |cordiccart2pol_Pipeline_2  |    16384|    16384|  0.164 ms|  0.164 ms|  16383|  16383|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      32|    122|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    148|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|      56|    380|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+----+----+-----+
    |               Instance               |           Module          | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------+---------------------------+---------+----+----+----+-----+
    |grp_cordiccart2pol_Pipeline_1_fu_137  |cordiccart2pol_Pipeline_1  |        0|   0|  16|  61|    0|
    |grp_cordiccart2pol_Pipeline_2_fu_142  |cordiccart2pol_Pipeline_2  |        0|   0|  16|  61|    0|
    +--------------------------------------+---------------------------+---------+----+----+----+-----+
    |Total                                 |                           |        0|   0|  32| 122|    0|
    +--------------------------------------+---------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |my_LUT_th_U  |my_LUT_th_RAM_AUTO_1R1W  |        1|  0|   0|    0|  16384|    1|     1|        16384|
    |my_LUT_r_U   |my_LUT_th_RAM_AUTO_1R1W  |        1|  0|   0|    0|  16384|    1|     1|        16384|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|  32768|    2|     2|        32768|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |fixed_x_1_fu_185_p2      |         +|   0|  0|  14|           7|           7|
    |fixed_y_1_fu_361_p2      |         +|   0|  0|  14|           7|           7|
    |and_ln42_1_fu_263_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln42_2_fu_269_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln42_3_fu_291_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln42_4_fu_303_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_205_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln43_1_fu_439_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln43_2_fu_445_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln43_3_fu_467_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln43_4_fu_479_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_381_p2       |       and|   0|  0|   2|           1|           1|
    |empty_7_fu_421_p2        |       and|   0|  0|   2|           1|           1|
    |empty_fu_245_p2          |       and|   0|  0|   2|           1|           1|
    |or_ln42_1_fu_257_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln42_2_fu_275_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln42_3_fu_309_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln42_fu_239_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_1_fu_433_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln43_2_fu_451_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln43_3_fu_485_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_415_p2        |        or|   0|  0|   2|           1|           1|
    |fixed_x_3_fu_315_p3      |    select|   0|  0|   7|           1|           7|
    |fixed_y_3_fu_491_p3      |    select|   0|  0|   7|           1|           7|
    |select_ln42_1_fu_225_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln42_fu_217_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln43_1_fu_401_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln43_fu_393_p3    |    select|   0|  0|   2|           1|           1|
    |xor_ln42_1_fu_211_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln42_2_fu_233_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln42_3_fu_251_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln42_4_fu_297_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln42_fu_199_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_1_fu_387_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_2_fu_409_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_3_fu_427_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_4_fu_473_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln43_fu_375_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 110|          52|          70|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  48|          9|    1|          9|
    |my_LUT_r_address0         |   9|          2|   14|         28|
    |my_LUT_r_address0_local   |  14|          3|   14|         42|
    |my_LUT_r_ce0              |   9|          2|    1|          2|
    |my_LUT_r_d0               |   9|          2|    1|          2|
    |my_LUT_r_we0              |   9|          2|    1|          2|
    |my_LUT_th_address0        |   9|          2|   14|         28|
    |my_LUT_th_address0_local  |  14|          3|   14|         42|
    |my_LUT_th_ce0             |   9|          2|    1|          2|
    |my_LUT_th_d0              |   9|          2|    1|          2|
    |my_LUT_th_we0             |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 148|         31|   63|        161|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  8|   0|    8|          0|
    |fixed_x_3_reg_521                                  |  7|   0|    7|          0|
    |fixed_y_3_reg_526                                  |  7|   0|    7|          0|
    |grp_cordiccart2pol_Pipeline_1_fu_137_ap_start_reg  |  1|   0|    1|          0|
    |grp_cordiccart2pol_Pipeline_2_fu_142_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 24|   0|   24|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

