Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec  9 17:05:55 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file VGA_TOP_control_sets_placed.rpt
| Design       : VGA_TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   441 |
|    Minimum number of control sets                        |   441 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   436 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   441 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |   321 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             924 |          255 |
| No           | No                    | Yes                    |             205 |           89 |
| No           | Yes                   | No                     |             272 |           98 |
| Yes          | No                    | No                     |             619 |          183 |
| Yes          | No                    | Yes                    |             133 |           40 |
| Yes          | Yes                   | No                     |             291 |           70 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_8                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_72                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_80                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_81                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_84                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_95                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_98                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_99                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_11                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_14                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_79                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_74                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_73                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_17                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_71                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_7                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_69                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_67                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_66                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_64                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_23                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_26                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_33                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_34                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_35                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_36                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_195                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_1                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_25                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_24                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_12                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_22                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_21                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_20                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_2                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_19                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_18                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_16                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_15                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_13                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_68                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_86                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_85                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_83                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_82                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_78                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_77                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_76                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_75                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_70                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_87                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_65                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_62                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_6                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_20                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_199                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_198                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_197                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_196                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_2                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_97                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_61                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_60                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_59                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_58                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_57                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_56                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_55                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_54                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_53                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_63                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_96                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_94                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_93                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_92                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_91                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_90                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_9                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_89                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_88                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_45                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_32                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_41                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_37                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_4                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_44                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_40                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_42                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_43                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_46                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_3                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_47                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_5                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_49                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_48                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_52                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_51                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_50                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_54                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_53                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_1                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                               |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_9                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_10                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_29                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_28                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_31                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_30                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_27                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_38                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_39                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_217                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_204                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_222                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_26                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_221                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_220                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_22                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_219                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_218                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_215                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_223                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_216                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_212                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_213                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_214                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_21                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_210                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_211                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_207                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_208                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_14                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_6                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_7                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_136                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_137                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[0]_8                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_138                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_139                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_10                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_140                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_200                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_141                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_202                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_201                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_206                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_205                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_203                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_209                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_133                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_149                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_148                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_147                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_146                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_145                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_144                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_143                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_142                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_135                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_134                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_15                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_132                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_131                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_130                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_13                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_129                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_128                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_127                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_126                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_125                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_159                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_23                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_229                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_228                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_164                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_163                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_162                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_161                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_160                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_16                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_124                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_158                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_157                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_156                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_155                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_154                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_153                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_152                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_151                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_150                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_105                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_104                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_103                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_102                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_101                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_100                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                           |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_106                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_115                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_123                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_122                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_121                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_120                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_12                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_119                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_118                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_117                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_116                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_193                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_114                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_113                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_112                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_111                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_110                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_11                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_109                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_108                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_107                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_167                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_175                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_174                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_173                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_172                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_171                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_170                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_17                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_169                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_168                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_176                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_166                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_165                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_227                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_226                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_225                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_224                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_52                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_51                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_50                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_185                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_194                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_192                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_191                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_190                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_19                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_189                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_188                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_187                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_186                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_231                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_184                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_183                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_182                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_181                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_180                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_18                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_179                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_178                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_177                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_236                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_30                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_27                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_29                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_28                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_25                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_242                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_234                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_233                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_235                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_3                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_47                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_237                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_238                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_230                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_239                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_24                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_240                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_232                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_241                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_40                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_5                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_49                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_48                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_45                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_46                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_44                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_43                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_42                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_41                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_32                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_37                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_4                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_39                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_38                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_35                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_36                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_34                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_33                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | cicrle_datapath/xB_counter/flipflop_gen_loop[0].FF/FSM_sequential_current_state_reg[1]_31                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG                    | controlpath_inst/enY                                                                                                                                                                                                                                     | controlpath_inst/FSM_sequential_current_state_reg[0]_1                                                                                                                                                                                  |                4 |              7 |
|  CLK100MHZ_IBUF_BUFG                    | controlpath_inst/FSM_sequential_current_state_reg[1]_1[0]                                                                                                                                                                                                | core_inst/vga_timing/AR[0]                                                                                                                                                                                                              |                6 |              8 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                    | controlpath_inst/x_count_reset                                                                                                                                                                                                                           | controlpath_inst/FSM_sequential_current_state_reg[2]_1                                                                                                                                                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                    | controlpath_inst/FSM_sequential_current_state_reg[2]_0                                                                                                                                                                                                   | core_inst/vga_timing/AR[0]                                                                                                                                                                                                              |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG                    | controlpath_inst/E[0]                                                                                                                                                                                                                                    | core_inst/vga_timing/AR[0]                                                                                                                                                                                                              |                4 |             10 |
|  core_inst/vga_timing/w_25MHz           |                                                                                                                                                                                                                                                          | core_inst/vga_timing/AR[0]                                                                                                                                                                                                              |                3 |             10 |
|  core_inst/vga_timing/w_25MHz           | core_inst/vga_timing/v_count_next_1                                                                                                                                                                                                                      | core_inst/vga_timing/AR[0]                                                                                                                                                                                                              |                3 |             10 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                6 |             11 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |             12 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                8 |             13 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  CLK100MHZ_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             34 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               20 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | core_inst/vga_timing/AR[0]                                                                                                                                                                                                              |               42 |             66 |
|  CLK100MHZ_IBUF_BUFG                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               28 |            103 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              229 |            891 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


