<dec f='llvm/llvm/include/llvm/CodeGen/MIRParser/MIParser.h' l='39' type='bool'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1339' u='r' c='_ZN12_GLOBAL__N_18MIParser24parseRegisterClassOrBankERN4llvm8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1345' u='w' c='_ZN12_GLOBAL__N_18MIParser24parseRegisterClassOrBankERN4llvm8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1370' u='r' c='_ZN12_GLOBAL__N_18MIParser24parseRegisterClassOrBankERN4llvm8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1373' u='w' c='_ZN12_GLOBAL__N_18MIParser24parseRegisterClassOrBankERN4llvm8VRegInfoE'/>
<offset>32</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MIRParser/MIParser.h' l='39'>///&lt; VReg was explicitly specified in the .mir file.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='553' u='r' c='_ZN4llvm13MIRParserImpl17parseRegisterInfoERNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='557' u='w' c='_ZN4llvm13MIRParserImpl17parseRegisterInfoERNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
