[{"DBLP title": "A Low-Overhead Profiling and Visualization Framework for Hybrid Transactional Memory.", "DBLP authors": ["Oriol Arcas", "Philipp Kirchhofer", "Nehir S\u00f6nmez", "Martin Schindewolf", "Osman S. Unsal", "Wolfgang Karl", "Adri\u00e1n Cristal"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.11", "OA papers": [{"PaperId": "https://openalex.org/W2147891377", "PaperTitle": "A Low-Overhead Profiling and Visualization Framework for Hybrid Transactional Memory", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 2.5, "Karlsruhe Institute of Technology": 3.0, "Spanish National Research Council": 0.5}, "Authors": ["Oriol Arcas", "Philipp Kirchhofer", "Nehir Sonmez", "Martin Schindewolf", "Osman Unsal", "Wolfgang Karl", "A. Cristal"]}]}, {"DBLP title": "Towards a Universal FPGA Matrix-Vector Multiplication Architecture.", "DBLP authors": ["Srinidhi Kestur", "John D. Davis", "Eric S. Chung"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.12", "OA papers": [{"PaperId": "https://openalex.org/W2106111377", "PaperTitle": "Towards a Universal FPGA Matrix-Vector Multiplication Architecture", "Year": 2012, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Pennsylvania State University": 1.0, "Microsoft (United States)": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Srinidhi Kestur", "John M. Davis", "Eric T. Chung"]}]}, {"DBLP title": "Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems.", "DBLP authors": ["Jongsok Choi", "Kevin Nam", "Andrew Canis", "Jason Helge Anderson", "Stephen Dean Brown", "Tomasz S. Czajkowski"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.13", "OA papers": [{"PaperId": "https://openalex.org/W2097537332", "PaperTitle": "Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Toronto": 5.0, "Altera Toronto Technol. Centre, Toronto, ON, Canada": 1.0}, "Authors": ["Jongsok Choi", "Kevin Nam", "Andrew Canis", "Jason H. Anderson", "Stephen J. Brown", "Tomasz Czajkowski"]}]}, {"DBLP title": "Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers.", "DBLP authors": ["Manish Kumar Jaiswal", "Ray C. C. Cheung"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.14", "OA papers": [{"PaperId": "https://openalex.org/W2187385979", "PaperTitle": "Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"City University of Hong Kong": 2.0}, "Authors": ["Manish Jaiswal", "Ray C. C. Cheung"]}]}, {"DBLP title": "Multi-Resolution Real-Time Dense Stereo Vision Processing in FPGA.", "DBLP authors": ["Eduardo Gudis", "Gooitzen S. van der Wal", "Sujit Kuthirummal", "Sek M. Chai"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.15", "OA papers": [{"PaperId": "https://openalex.org/W2136375504", "PaperTitle": "Multi-Resolution Real-Time Dense Stereo Vision Processing in FPGA", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"SRI International": 4.0}, "Authors": ["Eduardo Gudis", "Gooitzen van der Wal", "Sujit Kuthirummal", "Sek M. Chai"]}]}, {"DBLP title": "A Mixed Precision Methodology for Mathematical Optimisation.", "DBLP authors": ["Gary C. T. Chow", "Wayne Luk", "Philip Heng Wai Leong"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.16", "OA papers": [{"PaperId": "https://openalex.org/W2098454008", "PaperTitle": "A Mixed Precision Methodology for Mathematical Optimisation", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 2.0, "University of Sydney": 1.0}, "Authors": ["Gary C.T. Chow", "Wayne Luk", "Philip H. W. Leong"]}]}, {"DBLP title": "Go Ahead: A Partial Reconfiguration Framework.", "DBLP authors": ["Christian Beckhoff", "Dirk Koch", "Jim T\u00f8rresen"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.17", "OA papers": [{"PaperId": "https://openalex.org/W2183064252", "PaperTitle": "Go Ahead: A Partial Reconfiguration Framework", "Year": 2012, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"University of Oslo": 3.0}, "Authors": ["Christian Beckhoff", "Dirk Koch", "Jim Torresen"]}]}, {"DBLP title": "On-the-fly Composition of FPGA-Based SQL Query Accelerators Using a Partially Reconfigurable Module Library.", "DBLP authors": ["Christopher Dennl", "Daniel Ziener", "J\u00fcrgen Teich"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.18", "OA papers": [{"PaperId": "https://openalex.org/W2131595909", "PaperTitle": "On-the-fly Composition of FPGA-Based SQL Query Accelerators Using a Partially Reconfigurable Module Library", "Year": 2012, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Christopher Dennl", "Daniel Ziener", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Fixed Point Lanczos: Sustaining TFLOP-equivalent Performance in FPGAs for Scientific Computing.", "DBLP authors": ["Juan Luis Jerez", "George A. Constantinides", "Eric C. Kerrigan"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.19", "OA papers": [{"PaperId": "https://openalex.org/W2135481120", "PaperTitle": "Fixed Point Lanczos: Sustaining TFLOP-equivalent Performance in FPGAs for Scientific Computing", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Juan L. Jerez", "George A. Constantinides", "Eric C. Kerrigan"]}]}, {"DBLP title": "Formic: Cost-efficient and Scalable Prototyping of Manycore Architectures.", "DBLP authors": ["Spyros Lyberis", "George Kalokerinos", "Michalis Lygerakis", "Vassilis Papaefstathiou", "Dimitrios Tsaliagkos", "Manolis Katevenis", "Dionisios N. Pnevmatikatos", "Dimitrios S. Nikolopoulos"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.20", "OA papers": [{"PaperId": "https://openalex.org/W2146990980", "PaperTitle": "Formic: Cost-efficient and Scalable Prototyping of Manycore Architectures", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Foundation for Research and Technology Hellas": 8.0}, "Authors": ["Spyros Lyberis", "George Kalokerinos", "Michalis Lygerakis", "Vassilis Papaefstathiou", "Dimitris Tsaliagkos", "Manolis Katevenis", "Dionisios Pnevmatikatos", "Dimitris S. Nikolopoulos"]}]}, {"DBLP title": "Fast Multi-Objective Algorithmic Design Co-Exploration for FPGA-based Accelerators.", "DBLP authors": ["Kumud Nepal", "Onur Ulusel", "R. Iris Bahar", "Sherief Reda"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.21", "OA papers": [{"PaperId": "https://openalex.org/W2102652800", "PaperTitle": "Fast Multi-Objective Algorithmic Design Co-Exploration for FPGA-based Accelerators", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Brown University": 2.0, "Providence College": 2.0}, "Authors": ["Kumud Nepal", "Onur Can Ulusel", "R. Iris Bahar", "Sherief Reda"]}]}, {"DBLP title": "FLEXDET: Flexible, Efficient Multi-Mode MIMO Detection Using Reconfigurable ASIP.", "DBLP authors": ["Xiaolin Chen", "Andreas Minwegen", "Yahia Hassan", "David Kammler", "Shuai Li", "Torsten Kempf", "Anupam Chattopadhyay", "Gerd Ascheid"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.22", "OA papers": [{"PaperId": "https://openalex.org/W2123565700", "PaperTitle": "FLEXDET: Flexible, Efficient Multi-Mode MIMO Detection Using Reconfigurable ASIP", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"RWTH Aachen University": 8.0}, "Authors": ["Xiaolin Chen", "Andreas Minwegen", "Yahia Hassan", "D. Kammler", "Shuai Li", "Torsten Kempf", "Anupam Chattopadhyay", "Gerd Ascheid"]}]}, {"DBLP title": "FX-SCORE: A Framework for Fixed-Point Compilation of SPICE Device Models Using Gappa++.", "DBLP authors": ["H\u00e9l\u00e8ne Martorell", "Nachiket Kapre"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.23", "OA papers": [{"PaperId": "https://openalex.org/W2109797435", "PaperTitle": "FX-SCORE: A Framework for Fixed-Point Compilation of SPICE Device Models Using Gappa++", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Polytechnic Institute of Toulouse": 1.0, "Imperial College London": 1.0}, "Authors": ["H\u00e9l\u00e8ne Martorell", "Nachiket Kapre"]}]}, {"DBLP title": "FPGA-based Acceleration for Tracking Audio Effects in Movies.", "DBLP authors": ["Mihalis Psarakis", "Aggelos Pikrakis", "Giannis Dendrinos"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.24", "OA papers": [{"PaperId": "https://openalex.org/W2133654029", "PaperTitle": "FPGA-based Acceleration for Tracking Audio Effects in Movies", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Piraeus": 3.0}, "Authors": ["Mihalis Psarakis", "Aggelos Pikrakis", "Giannis Dendrinos"]}]}, {"DBLP title": "ZUMA: An Open FPGA Overlay Architecture.", "DBLP authors": ["Alexander Brant", "Guy G. F. Lemieux"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.25", "OA papers": [{"PaperId": "https://openalex.org/W2150022482", "PaperTitle": "ZUMA: An Open FPGA Overlay Architecture", "Year": 2012, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"TRIUMF": 2.0}, "Authors": ["Alexander Brant", "Guy G.F. Lemieux"]}]}, {"DBLP title": "Efficient Query Processing for Web Search Engine with FPGAs.", "DBLP authors": ["Jing Yan", "Zhanxiang Zhao", "Ning-Yi Xu", "Xi Jin", "Lin-Tao Zhang", "Feng-Hsiung Hsu"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.28", "OA papers": [{"PaperId": "https://openalex.org/W2142945794", "PaperTitle": "Efficient Query Processing for Web Search Engine with FPGAs", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Microsoft Research Asia (China)": 5.0, "University of Science and Technology of China": 1.0}, "Authors": ["Jing Yan", "Zhanxiang Zhao", "Ningyi Xu", "Xi Jin", "Lintao Zhang", "Feng-Hsiung Hsu"]}]}, {"DBLP title": "Power Management Strategies for Serial RapidIO Endpoints in FPGAs.", "DBLP authors": ["Moritz Schmid", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.26", "OA papers": [{"PaperId": "https://openalex.org/W2116613021", "PaperTitle": "Power Management Strategies for Serial RapidIO Endpoints in FPGAs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Moritz S. Schmid", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Online Measurement of Timing in Circuits: For Health Monitoring and Dynamic Voltage & Frequency Scaling.", "DBLP authors": ["Joshua M. Levine", "Edward A. Stott", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.27", "OA papers": [{"PaperId": "https://openalex.org/W2111122459", "PaperTitle": "Online Measurement of Timing in Circuits: For Health Monitoring and Dynamic Voltage &amp;#x0026; Frequency Scaling", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Joshua M. Levine", "Edward Stott", "George A. Constantinides", "Peter Y. K. Cheung"]}]}, {"DBLP title": "An Extensible and Portable Tool Suite for Managing Multi-Node FPGA Systems.", "DBLP authors": ["Yamuna Rajasekhar", "Rahul R. Sharma", "Ron Sass"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.29", "OA papers": [{"PaperId": "https://openalex.org/W2113316067", "PaperTitle": "An Extensible and Portable Tool Suite for Managing Multi-Node FPGA Systems", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of North Carolina at Charlotte": 3.0}, "Authors": ["Yamuna Rajasekhar", "Rahul Sharma", "Ron Sass"]}]}, {"DBLP title": "Remote Execution in Distributed Memory MPSoC.", "DBLP authors": ["R\u00e9mi Busseuil", "Luciano Ost", "Rafael Garibotti", "Gilles Sassatelli", "Michel Robert"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.30", "OA papers": [{"PaperId": "https://openalex.org/W2138827454", "PaperTitle": "Remote Execution in Distributed Memory MPSoC", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0}, "Authors": ["Remi Busseuil", "Luciano Ost", "Rafael Garibotti", "Gilles Sassatelli", "Michel Robert"]}]}, {"DBLP title": "A Heterogeneous Architecture for Evaluating Real-Time One-Dimensional Computational Fluid Dynamics on FPGAs.", "DBLP authors": ["Isaac Liu", "Edward A. Lee", "Matthew Viele", "Guoqiang Wang", "Hugo A. Andrade"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.31", "OA papers": [{"PaperId": "https://openalex.org/W2104490821", "PaperTitle": "A Heterogeneous Architecture for Evaluating Real-Time One-Dimensional Computational Fluid Dynamics on FPGAs", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Berkeley": 2.0, "R&D Drivven, Inc., Elizabeth, CO, USA": 1.0, "R&D Nat. Instrum. Corp., Berkeley, CA, USA": 2.0}, "Authors": ["Isaac Desheng Liu", "Edward A. Lee", "Matthew Viele", "Guoqiang Wang", "Hugo A. Andrade"]}]}, {"DBLP title": "Bluehive - A Field-Programable Custom Computing Machine for Extreme-Scale Real-Time Neural Network Simulation.", "DBLP authors": ["Simon W. Moore", "Paul J. Fox", "Steven J. T. Marsh", "A. Theodore Markettos", "Alan Mujumdar"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.32", "OA papers": [{"PaperId": "https://openalex.org/W2114691690", "PaperTitle": "Bluehive - A field-programable custom computing machine for extreme-scale real-time neural network simulation", "Year": 2012, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"University of Cambridge": 5.0}, "Authors": ["Stephen S. Moore", "Patrick F. Fox", "S. J. T. Marsh", "A. Theodore Markettos", "Alan Mujumdar"]}]}, {"DBLP title": "Emulating Mammalian Vision on Reconfigurable Hardware.", "DBLP authors": ["Srinidhi Kestur", "Mi Sun Park", "Jagdish Sabarad", "Dharav Dantara", "Vijaykrishnan Narayanan", "Yang Chen", "Deepak Khosla"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.33", "OA papers": [{"PaperId": "https://openalex.org/W2110587186", "PaperTitle": "Emulating Mammalian Vision on Reconfigurable Hardware", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Pennsylvania State University": 5.0, "HRL Laboratories (United States)": 2.0}, "Authors": ["Srinidhi Kestur", "Mi-Suk Park", "Jagdish Sabarad", "Dharav Dantara", "Vijaykrishnan Narayanan", "Yang Chen", "Deepak Khosla"]}]}, {"DBLP title": "Exploiting Modified Placement and Hardwired Resources to Provide High Reliability in FPGAs.", "DBLP authors": ["Gabriel L. Nazar", "Luigi Carro"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.56", "OA papers": [{"PaperId": "https://openalex.org/W2108903236", "PaperTitle": "Exploiting Modified Placement and Hardwired Resources to Provide High Reliability in FPGAs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Inst. de Inf., Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil": 2.0}, "Authors": ["Gabriel L. Nazar", "Luigi Carro"]}]}, {"DBLP title": "A Custom Precision Based Architecture for Accelerating Parallel Tempering MCMC on FPGAs without Introducing Sampling Error.", "DBLP authors": ["Grigorios Mingas", "Christos-Savvas Bouganis"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.34", "OA papers": [{"PaperId": "https://openalex.org/W2139244034", "PaperTitle": "A Custom Precision Based Architecture for Accelerating Parallel Tempering MCMC on FPGAs without Introducing Sampling Error", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Grigorios Mingas", "Christos-Savvas Bouganis"]}]}, {"DBLP title": "Exploiting Memory-Level Parallelism in Reconfigurable Accelerators.", "DBLP authors": ["Shaoyi Cheng", "Mingjie Lin", "Hao Jun Liu", "Simon Scott", "John Wawrzynek"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.35", "OA papers": [{"PaperId": "https://openalex.org/W2127788760", "PaperTitle": "Exploiting Memory-Level Parallelism in Reconfigurable Accelerators", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Berkeley": 4.0, "University of Central Florida": 1.0}, "Authors": ["Shao-Yi Cheng", "Mingjie Lin", "Haojun Liu", "Simon D. Scott", "John Wawrzynek"]}]}, {"DBLP title": "Hardware Acceleration of Short Read Mapping.", "DBLP authors": ["Corey B. Olson", "Maria Kim", "Cooper Clauson", "Boris Kogon", "Carl Ebeling", "Scott Hauck", "Walter L. Ruzzo"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.36", "OA papers": [{"PaperId": "https://openalex.org/W2146496959", "PaperTitle": "Hardware Acceleration of Short Read Mapping", "Year": 2012, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"University of Washington": 7.0}, "Authors": ["Corey B. Olson", "Maria H. Kim", "Cooper Clauson", "Boris Kogon", "Carl Ebeling", "Scott Hauck", "Walter L. Ruzzo"]}]}, {"DBLP title": "Short-Read Mapping by a Systolic Custom FPGA Computation.", "DBLP authors": ["Thomas B. Preu\u00dfer", "Oliver Knodel", "Rainer G. Spallek"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.37", "OA papers": [{"PaperId": "https://openalex.org/W2111305378", "PaperTitle": "Short-Read Mapping by a Systolic Custom FPGA Computation", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"TU Dresden": 2.0}, "Authors": ["T.B. Preuber", "Oliver Knodel", "Rainer G. Spallek"]}]}, {"DBLP title": "FMSA: FPGA-Accelerated ClustalW-Based Multiple Sequence Alignment through Pipelined Prefiltering.", "DBLP authors": ["Atabak Mahram", "Martin C. Herbordt"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.38", "OA papers": [{"PaperId": "https://openalex.org/W2143599190", "PaperTitle": "FMSA: FPGA-Accelerated ClustalW-Based Multiple Sequence Alignment through Pipelined Prefiltering", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Boston University": 2.0}, "Authors": ["Atabak Mahram", "Martin C. Herbordt"]}]}, {"DBLP title": "Accelerating Millions of Short Reads Mapping on a Heterogeneous Architecture with FPGA Accelerator.", "DBLP authors": ["Wen Tang", "Wendi Wang", "Bo Duan", "Chunming Zhang", "Guangming Tan", "Peiheng Zhang", "Ninghui Sun"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.39", "OA papers": [{"PaperId": "https://openalex.org/W2154826966", "PaperTitle": "Accelerating Millions of Short Reads Mapping on a Heterogeneous Architecture with FPGA Accelerator", "Year": 2012, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"High Performance Comput. Res. Center, Inst. of Comput. Technol., Beijing, China": 7.0}, "Authors": ["Wen Tang", "Wendi Wang", "Bo Duan", "Chunming Zhang", "Guangming Tan", "Peiheng Zhang", "Ninghui Sun"]}]}, {"DBLP title": "Memory Bandwidth Efficient Two-Dimensional Fast Fourier Transform Algorithm and Implementation for Large Problem Sizes.", "DBLP authors": ["Berkin Akin", "Peter A. Milder", "Franz Franchetti", "James C. Hoe"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.40", "OA papers": [{"PaperId": "https://openalex.org/W2102699354", "PaperTitle": "Memory Bandwidth Efficient Two-Dimensional Fast Fourier Transform Algorithm and Implementation for Large Problem Sizes", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Berkin Akin", "Peter Milder", "Franz Franchetti", "James C. Hoe"]}]}, {"DBLP title": "Specifying Compiler Strategies for FPGA-based Systems.", "DBLP authors": ["Jo\u00e3o M. P. Cardoso", "Jo\u00e3o Teixeira", "Jos\u00e9 C. Alves", "Ricardo Nobre", "Pedro C. Diniz", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.41", "OA papers": [{"PaperId": "https://openalex.org/W2136272191", "PaperTitle": "Specifying Compiler Strategies for FPGA-based Systems", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Porto": 2.5, "Institute for Systems and Computer Engineering of Porto": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "Imperial College London": 2.0}, "Authors": ["Jo\u00e3o Lu\u00eds Cardoso", "Jos\u00e9 A. Teixeira", "Jos\u00e9 A. Alves", "Ricardo Nobre", "Pedro C. Diniz", "Jose G. F. Coutinho", "Wayne Luk"]}]}, {"DBLP title": "Bus-based MPSoC Security through Communication Protection: A Latency-efficient Alternative.", "DBLP authors": ["Pascal Cotret", "J\u00e9r\u00e9mie Crenne", "Guy Gogniat", "Jean-Philippe Diguet"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.42", "OA papers": [{"PaperId": "https://openalex.org/W2121030089", "PaperTitle": "Bus-based MPSoC Security through Communication Protection: A Latency-efficient Alternative", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Southern Brittany": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Pascal Cotret", "Jeremie Crenne", "Guy Gogniat", "Jean-Philippe Diguet"]}]}, {"DBLP title": "PATS: A Performance Aware Task Scheduler for Runtime Reconfigurable Processors.", "DBLP authors": ["Lars Bauer", "Artjom Grudnitsky", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.43", "OA papers": [{"PaperId": "https://openalex.org/W2104458697", "PaperTitle": "PATS: A Performance Aware Task Scheduler for Runtime Reconfigurable Processors", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Lars Bauer", "Artjom Grudnitsky", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "RIFFA: A Reusable Integration Framework for FPGA Accelerators.", "DBLP authors": ["Matthew Jacobsen", "Yoav Freund", "Ryan Kastner"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.44", "OA papers": [{"PaperId": "https://openalex.org/W2126948472", "PaperTitle": "RIFFA: A Reusable Integration Framework for FPGA Accelerators", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Matthew Jacobsen", "Yoav Freund", "Ryan Kastner"]}]}, {"DBLP title": "Groundhog - A Serial ATA Host Bus Adapter (HBA) for FPGAs.", "DBLP authors": ["Louis Woods", "Ken Eguro"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.45", "OA papers": [{"PaperId": "https://openalex.org/W2152983905", "PaperTitle": "Groundhog - A Serial ATA Host Bus Adapter (HBA) for FPGAs", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ETH Zurich": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Louis Woods", "Ken Eguro"]}]}, {"DBLP title": "Shortening Design Time through Multiplatform Simulations with a Portable OpenCL Golden-model: The LDPC Decoder Case.", "DBLP authors": ["Gabriel Falc\u00e3o", "Muhsen Owaida", "David Novo", "Madhura Purnaprajna", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Karakonstantis", "Andreas Burg", "Paolo Ienne"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.46", "OA papers": [{"PaperId": "https://openalex.org/W2138336319", "PaperTitle": "Shortening Design Time through Multiplatform Simulations with a Portable OpenCL Golden-model: The LDPC Decoder Case", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Coimbra": 3.166666666666667, "Instituto de Telecomunica\u00e7\u00f5es": 3.166666666666667, "University of Thessaly": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.6666666666666665}, "Authors": ["Gabriel Falcao", "Muhsen Owaida", "David Novo", "Madhura Purnaprajna", "Nikolaos Bellas", "Christos S. Antonopoulos", "Georgios Karakonstantis", "Andreas Burg", "Paolo Ienne"]}]}, {"DBLP title": "Accelerating a Random Forest Classifier: Multi-Core, GP-GPU, or FPGA?", "DBLP authors": ["Brian Van Essen", "Chris Macaraeg", "Maya B. Gokhale", "Ryan Prenger"], "year": 2012, "doi": "https://doi.org/10.1109/FCCM.2012.47", "OA papers": [{"PaperId": "https://openalex.org/W2162741763", "PaperTitle": "Accelerating a Random Forest Classifier: Multi-Core, GP-GPU, or FPGA?", "Year": 2012, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"Lawrence Livermore National Laboratory": 4.0}, "Authors": ["Brian Van Essen", "Chris Macaraeg", "Maya Gokhale", "Ryan Prenger"]}]}]