{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707267512940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707267512943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  6 18:58:32 2024 " "Processing started: Tue Feb  6 18:58:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707267512943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267512943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_01 -c mini_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_01 -c mini_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267512943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707267513642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707267513642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_mux " "Found entity 1: src_mux" {  } { { "src_mux.v" "" { Text "I:/win/554/Mini_0_1/src_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267520395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267520395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.v" "" { Text "I:/win/554/Mini_0_1/rf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267520431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267520431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prgm_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file prgm_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "prgm_cntr.v" "" { Text "I:/win/554/Mini_0_1/prgm_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267520469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267520469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "instr_mem.v" "" { Text "I:/win/554/Mini_0_1/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267520506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267520506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "I:/win/554/Mini_0_1/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dst_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file dst_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dst_mux " "Found entity 1: dst_mux" {  } { { "dst_mux.v" "" { Text "I:/win/554/Mini_0_1/dst_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "data_mem.v" "" { Text "I:/win/554/Mini_0_1/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "I:/win/554/Mini_0_1/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_bool.v 1 1 " "Found 1 design units, including 1 entities, in source file br_bool.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_bool " "Found entity 1: br_bool" {  } { { "br_bool.v" "" { Text "I:/win/554/Mini_0_1/br_bool.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "I:/win/554/Mini_0_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_01.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini_01 " "Found entity 1: mini_01" {  } { { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.sv(1) " "Verilog HDL Declaration information at reset_synch.sv(1): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.sv" "" { Text "I:/win/554/Mini_0_1/reset_synch.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707267522553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.sv" "" { Text "I:/win/554/Mini_0_1/reset_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267522561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stall_IM_ID cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"stall_IM_ID\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flow_change_ID_EX cpu.v(36) " "Verilog HDL Implicit Net warning at cpu.v(36): created implicit net for \"flow_change_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zr_EX_DM cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"zr_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "br_instr_ID_EX cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"br_instr_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jmp_imm_ID_EX cpu.v(47) " "Verilog HDL Implicit Net warning at cpu.v(47): created implicit net for \"jmp_imm_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jmp_reg_ID_EX cpu.v(47) " "Verilog HDL Implicit Net warning at cpu.v(47): created implicit net for \"jmp_reg_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jmp_imm_EX_DM cpu.v(47) " "Verilog HDL Implicit Net warning at cpu.v(47): created implicit net for \"jmp_imm_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_re0 cpu.v(47) " "Verilog HDL Implicit Net warning at cpu.v(47): created implicit net for \"rf_re0\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_re1 cpu.v(48) " "Verilog HDL Implicit Net warning at cpu.v(48): created implicit net for \"rf_re1\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_we_DM_WB cpu.v(48) " "Verilog HDL Implicit Net warning at cpu.v(48): created implicit net for \"rf_we_DM_WB\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dm_re_EX_DM cpu.v(50) " "Verilog HDL Implicit Net warning at cpu.v(50): created implicit net for \"dm_re_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dm_we_EX_DM cpu.v(51) " "Verilog HDL Implicit Net warning at cpu.v(51): created implicit net for \"dm_we_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_z_ID_EX cpu.v(51) " "Verilog HDL Implicit Net warning at cpu.v(51): created implicit net for \"clk_z_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_nv_ID_EX cpu.v(51) " "Verilog HDL Implicit Net warning at cpu.v(51): created implicit net for \"clk_nv_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stall_ID_EX cpu.v(53) " "Verilog HDL Implicit Net warning at cpu.v(53): created implicit net for \"stall_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stall_EX_DM cpu.v(53) " "Verilog HDL Implicit Net warning at cpu.v(53): created implicit net for \"stall_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hlt_DM_WB cpu.v(53) " "Verilog HDL Implicit Net warning at cpu.v(53): created implicit net for \"hlt_DM_WB\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byp0_EX cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"byp0_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byp0_DM cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"byp0_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byp1_EX cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"byp1_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byp1_DM cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"byp1_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ov cpu.v(77) " "Verilog HDL Implicit Net warning at cpu.v(77): created implicit net for \"ov\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zr cpu.v(77) " "Verilog HDL Implicit Net warning at cpu.v(77): created implicit net for \"zr\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "neg cpu.v(77) " "Verilog HDL Implicit Net warning at cpu.v(77): created implicit net for \"neg\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dm_we cpu.v(87) " "Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for \"dm_we\"" {  } { { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sat_neg alu.v(50) " "Verilog HDL Implicit Net warning at alu.v(50): created implicit net for \"sat_neg\"" {  } { { "alu.v" "" { Text "I:/win/554/Mini_0_1/alu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sat_pos alu.v(51) " "Verilog HDL Implicit Net warning at alu.v(51): created implicit net for \"sat_pos\"" {  } { { "alu.v" "" { Text "I:/win/554/Mini_0_1/alu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shft_in alu.v(69) " "Verilog HDL Implicit Net warning at alu.v(69): created implicit net for \"shft_in\"" {  } { { "alu.v" "" { Text "I:/win/554/Mini_0_1/alu.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267522564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini_01 " "Elaborating entity \"mini_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707267523051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:rst " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:rst\"" {  } { { "mini_01.v" "rst" { Text "I:/win/554/Mini_0_1/mini_01.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mycpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mycpu\"" {  } { { "mini_01.v" "mycpu" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:mycpu\|pc:iPC " "Elaborating entity \"pc\" for hierarchy \"cpu:mycpu\|pc:iPC\"" {  } { { "cpu.v" "iPC" { Text "I:/win/554/Mini_0_1/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prgm_cntr.v(27) " "Verilog HDL assignment warning at prgm_cntr.v(27): truncated value with size 32 to match size of target (16)" {  } { { "prgm_cntr.v" "" { Text "I:/win/554/Mini_0_1/prgm_cntr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707267523210 "|mini_01|cpu:iCPU|pc:iPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM cpu:mycpu\|IM:iIM " "Elaborating entity \"IM\" for hierarchy \"cpu:mycpu\|IM:iIM\"" {  } { { "cpu.v" "iIM" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523380 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 16535 instr_mem.v(19) " "Verilog HDL warning at instr_mem.v(19): number of words (5) in memory file does not match the number of elements in the address range \[0:16535\]" {  } { { "instr_mem.v" "" { Text "I:/win/554/Mini_0_1/instr_mem.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1707267523398 "|mini_01|cpu:mycpu|IM:iIM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.data_a 0 instr_mem.v(9) " "Net \"instr_mem.data_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "I:/win/554/Mini_0_1/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707267523398 "|mini_01|cpu:mycpu|IM:iIM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.waddr_a 0 instr_mem.v(9) " "Net \"instr_mem.waddr_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "I:/win/554/Mini_0_1/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707267523398 "|mini_01|cpu:mycpu|IM:iIM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.we_a 0 instr_mem.v(9) " "Net \"instr_mem.we_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "I:/win/554/Mini_0_1/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707267523398 "|mini_01|cpu:mycpu|IM:iIM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id cpu:mycpu\|id:iID " "Elaborating entity \"id\" for hierarchy \"cpu:mycpu\|id:iID\"" {  } { { "cpu.v" "iID" { Text "I:/win/554/Mini_0_1/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf cpu:mycpu\|rf:iRF " "Elaborating entity \"rf\" for hierarchy \"cpu:mycpu\|rf:iRF\"" {  } { { "cpu.v" "iRF" { Text "I:/win/554/Mini_0_1/cpu.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_mux cpu:mycpu\|src_mux:ISRCMUX " "Elaborating entity \"src_mux\" for hierarchy \"cpu:mycpu\|src_mux:ISRCMUX\"" {  } { { "cpu.v" "ISRCMUX" { Text "I:/win/554/Mini_0_1/cpu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:mycpu\|alu:iALU " "Elaborating entity \"alu\" for hierarchy \"cpu:mycpu\|alu:iALU\"" {  } { { "cpu.v" "iALU" { Text "I:/win/554/Mini_0_1/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(42) " "Verilog HDL assignment warning at alu.v(42): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "I:/win/554/Mini_0_1/alu.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707267523686 "|mini_01|cpu:iCPU|alu:iALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(50) " "Verilog HDL assignment warning at alu.v(50): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "I:/win/554/Mini_0_1/alu.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707267523687 "|mini_01|cpu:iCPU|alu:iALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(51) " "Verilog HDL assignment warning at alu.v(51): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "I:/win/554/Mini_0_1/alu.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707267523687 "|mini_01|cpu:iCPU|alu:iALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(69) " "Verilog HDL assignment warning at alu.v(69): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "I:/win/554/Mini_0_1/alu.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707267523687 "|mini_01|cpu:iCPU|alu:iALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM cpu:mycpu\|DM:iDM " "Elaborating entity \"DM\" for hierarchy \"cpu:mycpu\|DM:iDM\"" {  } { { "cpu.v" "iDM" { Text "I:/win/554/Mini_0_1/cpu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dst_mux cpu:mycpu\|dst_mux:iDSTMUX " "Elaborating entity \"dst_mux\" for hierarchy \"cpu:mycpu\|dst_mux:iDSTMUX\"" {  } { { "cpu.v" "iDSTMUX" { Text "I:/win/554/Mini_0_1/cpu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_bool cpu:mycpu\|br_bool:iBRL " "Elaborating entity \"br_bool\" for hierarchy \"cpu:mycpu\|br_bool:iBRL\"" {  } { { "cpu.v" "iBRL" { Text "I:/win/554/Mini_0_1/cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267523745 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:mycpu\|DM:iDM\|data_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:mycpu\|DM:iDM\|data_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:mycpu\|rf:iRF\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:mycpu\|rf:iRF\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:mycpu\|rf:iRF\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:mycpu\|rf:iRF\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:mycpu\|IM:iIM\|instr_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:mycpu\|IM:iIM\|instr_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16536 " "Parameter NUMWORDS_A set to 16536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mini_01.ram0_IM_936.hdl.mif " "Parameter INIT_FILE set to db/mini_01.ram0_IM_936.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707267524340 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707267524340 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707267524340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mycpu\|DM:iDM\|altsyncram:data_mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:mycpu\|DM:iDM\|altsyncram:data_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267524474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mycpu\|DM:iDM\|altsyncram:data_mem_rtl_0 " "Instantiated megafunction \"cpu:mycpu\|DM:iDM\|altsyncram:data_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707267524476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9q1 " "Found entity 1: altsyncram_q9q1" {  } { { "db/altsyncram_q9q1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_q9q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267524602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267524602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mycpu\|rf:iRF\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"cpu:mycpu\|rf:iRF\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267524705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mycpu\|rf:iRF\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"cpu:mycpu\|rf:iRF\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707267524707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00q1 " "Found entity 1: altsyncram_00q1" {  } { { "db/altsyncram_00q1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_00q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267524835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267524835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267524941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0 " "Instantiated megafunction \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16536 " "Parameter \"NUMWORDS_A\" = \"16536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mini_01.ram0_IM_936.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mini_01.ram0_IM_936.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707267524941 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707267524941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ac1 " "Found entity 1: altsyncram_0ac1" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267525078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267525078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "I:/win/554/Mini_0_1/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267525208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267525208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "I:/win/554/Mini_0_1/db/mux_6hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707267525295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267525295 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a32 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a33 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a34 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a35 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a36 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a37 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a38 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a39 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a40 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a41 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a42 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a43 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a44 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a45 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a46 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a47 " "Synthesized away node \"cpu:mycpu\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0ac1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "I:/win/554/Mini_0_1/db/altsyncram_0ac1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554/Mini_0_1/cpu.v" 41 0 0 } } { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267525379 "|mini_01|cpu:mycpu|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0ac1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1707267525379 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1707267525379 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707267525479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707267526347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/win/554/Mini_0_1/mini_01.map.smsg " "Generated suppressed messages file I:/win/554/Mini_0_1/mini_01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267526965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707267527390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707267527390 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267527734 "|mini_01|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267527734 "|mini_01|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267527734 "|mini_01|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267527734 "|mini_01|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267527734 "|mini_01|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mini_01.v" "" { Text "I:/win/554/Mini_0_1/mini_01.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707267527734 "|mini_01|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707267527734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "609 " "Implemented 609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707267527737 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707267527737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Implemented 501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707267527737 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707267527737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707267527737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707267527850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  6 18:58:47 2024 " "Processing ended: Tue Feb  6 18:58:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707267527850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707267527850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707267527850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707267527850 ""}
