// Seed: 1325965749
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  parameter id_5 = -1'b0 != -1;
  localparam id_6 = id_5;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output reg id_1;
  logic id_10;
  ;
  assign id_1 = -1;
  wire id_11;
  ;
  logic id_12;
  logic id_13 = -1;
  logic id_14;
  logic id_15 = 1, id_16;
  assign id_4 = -1;
  parameter id_17 = -1 + 1;
  always_ff @(posedge 1 == id_14[1] or 1'h0) begin : LABEL_0
    disable id_18;
    id_1 = #id_19 1;
    disable id_20;
  end
  module_0 modCall_1 (
      id_4,
      id_12,
      id_3
  );
endmodule
