## EECS 301

**Digital Logic Laboratory**

TAs: Michael Codega & Mary Katherine Miller

Lectures: Friday 3:20 - 4:10

Location: Glennan 313

---

### PLD History

* PLA (Mask Layer Programmable)
* PAL (Fusible AND/OR Gates)
* PLD 
* CPLD
* FPGA

---

### PLD vs CPU 



---?image=https://raw.githubusercontent.com/CWRU-EECS301-S18/syllabus/master/Lectures/Lecture01/Slides/images/LabTopicsOverview.png&size=auto 90%

---

## Development Tools

* Quartus II FPGA Design Software
* ModelSim Simulation Software
* Git / GitHub
* Markdown
* DE1-SoC FPGA Development Board
* Oscilloscope / Logic Analyzer


---?image=https://raw.githubusercontent.com/CWRU-EECS301-S18/syllabus/master/Lectures/Lecture01/Slides/images/DevelopmentBoard.png&size=auto 90%

---

### ESD ISSUES

* Electrostatic discharge destroys electronic components 
* Mitigation
	* Discharge on earth ground
	* Pick up dev board by metal plate
	* Avoid touching connector pins

---

## Class Workflow

* GitHub Classroom
	* Lab Assignment Distribution
	* Team Collaboration
	* Project / Report Submission
* Reports written using Markdown
* Class communications via Slack

---

## Lab #1 Assignment

* Email invitation for assignment
* Invitation link creates GitHub repo for each student
* Tool Setup (GitHub, Git, Quartus, ModelSim)
* Code Example (Buttons and LED's simple example)
* Project and Markdown Report submitted by GitHub commit

---?image=https://raw.githubusercontent.com/CWRU-EECS301-S18/syllabus/master/Lectures/Lecture01/Slides/images/Lab1_DevBoardLayout.png&size=auto 90%

---

# Questions?
