# Design-Verification
## 環境架設
https://ithelp.ithome.com.tw/m/articles/10315791  
https://www.dcard.tw/f/nctu/p/239947030  
https://www.dcard.tw/f/nctu/p/235935287
## 編譯與執行
iverilog -o YYY XXX.sv  
iverilog -o YYY -g2005-sv XXX.sv (https://electronics.stackexchange.com/questions/640456/syntax-error-iverilog)  
vvp YYY
## Reference
路科验证: https://www.bilibili.com/video/BV1k7411H7Jo/  
https://www.youtube.com/watch?v=_QjZ06eg3cY&list=PL40xmtPvboRs6Ng_1Q_V-1MdJH50A6Ulz&index=4  
https://www.chipverify.com/systemverilog  
