# Date: Wed Aug 26 16:23:18 2009

SET addpads = False
SET asysymbol = False
SET busformat = BusFormatParenNotRipped
SET createndf = False
SET designentry = VHDL
SET device = xc4vfx60
SET devicefamily = virtex4
SET flowvendor = MentorHDL
SET formalverification = False
SET foundationsym = False
SET implementationfiletype = Ngc
SET package = ff1152
SET removerpms = False
SET simulationfiles = Structural
SET speedgrade = -11
SET verilogsim = False
SET vhdlsim = True
SET workingdirectory = /tmp/

# CRC: 97dc7b41
