INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab C/bit6_CLA_Adder/bit6_CLA_Adder.srcs/sources_1/new/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab C/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab C/bit6_CLA_Adder/bit6_CLA_Adder.srcs/sources_1/new/RippleAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab C/bit6_CLA_Adder/bit6_CLA_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
