<p><time datetime="2023-04-07" class="date-past">07 Apr 2023</time> </p><ul><li>Sick leave on Monday</li><li>Implementation Guide</li><ul><li>Wrapper creation is completed.</li><ul><li>Tested and linking successfully.</li></ul><li>RTLA run at gen_wrapper level is in-progress</li></ul><li>Ncore 3.4 RC6 candidate testing</li><ul><li>Hw_cfg_10_lite rtl is built using <strong>/<span>engr/prerelease/maestro/Ncore_3.4_RC6-10088</span></strong></li><li>DC synthesis in 7nm is in-progress  </li></ul><li>Design team timing runs in Hw_config_10_lite</li><ul><li>Latest DMI run shows degraded timing</li><li>Couldn’t reproduce last best results published by Troy.</li><ul><li>Using same RTL, constraints, DC flow, floorplan, and DC version</li><ul><li>My run is showing 1.5x worst timing (Troy used DC version:  R-2020.09-SP4)</li><li>With DC version S-2021.06-SP5 – timing becomes 2x worse</li></ul><li>I am planning to check the timing with latest DC release: <span>U-2022.12-SP2</span></li><li>Will investigate further</li></ul><li>We lost milkyway license to generate 7nm milkyway library</li><ul><li>Working on generating ndm libraries to replace milkway for SRAMs</li></ul></ul></ul><p><time datetime="2023-03-31" class="date-past">31 Mar 2023</time> </p><ul><li>PTO on Tuesday</li><li>2 days @SNUG conference</li><li>NXP ncore3.6</li><ul><li>Bottom-up DCNXT synthesis is done – yet to review results.</li></ul><li>Hw_config_10_lite</li><ul><li>DMI timing needs further improvement.</li><li>Will experiment with 100% ULVT synthesis to see whether it meets 1.6G</li></ul><li>Mobileye</li><ul><li>David’s ACC run uncovered a bug in Mobileye wrappers, fixed and verified.</li></ul><li>Implementation Guide</li><ul><li>Building memory wrappers – WIP</li><li>Planning to run gen_wrapper in RTLA to estimate gate count</li></ul><li>SNUG Presentation.</li><ul><li>Presentation was done.</li><li>Won best presentation award.</li></ul><li>Misc</li><ul><li>HR Training Culture of Civility: Creating a Harassment Free Workplace - WIP</li></ul></ul><p><time datetime="2023-03-24" class="date-past">24 Mar 2023</time> </p><ul><li>NXP ncore3.6</li><ul><li>RTLA synthesis is done using automobile memories, published results.</li><li>Bottom-up DCNXT synthesis is done – yet to review results.</li></ul><li>Hw_config_10_lite</li><ul><li>Fixed 7nm memory wrappers as new config slices changed.</li><li>7nm -to -5nm timing study done using 3 blocks.</li><ul><li>DC, DCNXT, RTLA timing numbers are compared – results published</li></ul><li>Reviewing DMI timing for further improvement</li></ul><li>Mobileye</li><ul><li>Nothing to report</li></ul><li>Implementation Guide</li><ul><li>New config RTL is available.</li><li>Building memory wrappers – WIP</li><li>Planning to run gen_wrapper in RTLA to estimate gate count</li></ul><li>SNUG Presentation</li><ul><li>dry run was done, final draft submitted.</li><li>conference is on 03/28 – 03/29 in Santa Clara Conversion center.</li></ul><li>Misc</li><ul><li>Working on HR Training Culture of Civility: Creating a Harassment Free Workplace.</li></ul></ul><p><time datetime="2023-03-17" class="date-past">17 Mar 2023</time> </p><ul><li>NXP ncore3.6</li><ul><li>Automobile memories-based synthesis.</li><li>Bottom-up synthesis is done – yet to review results.</li><li>RTLA synthesis is expected next week.</li></ul><li>Mobileye<ul><li>ACC wrappers are updated with 4k memory.</li></ul></li><li>Hw_config_10_lite<ul><li>Ioaiu_top_a synthesis<ul><li>DC synthesis shows little improvement.</li><li>RTLA synthesis showing different viols.</li><li>Need to trace viols in GUI for further analysis.</li></ul></li></ul></li><li>Implementation Guide</li><ul><li>Started with DMI block from ASIL_D configuration.</li><li>Created floorplan.</li><li>RTLA synthesis done for 1.0, 1,2 &amp;1.4G freqs</li><li>Timing QoR is clean in 1.0 &amp; 1.2G runs.</li><li>Few macro viols in 1.4G – floorplan related issue.  </li></ul></ul><ul><li>SNUG<ul><li>dry run was done.</li><li>final draft submitted.</li><li>conference is on 03/28 – 03/29 in Santa Clara Conversion center.</li></ul></li></ul><p><br/></p><p><time datetime="2023-03-10" class="date-past">10 Mar 2023</time> </p><ul><li>ASIL-D top level DC run completed.</li><ul><li>Blocks synthesis are done in 4.5 days.</li><li>Top level synthesis done in 4.5 days.</li><li>Results will be published on the confluence.</li></ul><li>NXP ncore3.6 based synthesis with automobile memories.</li><ul><li>Blocks are done, top level run is in-progress.</li></ul><li>ME wrappers updated for latest configuration.</li><ul><li>DMI results preserving hierarchy is reviewed with Xiaojue.</li></ul><li>Hw_config_10_lite synthesis<ul><li>Had a meeting with design team to review results.</li><li>Memory sizes have changed, so results are not good.</li><li>Will have to rerun by updating 7nm wrappers next week.</li></ul></li><ul><li>DMI hw_cfg_10_lite synthesis in 7nm is completed.</li><li>Design team made a timing fix in IOAIU,  rerunning synthesis.</li></ul><li>Disk cleanup</li><ul><li>Reviewed Troy's Sula workspace; copied required collaterals to my workspace.</li><li>Reviewed Troy's scratch disk in Arteris, copied required runs to my scratch space.</li></ul><li>Implementation Guide</li><ul><li>Reviewing Design planner user guide</li><li>Will start working on DMI block next week onwards.  </li></ul></ul><p><time datetime="2023-03-03" class="date-past">03 Mar 2023</time> </p><ul><li>Snug paper content preparation – done</li><ul><li>Had SNUG rehearsal zoom call with Synopsys folks on 2/27</li><li>Final paper submission is due by 2/28</li></ul><li>Built new Asil-D RTL, created new sram instances and wrappers.</li><ul><li>RTLA synthesis is done.</li><li>DCNXT bottom up - block runs are completed; top level run is going on.</li></ul><li>Updated NXP wrappers with Synopsys automobile memories</li><ul><li>DMI synthesis based on ncore3.6 local rtl done - timing clean</li><li>NXP synthesis to be launched when license freed up. </li><li>Mobileye wrappers update with 4k instance is pending – it is low priority, will do next week</li></ul><li>Submitted updated 2022 performance review and 2023 goals</li><li>IOAIU_TOP_A synthesis in hw_cfg_10_lite<ul><li>Block synthesis done in 5nm with EricT's timing fix - new timing viols pop up<ul><li>Before this fix flop2flop was violating with -14ps</li><li>After this fix flop2flop violation -40ps</li></ul></li><li>The timing fix resolved violation in ME ioaiu_top_a (David confirmed). </li></ul></li><li>Synthesis runs for design team</li><ul><li>Ran DMI, DCE Mobileye config runs by preserving hierarchy.</li><li>Some more runs are pending – will be running when license freed up</li></ul><li>hw_cfg_10_lite synthesis in 7nm<ul><li>Will have to pick up from where Troy left off</li><li>DMI_a timing is still not clean, will continue working on it</li></ul></li><li>Sula &amp; Arteris Scratch disk cleanup</li><ul><li>Did some cleanup in my work space</li><li>Reviewing Troy’s data – will focus more next week.</li><li>Troy's scratch disk on Arteris server cleanup is pending </li></ul></ul><p><br/></p><p><time datetime="2023-02-24" class="date-past">24 Feb 2023</time> </p><ul><li>Snug paper content preparation – WIP</li><ul><li>Had SNUG rehearsal zoom call with Synopsys folks on 2/22</li><li>Another one is scheduled for 2/27</li><li>Final paper submission is due by 2/28</li></ul><li>Ran NXP Synthesis in DCNXT and RTLA for SNUG presentation.</li><ul><li>Timing comparison among DC, RTLA, FC is not convincing to present.</li></ul><li>Ran Asil-D synthesis in DCNXT</li><ul><li>memory slices changed hence run failed with linking issues.</li><li>RTLA run also failed similarly by disabling auto_fix option.</li></ul><li>Built new Asil-D RTL, created new sram instances and wrappers.</li><ul><li>New DCNXT and RTLA runs are in progress.</li></ul><li>Updated NXP wrappers with Synopsys automobile memories</li><ul><li>Missing few srams from NXP, hence synthesis run is not launched.</li><li>Mobileye wrappers update is pending – will do next week</li></ul><li>Submitted 2022 performance review and 2023 goals</li><li>Synthesis runs for design team</li><ul><li>Ran DMI, DCE Mobileye config runs by preserving hierarchy.</li><li>Some more runs are pending – will be running next week</li></ul><li>Sula disk cleanup</li><ul><li>Did some cleanup in my work space</li><li>Reviewing Troy’s data – will focus more next week.</li></ul></ul><p><br/></p><p><time datetime="2023-02-17" class="date-past">17 Feb 2023</time> </p><p>DMI ncore3p6 synthesis with data and tag memory timing fixed</p><ul><li>tested with snps5 industrial memories</li><li>Memory paths are clean now </li></ul><p>SNUG presentation WIP</p><ul><li>runs launched for SNUG data<ul><li>NXP - RTLA synthesis</li><li>NXP - DC Synthesis</li><li>ASILD - RTLA synthesis</li><li>ASILD - DC synthesis</li></ul></li></ul><p>Mobileye - timing fixed local tachl synthesis for IOAIU_TOP_A/G</p><p>hw_cfg_10_lite timign fixed local tachl synthesis for IOAIU_TOP_A</p><p><br/></p><p><time datetime="2023-02-10" class="date-past">10 Feb 2023</time> </p><p>Area computation done for SMI Async Adapter blocks</p><p>DMI synthesis on tag piped rtl ncore3p6</p><p>Had a call with Architects on memory size computation</p><p>Added few new articles on confluence under my home page.</p><p><br/></p><p><time datetime="2023-02-03" class="date-past">03 Feb 2023</time> </p><p>Created &amp; Uploaded SNUG draft presentation.</p><p>Reviewed Mobileye XNN timing.</p><p>Prepared ME timing slides for customer meeting</p><p>Created HS SRAMs as per Mobileye recommendations.  </p><p><br/></p><p><time datetime="2023-01-27" class="date-past">27 Jan 2023</time> </p><p>Hw_cfg_10_lite 5nm Synthesis</p><ul><li>Refined run2 is completed - results are published <ul><li>timing is improved</li><li>clock uncertainty = 15% is applied</li><li>Single corner synthesis </li><li>Yet to create floorplans for critical blocks</li></ul></li></ul><p>Mobileye RC3 synthesis with 8mb cache</p><ul><li>IOAIU_TOP_A and IOAIU_TOP_G blocks are ran in RTLA</li><li>IOAIU_TOP_A (ACC00) - timing is clean</li><li>IOAIU_TOP_G (XNN00) has 8mb cache - a few timing vioils due to high LOLs</li></ul><p>Working on SNUG presentation.</p><p><time datetime="2023-01-20" class="date-past">20 Jan 2023</time> </p><ul><li>hw_config_10_lite 5nm synthesis<ul><li>1st round synthesis is done - results are published<ul><li>MCMM enabled</li><li>ULVT = 5%</li><li>clock uncertainty = 154 ps (will change it to 15% = 94 ps in next run)</li><li>LL cells are enabled</li></ul></li><li>2nd round synthesis with floorplan is planned<ul><li>floorplan tool update is in progress</li></ul></li></ul></li><li>Mobileye RC3 synthesis<ul><li>IOAIU_top_a - 2MB cache RTLA run done<ul><li>run1 is with tsmc5 compiler (fast SRAM) 512 x 89 memory instances</li><li>run2 is with tsmc5 compiler (fast SRAM) 1024 x 134 memory instances </li><li>run3 is with snps5 compiler (slow SRAM) 4096 x 134 memory instances </li><li>timing is clean in run1 &amp; run2</li><li>A few Reg2Reg timing violations seen in run3</li></ul></li></ul></li></ul><p><time datetime="2023-01-13" class="date-past">13 Jan 2023</time> </p><ul><li>hw_config_10_lite 5nm synthesis<ul><li>Memory wrappers errors debugged and fixed</li><li>Block synthesis runs are in progress</li></ul></li><li>Mobileye RC3 Synthesis<ul><li>IOAIU - 2 MB Proxy cache RTLA run is in progress</li></ul></li><li>Common disk <ul><li>Created NCore 3.2, NCore 3.4 directories and populated rtlbuilds, results</li></ul></li></ul><p><time datetime="2023-01-06" class="date-past">06 Jan 2023</time> </p><ul><li>NXP synthesis using Ncore3.2.4 published<ul><li>all blocks are timing clean</li><li>At gen_wrapper level few paths are violating in DMI - debug in progress</li></ul></li><li>NXP synthesis using Ncore3.2.5 <ul><li>DMI block synthesis launched.</li></ul></li><li>Hw_cfg_10_lite Synthesis in 5nm - work is in progress</li></ul><p><time datetime="2022-12-30" class="date-past">30 Dec 2022</time> </p><ul><li>NXP Synthesis using Ncore3.2.4<ul><li>Gen_wrapper run is pending due to non-availability of license</li><li>Reviewed RTL Lec flow</li></ul></li></ul><p><time datetime="2022-12-23" class="date-past">23 Dec 2022</time> </p><ul><li>Mobileye Synthesis results based on RC3 published<ul><li>timing is clean in all IOAIU blocks (f2f and macro)</li></ul></li><li>NXP Synthesis using Ncore3.2.4<ul><li>Blocks Hier synthesis done </li><li>Gen_wrapper run is in progress</li></ul></li><li>hw_cfg_10_lite 5nm flow testing is in progress</li></ul><p><time datetime="2022-12-16" class="date-past">16 Dec 2022</time> </p><ul><li>Mobileye Synthesis<ul><li>RC1 is done, results discarded due to config change.</li><li>RC2 Synthesis is done and results published<ul><li>DCNXT - all blocks timing is clean</li><li>RTLA - IOAIU_TOP_A has few f2f viols in m40C, these are due to MB enabled in RTLA.</li></ul></li><li>RTLA - IOAIU_TOP_A with no_MB timing is clean</li><li>RC3 based synthesis is in progress for IOAIU blocks</li></ul></li><li>NXP Synthesis<ul><li>RC2 based synthesis is in progress.<ul><li>DCNXT - blocks synthesis runs are in progress</li><li>RTLA run in gen_wrapper is in progress</li></ul></li><li>Ncore3.2.4 hier synthesis in DCNXT is in progress.</li></ul></li></ul><p><time datetime="2022-12-09" class="date-past">09 Dec 2022</time> </p><ul><li>Mobileye - DMI, DCE synthesis results published<ul><li>With Multibit, DCE reported ~30ps F2F timing viol</li><li>Designer is reviewing the viols</li></ul></li><li>Mobileye - IOAIU_top_A RTLA results published<ul><li>timing is clean in F2F, macro paths</li><li>LOL = 57 is bit high </li></ul></li><li>Submitted abstract to SNUG on Arteris RTLA use model</li><li>Updated confluence page with last month run results</li><li>Mobileye RC1 synthesis started</li></ul><p><time datetime="2022-12-02" class="date-past">02 Dec 2022</time> </p><ul><li>Reviewing runs before vacation</li><li>Generating bucketizer reports for last ME runs</li><li>Working on publishing last synthesis runs on to confluence</li><li>Working on launching new runs for ME - IOAIU</li><li>Working on launching hw_cnf_10_lite DCE timing fixed RTL</li></ul><p><br/></p><p><time datetime="2022-11-18" class="date-past">18 Nov 2022</time> </p><ul><li>hw_cfg_10_lite 5nm synthesis porting<ul><li>wrapper creation WIP</li></ul></li><li>NXP ncore3.4 synthesis done - results published<ul><li>timing is clean</li><li>ICG fanout issues </li></ul></li><li>hw_config_10_lite synthesis<ul><li>ran dmi_a, dce_a synthesis</li><li>results shared and discussed with team</li><li>floorplan update WIP</li></ul></li></ul><p><time datetime="2022-11-11" class="date-past">11 Nov 2022</time> </p><ul><li>hw_cfg_10_lite 5nm synthesis porting <ul><li>tsmc 5nm fast memory wrappers WIP</li><li>Generated SNPS Industrial Memories for later use</li><li>Synthesis scripts conversion completed </li></ul></li><li>RTLA timing analysis for DMI, IOAIU<ul><li>reviewed ME customer timing </li><li>comparing with internal RTLA run reports</li></ul></li><li>NXP ncore3.4 regression is WIP</li><li>Reviewing &amp; analyzing hw_cfg_10_lite 7nm dmi_a/b/c runs</li></ul><p><time datetime="2022-11-04" class="date-past">04 Nov 2022</time> </p><ul><li>hw_cfg_10_lite 5nm synthesis porting<ul><li>Updating SRAM wrappers </li><li>Synthesis conversion WIP</li></ul></li></ul><ul><li>Mobileye Synthesis <ul><li>Critical blocks synthesis is WIP</li><li>Running RTLA synthesis on DMI</li></ul></li><li>Worked with IT on creating common disk<ul><li>created hw_ncore specific directories to maintain rtl and results</li></ul></li></ul><p><time datetime="2022-10-28" class="date-past">28 Oct 2022</time> </p><ul><li>CAIU block synthesized in 7nm/5nm to estimate its performance<ul><li>results are under review</li></ul></li><li>Reviewing ICG fanout in all synthesis runs<ul><li>Few blocks are using different naming style for cg_prim modules</li><li>Working on setting up an automated way to extract these fanout results</li><li>Flow is getting update to generate ICG fanout/fanin in all DC/RTLA/FC runs</li></ul></li></ul><p><time datetime="2022-10-21" class="date-past">21 Oct 2022</time> </p><ul><li>NXP cfg_v12 based DC hier/flat synthesis completed - results published<ul><li>reg2reg, macro timing clean</li></ul></li><li>NXP cfg_v12 based RTLA synthesis completed - results published <ul><li>reg2reg timing clean</li><li>few macro viols with 17ps</li></ul></li><li>NXP cfg_v12 based Fusion Compiler run completed - results published<ul><li>reg2reg, macro timing clean</li><li>Input, ICG timing viols exist</li></ul></li><li>ICG fanin/fanout results are getting reviewed in all above runs</li><li>Mobile ioaiu_top_a RTLA synthesis using beta3 is done<ul><li>reg2reg, macro timing clean</li></ul></li></ul><p><time datetime="2022-10-14" class="date-past">14 Oct 2022</time> </p><ul><li>Freq runs on 0.935v with typical corners are completed - results published</li><li>Synthesis study for ASIL-B analysis completed - results shared with Arch team</li><li>NXP cfg_v12 based Synthesis<ul><li>DCNXT bottom-up run is in progress</li><li>RTLA run completed - reg2reg timing is clean</li><li>ICG fanin/fanout also under control </li></ul></li><li>Working with Troy on bucketizer reporting for RTLA</li></ul><p><time datetime="2022-10-06" class="date-past">06 Oct 2022</time> </p><p>Freq and Voltage estimation for MTK</p><ul><li>Synthesis runs for Freq and Voltage estimation done - results published</li><li>New runs with 0.935v and Typical corner is in progress</li></ul><p>Synthesis study for ASIL-B analysis</p><ul><li>aiu_top_a  block synthesis is done with different hierarchy ungroup options<ul><li>no-ungroup, ungroup_1/2/3/4/5/6</li></ul></li><li>Generated cell count in each hierarchy</li><li>results are reviewed with Design team</li><li>Concluded that ungroup_4 results are to be shared with Arch team</li></ul><p>ME_nocre3.4_beta3 synthesis</p><ul><li>ioaiu_top_a block RTLA synthesis done using beta3 rtl</li><li>flop2flop timing is clean, ICG and IO violations exists.</li></ul><p><time datetime="2022-09-30" class="date-past">30 Sep 2022</time> </p><p>Slow memory testing</p><ul><li>DMI latest synthesis with snps memories and floorplan done - results published<ul><li>reg2reg timing is clean</li></ul></li><li>Data Memory paths are not showing now - this is due to memory gating implementation</li><li>From Tag Memory paths are violating now</li></ul><p>Synthesis study for ASIL-B analysis</p><ul><li>ioaiu_top_a block synthesis is done different hierarchy ungroup options<ul><li>no-ungroup, ungroup_4, ungroup_2</li></ul></li><li>created a script to get cell count in each hierarchy</li><li>results shared with Arch team</li></ul><p>Running RTLA for ccp_datapipe_fixed rtl with floorplan</p><ul><li>exploring automation option to create pin placement during floorplan creation</li></ul><p>Working on synthesis for marketing purpose</p><ul><li>max achievable frequency with 0.935v</li><li>target voltage for hitting 600Mhz </li></ul><p><time datetime="2022-09-23" class="date-past">23 Sep 2022</time> </p><p>DMI synthesis - rtl with slow memory, is done</p><ul><li>Memory paths are clean but, reg2reg viols opened up</li><li>Investigate further on new timing viols</li></ul><ul><li>Working on creating DMI floorplan with SNPS memories</li><li>Running basic synthesis of ioaiu_top_a without ungrouping<ul><li>this study is to estimate area metrics for Arch team</li></ul></li></ul><p><time datetime="2022-09-16" class="date-past">16 Sep 2022</time> </p><ul><li>Mobile block ioaiu_top_a synthesis done in RTLA<ul><li>reg2reg is clean here, dcnxt reported worst timing violations.</li><li>ICG and IO violations are there - analyzing results</li></ul></li><li>RTLA synthesis on Mobile re-partitioned rtl is done <ul><li>this run is without floorplan </li><li>timing is clean</li><li>new run is planned with floorplan </li></ul></li><li>NXP blocks synthesis done using  snps industrial memories<ul><li>Macro timing violations are opened up</li><li>timing comparison b/w tsmc vs snps memory runs is in progress</li></ul></li><li>Working on creating smaller ioaiu_top_a testcase by running hierarchically in dcnxt</li></ul><p><time datetime="2022-09-09" class="date-past">09 Sep 2022</time> </p><ul><li>NXP synthesis with tsmc5 memories is done - analyzing results</li><li>Mobile synthesis with tsmc5 memories is done - published results.<ul><li>All blocks timing is clean except Ioaiu_top_a block.</li><li>Ioaiu_top_a has worst violations in reg2reg, macro paths.<ul><li>Looks like very high logic levels in these paths.</li><li>Design teams says these paths can be pipelined.</li><li>This block ran for 2.5 days - need to create smaller/hierarchical block to reduce runtime.</li></ul></li><li>Had a meeting with design team to review it to make it small</li></ul></li><li>RTLA synthesis on Mobileye re-partitioned rtl is in preparations</li><li>Prepared NXP timing slides for management review</li><li>Had a meeting with IT team for a common disk </li></ul><p><time datetime="2022-09-02" class="date-past">02 Sep 2022</time> </p><ul><li>SNPS industrial memory wrappers created for NXP run<ul><li>SNPS memories are ~20% slower than TSMC on average</li><li>Since TSMC 4K memory compiler is not available switching to SNPS mems to synthesis</li></ul></li><li>Looking at Mobileye re-partitioned script provided by customer<ul><li>plan to run re-partitioned synthesis</li></ul></li><li>Mobileye multi ported ioaiu_top_a has shown big violations in previous run<ul><li>New run with latest NCore3.4 is in progress</li></ul></li><li>Experimented Clock tree synthesis in RTLA  </li><li>Mobileye customer timing reports<ul><li>Analyzed NE partitioned block timing</li><li>Fanout/Fanin to clock gates are major violations in DCE/DMI blocks - sent reports to designers</li><li>created  Fanin/Fanout reporting commands for RTLA/DCNXT to integrate in our runs</li><li>Central partitioned block timing need to analyze </li></ul></li></ul><p><time datetime="2022-08-26" class="date-past">26 Aug 2022</time> </p><ul><li>Latency synthesis runs with Floorplan are in progress</li><li>Mobileye Synthesis with new snps memories are done<ul><li>Blocks timing is clean</li></ul></li><li>RTLA synthesis on NXP is completed<ul><li>No new timing violations other than IO viols</li><li>No congestion reported</li><li>Legalize placement is done as a next step<ul><li>timing is almost similar to previous - no impact after legalization</li><li>congestion is almost same</li></ul></li><li>Will push clock tree synthesis on this database</li></ul></li><li>tsmc vs snps memory access time comparison is in progress</li></ul><p><time datetime="2022-08-19" class="date-past">19 Aug 2022</time></p><ul><li>Latency experiments results reviewed with designer<ul><li>New set of runs planned with updated floorplan</li></ul></li><li>NXP synthesis<ul><li>Ncore3.4 top level run finished with updated floorplan</li><li>results are posted on the confluence</li><li>timing is clean</li><li>area is consistent</li><li>congestion issue is seen<ul><li>This is due to new memory cells addition</li><li>floorplan modification is required to address this issue</li><li>utilization is ~0.46 so no impact to floorplan size/shape</li></ul></li></ul></li><li>Mobileye synthesis<ul><li>SNPS slow memory wrappers are created</li><li>Synthesis is going on with these wrappers</li></ul></li><li>Slow memory testing scoping<ul><li>Will have to create snps slow memory vs tsmc fast memory access timing data</li></ul></li><li>RTLA synthesis<ul><li>NXP NCore3.4 synthesis is done with updated floorplan <ul><li>Added two new memory cells into the floorplan</li><li>Cleaning up flow errors - WIP</li></ul></li></ul></li></ul><p><time datetime="2022-08-12" class="date-past">12 Aug 2022</time> </p><ul><li>Latency experiments are in progress<ul><li>Finished DMI base synthesis - results published</li><li>Run is in progress for nopipe rtlbuild</li><li>Another synthesis with RDbuf addition in DMI is planned<ul><li>A new memory RDbuf is added into DMI</li><li>memory instance is generated</li><li>memory wrapper is created</li></ul></li></ul></li><li>NXP Ncore3.4 synthesis<ul><li>top level synthesis is yet to run</li><li>floorplan update is needed with new memory wrapper</li><li>creating new floorplan in RTLA</li></ul></li><li>OD timing fix synthesis<ul><li>New rtl synthesis is failing due to rtl compilation issue</li><li>reported issue back to designer</li></ul></li><li>Mobileye synthesis<ul><li>previous runs were based on tsmc memory wrappers</li><li>will have to create wrappers for snps memory instances</li></ul></li></ul><p><time datetime="2022-08-05" class="date-past">05 Aug 2022</time> </p><ul><li>NXP config v12 synthesis with NCore3.4 rtl is completed<ul><li>DMI data memory size increased - generated new memory instances</li><li>Created new memory wrapper</li><li>DCNXT blocks timing is clean</li><li>Working on creating new floorplan with new memory cells for top level run</li></ul></li><li>OD timing fix synthesis runs continues<ul><li>New RTL is given for synthesis run</li></ul></li><li>Had a meeting with designers to brainstorm slow memory testing methodology<ul><li>charted out few experiments to run</li><li>will be meeting weekly to review the progress and next steps </li></ul></li><li>Created a script to check synthesis run quality and issues  <ul><li>it checks for any errors and abnormal issues</li><li>it summarizes all QoR metrics for quick review and compares </li></ul></li></ul><p><time datetime="2022-07-29" class="date-past">29 Jul 2022</time> </p><ul><li>OD timing synthesis without CCP is finished, yet to analyze results</li><li>Attempted to build rtl with &quot;runsim&quot; option as recommended by designer, didn't work<ul><li>Designer generated local rtl for above synthesis run  </li></ul></li><li> Worked with Troy to update bucketizer reporting for RTLA </li><li>RTLA experiments are in progress</li></ul><p><time datetime="2022-07-22" class="date-past">22 Jul 2022</time> </p><ul><li>Ncore3.2.1_RC1 Synthesis completed, results published<ul><li>Timing is improved compared to Ncore3.2.</li><li>Area metrics are almost in similar range – no major change.</li><li>flop2flop and flop2macro timing is clean at block level in all blocks.</li><li>At gen_wrapper level, few violations are showing up, they are ~18ps.  </li><ul><li>Dmi path violation is in fault_checker – this is ending on Enable SDFF, which has 33ps setup requirement.<ul><li>By disabling SEDFFs, we can get back ~10-15ps setup timing margin.</li></ul></li><li>NCaiu path violation is in dup_checker – same as above issue; However, designer to review this path.</li><li>ICG paths are to be reviewed after the placement.</li></ul></ul></li><li>Reviewed Mobileye latest RTLA timing reports.<ul><li><p>timing in flop2flop, macro path groups are met except Input timing paths.</p></li><li><p>All the top violations are clock gating related. First worst path is in PMON, violating by 39ps</p></li><li>Review these paths with designer, looks like it is a constraint issue.</li></ul></li><li>Discussed with Troy for minor updates in reporting script </li></ul><p><time datetime="2022-07-15" class="date-past">15 Jul 2022</time> </p><ul><li>Kjeld OD timing fix re-synthesis is done with new memory wrappers<ul><li>timing is reviewed with Kjeld</li></ul></li><li>Ncore3.2.1_RC1 synthesis launched with NXP cfg v12<ul><li>Maestro Ncore3.2.1 RC1 build changed 2 times, had to relaunch whole synthesis </li></ul></li><li>Spoke to Dharshan on PMON timing failures in Ncore3.4 synthesis</li><li>Attended DAC 2022</li><li>Sula access denied on 7/14, filed IT ticket</li></ul><p><time datetime="2022-07-08" class="date-past">08 Jul 2022</time> </p><ul><li>ME block ioaiu_top_a timing failures debugged, they are due to complex logic in the path<ul><li>Logic levels are &gt; 40 excluding buffers in top violators</li><li>These paths either pipelined or re-coded in better/optimized way</li><li>Spoke to Kjeld on these ioaiu_top_a violations</li><li>Spoke to Dharshan on PMON timing violations</li></ul></li><li>ME gen_wrapper synthesis with block abstract models launched <ul><li>Job ran ~4 days in initial compile itself, had to kill it</li></ul></li><li>Kjeld OD timing fix synthesis finished with memories as black box<ul><li>since memories are black boxed, flop2memory paths are not reported</li><li>Rerunning the same synthesis with memories included<ul><li>Had to create memory wrappers for this run</li></ul></li></ul></li><li>Helped Bhavya on running check only synthesis to qualify her RTL build </li></ul><p><br/></p><p><time datetime="2022-07-01" class="date-past">01 Jul 2022</time> </p><ul><li>Found an flow issue in recent synthesis runs where SPG mode was disabled<ul><li>This happens when porting Maestro default synthesis scripts to DCNXT</li><li>Issue is fixed and re-ran impacted runs i.e, ME, Bob's timing fix run</li></ul></li><li>Mobileye synthesis reran is completed and results published<ul><li>This run is same as NXP flow with reduced freq i.e, 1.06G</li><li>timing is clean for flop2flop in all blocks except ioaiu_top_a</li></ul></li><li>ME block ioaiu_top_a timing degraded, debug is in progress<ul><li>Runtime has increased to ~60hrs</li></ul></li><li>Bob's timing fix re-run is finished and results shared for ioaiu_top_b<ul><li>flop2flop timing is improved significantly with reduced LoLs</li></ul></li><li>Working on Kjeld timing experiment synthesis run<ul><li>In this all NCAIU memories are changed </li><li>Asked Troy to generate these mem wrappers using his mem_gen_flow</li><li>Running synthesis with memory as block box</li></ul></li></ul><p><time datetime="2022-06-24" class="date-past">24 Jun 2022</time> </p><ul><li>Couple of synthesis runs done this week</li><li>Mobileye synthesis with MCMM using latest RTL done, results published<ul><li>Dmi wrdata mem is grown, had to generate memories and create wrapper</li></ul></li><li>Hw_cfg_10_lite synthesis done and results published</li><li>Bob's timing fix synthesis done, results shared</li><li>Verified SDC generation bug fix</li><li>Created a script to highlight flops based on clock groups in the GUI</li><li>Reviewing latest NXP timing reports shared by customer </li><li>Working on Kjeld timing fixed rtl synthesis  </li></ul><p><time datetime="2022-06-17" class="date-past">17 Jun 2022</time> </p><ul><li>NXP Synthesis<ul><li>BottomUp &amp; topDown comparison results published</li></ul></li><li>Reviewed NXP FC clock route results</li><li>Mobileye Synthesis<ul><li>Flow changes are done to run MultiCorner and Multibit</li><li>Found SDC generation bug in Maestro for Mobileye config run<ul><li>a JIRA is filed</li><li>Explained the issue to Dan and what the fix could be</li></ul></li></ul></li><li>Helping David for highlighting flops based on clock group in the gui<ul><li>All flops in the design can be selected easily </li><li>There is no quick solution to clock group based flops selection</li><li>Workaround solution is possible - WIP</li></ul></li><li>DC/DCNXT licenses are being used by Software/AE folks from time2time causing design runs to wait</li></ul><p><time datetime="2022-06-10" class="date-past">10 Jun 2022</time> </p><ul><li>NXP Synthesis<ul><li>NXP cfg v12 flat synthesis are launched for RTL 3.2 &amp; 3.4</li><li>These runs will help to identify bottleneck issues and timing delta b/w bottom-up runs</li></ul></li><li>Analyzing NXP latest timing results</li><li>Mobileye Synthesis<ul><li>Experimenting creating block abstract models - this helps to synthesize top level in DCNXT</li></ul></li><li>RTLA block level runs - WIP</li><li>PTO on 06/08/2022 </li></ul><p><br/></p><p><time datetime="2022-06-03" class="date-past">03 Jun 2022</time> </p><ul><li>NXP Synthesis<ul><li>NXP cfg v12 synthesis using RTL 3.2 and 3.4 are done, results published<ul><li>Both runs were bottom up with same flow settings</li><li>Block level timing is clean in both runs</li><li>At Gen_wrapper level - Improved timing (flop2flop) is seen in 3.4 run</li><li>Both runs reported Clock gating timing viols - similar to FC/RTLA</li></ul></li><li>RTLA experiments done for few blocks<ul><li>seeing some flow related issues with same DCNXT setup/input collaterals </li><li>working on fixing these issues</li></ul></li></ul></li><li>Sula/Pint* servers reboot is scheduled hence no runs were launched last 2 days.</li></ul><p><br/></p><p><time datetime="2022-05-27" class="date-past">27 May 2022</time> </p><ul><li>NXP Synthesis<ul><li>Running synthesis on nxp_cfg_v12 using RTL 3.2.0 and 3.4</li><li>Planned to run bottom up and flat to compare results</li></ul></li><li> Working on RTLA flow<ul><li>Reviewing RM flow scripts</li><li>Planned to run full RTLA run using above RTL  </li></ul></li></ul><p><br/></p><p><time datetime="2022-05-20" class="date-past">20 May 2022</time> </p><ul><li>NXP Synthesis<ul><li>Synthesized post beta3 rtlbuilds<ul><li>Analyzing results - WIP</li></ul></li></ul></li><li> Created a testcase to evaluate gating CS/ME of SRAM<ul><li>Built DVE testcase to run these experiments</li><li>Completed couple runs with/without gating ME<ul><li>Analyzing results - WIP </li></ul></li></ul></li></ul><p><br/></p><p><time datetime="2022-05-13" class="date-past">13 May 2022</time> </p><ul><li>NXP Synthesis<ul><li>Started synthesis on rtlbuild 3.2.0 that has timing fixes<ul><li>IOAIU block level synthesis</li><li>Gen_wrapper flat synthesis </li></ul></li></ul></li></ul><ul><li>Reviewed timing reports sent by NXP<ul><li>Identified FC optimization issues</li><li>NXP agreed to check with Synopsys</li></ul></li><li>EDA licenses <ul><li>Reviewed current licenses and their limitations</li><li>Given justification for additional tools and licenses</li></ul></li><li>Gating CS/ME of SRAM - researching for pros &amp; cons</li></ul><p><br/></p><p><time datetime="2022-05-06" class="date-past">06 May 2022</time> </p><ul><li>Mobileye Project<ul><li>Gen_wrapper netlist generated and released for floorplan explorations in RTLA</li><li>FLow looks like this:<ul><li>All blocks synthesized individually</li><li>Blocks bb models (black box) generated manually </li><li>Top only gen_wrapper logic synthesized with blocks bb models </li><li>For complete design netlist, read all blocks netlist and linked successfully.</li></ul></li></ul></li><li>Reviewed timing reports sent by NXP<ul><li>Identified few methodology/tool related issues - discussed in customer meeting </li></ul></li><li>Working RTLA setup i.e, scripts updates to run the tool provided license available </li></ul><p><br/></p><p><time datetime="2022-04-29" class="date-past">29 Apr 2022</time> </p><ul><li>NXP project<ul><li>nxp_cfg_v12 post beta3 3p2px rtlbuild synthesis is done</li><li>Gen_wrapper flat run with the same floorplan used in FC run </li><li><p class="auto-cursor-target">Timing metrics</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><strong>Corner</strong></td><td class="confluenceTd"><strong>Path Group</strong></td><td class="confluenceTd"><strong>Clock</strong></td><td class="confluenceTd"><strong>WNS</strong></td><td class="confluenceTd"><strong>TNS</strong></td><td class="confluenceTd"><strong>NVP</strong></td><td class="confluenceTd"><strong>LoL</strong></td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">clk_reg_1300_clk_dom_1300_clk_subdom_1300_clk</td><td class="confluenceTd">0.769</td><td class="confluenceTd">-0.082</td><td class="confluenceTd">-2.243</td><td class="confluenceTd">113</td><td class="confluenceTd">16</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">flop2io</td><td class="confluenceTd">0.769</td><td class="confluenceTd">-0.054</td><td class="confluenceTd">-13.216</td><td class="confluenceTd">767</td><td class="confluenceTd">9</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">io2flop</td><td class="confluenceTd">0.769</td><td class="confluenceTd">-0.045</td><td class="confluenceTd">-5.188</td><td class="confluenceTd">303</td><td class="confluenceTd">12</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">flop2flop</td><td class="confluenceTd">0.769</td><td class="confluenceTd">0.000</td><td class="confluenceTd">0.000</td><td class="confluenceTd">0</td><td class="confluenceTd">17</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">flop2macro</td><td class="confluenceTd">0.769</td><td class="confluenceTd">0.000</td><td class="confluenceTd">0.000</td><td class="confluenceTd">0</td><td class="confluenceTd">23</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">clk_reg_1300_clk_dom_1300_clk_subdom_1300_check_clk</td><td class="confluenceTd">0.769</td><td class="confluenceTd">0.000</td><td class="confluenceTd">0.000</td><td class="confluenceTd">0</td><td class="confluenceTd">35</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">macro2flop</td><td class="confluenceTd">0.769</td><td class="confluenceTd">0.000</td><td class="confluenceTd">0.000</td><td class="confluenceTd">0</td><td class="confluenceTd">6</td></tr></tbody></table></div></li><li><p class="auto-cursor-target">Area metrics</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 77.3641%;"><colgroup><col style="width: 10.1051%;"/><col style="width: 7.80196%;"/><col style="width: 7.32027%;"/><col style="width: 9.33135%;"/><col style="width: 9.72875%;"/><col style="width: 6.06786%;"/><col style="width: 7.50993%;"/><col style="width: 6.35688%;"/><col style="width: 8.95201%;"/><col style="width: 9.24705%;"/><col style="width: 8.66901%;"/><col style="width: 8.90986%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Block</strong></p></td><td class="confluenceTd"><p><strong>LeafCells</strong></p></td><td class="confluenceTd"><p><strong>SeqCells</strong></p></td><td class="confluenceTd"><p><strong>Single bit equiv flops</strong></p></td><td class="confluenceTd"><p><strong>Buf/InvCells</strong></p></td><td class="confluenceTd"><p><strong>Macro</strong></p></td><td class="confluenceTd"><p><strong>ULVT %</strong></p></td><td class="confluenceTd"><p><strong>Cg %</strong></p></td><td class="confluenceTd"><p><strong>Multibit %</strong></p></td><td class="confluenceTd"><p><strong>Congestion</strong></p></td><td class="confluenceTd"><p><strong>Design Utilization</strong></p></td><td class="confluenceTd"><p><strong>Runtime     </strong></p></td></tr><tr><td class="confluenceTd"><p>gen_wrapper </p></td><td class="confluenceTd"><p> 3.09 mil</p></td><td class="confluenceTd"><p> 285k</p></td><td class="confluenceTd"><p>1.06 mil</p></td><td class="confluenceTd"><p> 509 k</p></td><td class="confluenceTd"><p>188</p></td><td class="confluenceTd"><p>10.55%</p></td><td class="confluenceTd"><p>92.44%</p></td><td class="confluenceTd"><p>93.27%</p></td><td class="confluenceTd">0.15%</td><td class="confluenceTd"><p>0.48</p></td><td class="confluenceTd"><p>2 days</p></td></tr></tbody></table></div></li><li>Analysis:<ul><li>Timing improvement is mainly coming from RTL timing fixes. </li><li>Some timing nobs tightened to improve WNS</li></ul></li></ul></li><li>Mobileye Project<ul><li>Working on generating Gen_wrapper netlist for floorplan explorations<ul><li>All 35 blocks are synthesized</li><li>Gen_wrapper synthesis is not possible with this ~9 mil instance design</li><li>Top only synthesis with blocks as black box models is in progress</li><li>Blocks black box models created manually </li><li>Complete design netlist is generated with concatenation of all blocks netlist</li></ul></li></ul></li></ul><p><br/></p><p><time datetime="2022-04-22" class="date-past">22 Apr 2022</time> </p><ul><li>NXP project<ul><li>Jason DMI timing fixes runs are in-progress</li><li>Completed 3 individual runs and shared results</li><li>Used real floorplan similar to FC for these runs</li><li>Timing improvement is promising</li></ul></li><li>Created EDA tools list and current licenses we have</li></ul><p><br/></p><p><time datetime="2022-04-15" class="date-past">15 Apr 2022</time> </p><ul><li>NXP project<ul><li>DMI timing fix local rtl runs completed and results published</li><li>IOAIU experimental run with ME pin gated completed and results published</li><li>DMI run with 1.5G completed and results published</li></ul></li></ul><p><br/></p><p><time datetime="2022-04-08" class="date-past">08 Apr 2022</time> </p><ul><li>NXP Project<ul><li>nxp_cfg_v12_rtlbuild_0331 DCNXT top down synthesis done using same FC run floorplan</li></ul></li></ul><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 61.2676%;"><colgroup><col style="width: 38.9726%;"/><col style="width: 31.7339%;"/><col style="width: 4.3714%;"/><col style="width: 7.1893%;"/><col style="width: 5.46351%;"/><col style="width: 7.1893%;"/><col style="width: 5.08%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Corner</strong></p></td><td class="confluenceTd"><p><strong>Path Group</strong></p></td><td class="confluenceTd"><p><strong>LOL</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>Clock</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">clk_reg_1300_clk_dom_1300_clk_subdom_1300_clk</td><td class="confluenceTd">16</td><td class="confluenceTd">-0.07976</td><td class="confluenceTd">0.769</td><td class="confluenceTd">-2.52315</td><td class="confluenceTd">338</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">flop2macro</td><td class="confluenceTd">35</td><td class="confluenceTd">-0.04077</td><td class="confluenceTd">0.769</td><td class="confluenceTd">-3.12397</td><td class="confluenceTd">747</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">io2flop</td><td class="confluenceTd">12</td><td class="confluenceTd">-0.0332</td><td class="confluenceTd">0.769</td><td class="confluenceTd">-3.4157</td><td class="confluenceTd">425</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">flop2flop</td><td class="confluenceTd">38</td><td class="confluenceTd">-0.01775</td><td class="confluenceTd">0.769</td><td class="confluenceTd">-5.00291</td><td class="confluenceTd">5601</td></tr><tr><td class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td class="confluenceTd">flop2io</td><td class="confluenceTd">8</td><td class="confluenceTd">-0.01737</td><td class="confluenceTd">0.769</td><td class="confluenceTd">-1.96994</td><td class="confluenceTd">291</td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 73.858%;"><colgroup><col style="width: 9.98958%;"/><col style="width: 7.61756%;"/><col style="width: 7.23661%;"/><col style="width: 9.89881%;"/><col style="width: 9.61756%;"/><col style="width: 5.99851%;"/><col style="width: 7.61607%;"/><col style="width: 6.28423%;"/><col style="width: 9.04464%;"/><col style="width: 9.14137%;"/><col style="width: 8.49554%;"/><col style="width: 9.05952%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Area Metrics</strong></p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p><strong>Block</strong></p></td><td class="confluenceTd"><p><strong>LeafCells</strong></p></td><td class="confluenceTd"><p><strong>SeqCells</strong></p></td><td class="confluenceTd"><p><strong>Single bit equiv flops</strong></p></td><td class="confluenceTd"><p><strong>Buf/InvCells</strong></p></td><td class="confluenceTd"><p><strong>Macro</strong></p></td><td class="confluenceTd"><p><strong>ULVT %</strong></p></td><td class="confluenceTd"><p><strong>Cg %</strong></p></td><td class="confluenceTd"><p><strong>Multibit %</strong></p></td><td class="confluenceTd"><p><strong>Congestion</strong></p></td><td class="confluenceTd"><p><strong>Design Utilization</strong></p></td><td class="confluenceTd"><p><strong>Runtime     </strong></p></td></tr><tr><td class="confluenceTd"><p>gen_wrapper </p></td><td class="confluenceTd"><p> 2.98 mil</p></td><td class="confluenceTd"><p> 289k</p></td><td class="confluenceTd"><p>1.05 mil</p></td><td class="confluenceTd"><p> 441 k</p></td><td class="confluenceTd"><p>188</p></td><td class="confluenceTd"><p>11.32%</p></td><td class="confluenceTd"><p>92.64%</p></td><td class="confluenceTd"><p>93.12%</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>0.47</p></td><td class="confluenceTd"><p>2.5 days</p></td></tr></tbody></table></div><ul><li>Created utilities to generate QoR summary from a synthesis run.<ul><li>These help to quickly extract numbers for analysis, compare and copy paste in an email. </li></ul></li><li>Reviewed FC timing reports and identified issues.</li></ul><p><br/></p><p><time datetime="2022-04-01" class="date-past">01 Apr 2022</time> </p><ul><li>NXP Project<ul><li>Weekly regression on 3p2_RC9_rtlbuild_0316 using previous NXP floorplan done<ul><li>Timing recovered from the new floorplan shaped run</li><li>Timing is clean in flop2flop and flop2macro </li></ul></li></ul></li></ul><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Corner</strong></p></td><td class="confluenceTd"><p><strong>Path Group</strong></p></td><td class="confluenceTd"><p><strong>LOL</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>Clock</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</p></td><td class="confluenceTd"><p>flop2flop</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>-0.002</p></td><td class="confluenceTd"><p>0.769</p></td><td class="confluenceTd"><p>-0.254</p></td><td class="confluenceTd"><p>1229</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</p></td><td class="confluenceTd"><p>flop2flop</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0.000</p></td><td class="confluenceTd"><p>0.769</p></td><td class="confluenceTd"><p>0.000</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</p></td><td class="confluenceTd"><p>flop2flop</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>0.145</p></td><td class="confluenceTd"><p>0.769</p></td><td class="confluenceTd"><p>0.000</p></td><td class="confluenceTd"><p>0</p></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Corner</strong></p></td><td class="confluenceTd"><p><strong>Path Group</strong></p></td><td class="confluenceTd"><p><strong>LOL</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>Clock</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</p></td><td class="confluenceTd"><p>flop2macro</p></td><td class="confluenceTd"><p>31</p></td><td class="confluenceTd"><p>-0.009</p></td><td class="confluenceTd"><p>0.769</p></td><td class="confluenceTd"><p>-0.250</p></td><td class="confluenceTd"><p>203</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</p></td><td class="confluenceTd"><p>flop2macro</p></td><td class="confluenceTd"><p>23</p></td><td class="confluenceTd"><p>0.000</p></td><td class="confluenceTd"><p>0.769</p></td><td class="confluenceTd"><p>0.000</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</p></td><td class="confluenceTd"><p>flop2macro</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>0.137</p></td><td class="confluenceTd"><p>0.769</p></td><td class="confluenceTd"><p>0.000</p></td><td class="confluenceTd"><p>0</p></td></tr></tbody></table></div><p class="auto-cursor-target"><strong>Area Metrics</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 68.7984%;"><colgroup><col style="width: 9.86742%;"/><col style="width: 7.43768%;"/><col style="width: 7.14811%;"/><col style="width: 9.58373%;"/><col style="width: 9.49994%;"/><col style="width: 5.92515%;"/><col style="width: 6.77181%;"/><col style="width: 6.95555%;"/><col style="width: 8.46072%;"/><col style="width: 9.02957%;"/><col style="width: 10.7155%;"/><col style="width: 8.69738%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Block</strong></p></td><td class="confluenceTd"><p><strong>LeafCells</strong></p></td><td class="confluenceTd"><p><strong>SeqCells</strong></p></td><td colspan="1" class="confluenceTd"><p><strong> Single bit equiv flops</strong></p></td><td class="confluenceTd"><p><strong>Buf</strong><strong>/</strong><strong>InvCells</strong></p></td><td class="confluenceTd"><p><strong>Macro</strong></p></td><td class="confluenceTd"><p><strong>ULVT %</strong></p></td><td colspan="1" class="confluenceTd"><p><strong>Cg %</strong></p></td><td colspan="1" class="confluenceTd"><p><strong>Multibit %</strong></p></td><td colspan="1" class="confluenceTd"><p><strong>Congestion %</strong></p></td><td colspan="1" class="confluenceTd"><p><strong>Design Utilization %</strong></p></td><td colspan="1" class="confluenceTd"><p><strong>Runtime     </strong></p></td></tr><tr><td class="confluenceTd"><p>gen_wrapper </p></td><td class="confluenceTd"><p> 3.21 mil</p></td><td class="confluenceTd"><p> 312k</p></td><td colspan="1" class="confluenceTd"><p>1.15 mil</p></td><td class="confluenceTd"><p> 454 k</p></td><td class="confluenceTd"><p> 188</p></td><td class="confluenceTd"><p> 10.79%</p></td><td colspan="1" class="confluenceTd"><p> 93.76 %</p></td><td colspan="1" class="confluenceTd"><p>  93.52 %</p></td><td colspan="1" class="confluenceTd"><p> 0.13%</p></td><td colspan="1" class="confluenceTd"><p>  0.51</p></td><td colspan="1" class="confluenceTd"><p>5 days</p></td></tr></tbody></table></div><ul><li class="auto-cursor-target">Verified timing on DMI run with CCP timing fix for tag memory input paths<ul><li class="auto-cursor-target">Results shared with design team.</li><li class="auto-cursor-target">Significant timing and area improvement seen</li></ul></li><li>Mobileye Project</li><ul><li>DCNXT synthesis is in progress for network blocks using Beta_1p5_rtlbuild_0302</li></ul></ul><p><br/></p><p><time datetime="2022-03-25" class="date-past">25 Mar 2022</time> </p><ul><li>NXP Project<ul><li>Weekly regression on 3p2_RC9_rtlbuild_0316 is done and results published<ul><li><p class="auto-cursor-target">Minor timing degradation due to new floorplan shape</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 66.4384%;"><colgroup><col style="width: 49.7706%;"/><col style="width: 15.8257%;"/><col style="width: 5.27523%;"/><col style="width: 7.79817%;"/><col style="width: 6.5367%;"/><col style="width: 6.88073%;"/><col style="width: 7.91284%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Corner</strong></p></td><td class="confluenceTd"><p><strong>Path Group</strong></p></td><td style="text-align: right;" class="confluenceTd"><p><strong>LOL</strong></p></td><td style="text-align: right;" class="confluenceTd"><p><strong>WNS</strong></p></td><td style="text-align: right;" class="confluenceTd"><p><strong>Clock</strong></p></td><td style="text-align: right;" class="confluenceTd"><p><strong>TNS</strong></p></td><td style="text-align: right;" class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</p></td><td class="confluenceTd"><p>flop2flop</p></td><td style="text-align: right;" class="confluenceTd"><p>32</p></td><td style="text-align: right;" class="confluenceTd"><p>-0.041</p></td><td style="text-align: right;" class="confluenceTd"><p>0.769</p></td><td style="text-align: right;" class="confluenceTd"><p>-5.603</p></td><td style="text-align: right;" class="confluenceTd"><p>4632</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</p></td><td class="confluenceTd"><p>flop2flop</p></td><td style="text-align: right;" class="confluenceTd"><p>22</p></td><td style="text-align: right;" class="confluenceTd"><p>-0.020</p></td><td style="text-align: right;" class="confluenceTd"><p>0.769</p></td><td style="text-align: right;" class="confluenceTd"><p>-0.100</p></td><td style="text-align: right;" class="confluenceTd"><p>27</p></td></tr><tr><td class="confluenceTd"><p>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</p></td><td class="confluenceTd"><p>flop2flop</p></td><td style="text-align: right;" class="confluenceTd"><p>8</p></td><td style="text-align: right;" class="confluenceTd"><p>0.132</p></td><td style="text-align: right;" class="confluenceTd"><p>0.769</p></td><td style="text-align: right;" class="confluenceTd"><p>0.000</p></td><td style="text-align: right;" class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</p></td><td class="confluenceTd"><p>flop2macro</p></td><td style="text-align: right;" class="confluenceTd"><p>34</p></td><td style="text-align: right;" class="confluenceTd"><p>-0.038</p></td><td style="text-align: right;" class="confluenceTd"><p>0.769</p></td><td style="text-align: right;" class="confluenceTd"><p>-2.986</p></td><td style="text-align: right;" class="confluenceTd"><p>624</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</p></td><td class="confluenceTd"><p>flop2macro</p></td><td style="text-align: right;" class="confluenceTd"><p>32</p></td><td style="text-align: right;" class="confluenceTd"><p>-0.025</p></td><td style="text-align: right;" class="confluenceTd"><p>0.769</p></td><td style="text-align: right;" class="confluenceTd"><p>-1.236</p></td><td style="text-align: right;" class="confluenceTd"><p>158</p></td></tr><tr><td class="confluenceTd"><p>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</p></td><td class="confluenceTd"><p>flop2macro</p></td><td style="text-align: right;" class="confluenceTd"><p>25</p></td><td style="text-align: right;" class="confluenceTd"><p>0.125</p></td><td style="text-align: right;" class="confluenceTd"><p>0.769</p></td><td style="text-align: right;" class="confluenceTd"><p>0.000</p></td><td style="text-align: right;" class="confluenceTd"><p>0</p></td></tr></tbody></table></div></li><li>Re-running with the previous floorplan to check timing qor</li></ul></li><li>Finished DMI synthesis by adding DMI tag memory inputs flopped <ul><li>Timing qor improved, overall arrival times reduced as expected</li><li>~1200 flops got added but, significant reduction happened in combinational cells</li><li>Had a meeting to review these results</li></ul></li><li>Reviewing FC timing reports</li></ul></li></ul><p>                          </p><p><time datetime="2022-03-18" class="date-past">18 Mar 2022</time> </p><ul><li>NXP Project<ul><li>Weekly regression on 3p2px_beta2_rtlbuild_0312 is done</li><li>Results published. </li><li>Minor timing degradation seen due to new floorplan shape. </li></ul></li><li>Mobileye Project<ul><li>DCNXT synthesis using Beta_1p5_rtlbuild_0302 is finished.</li><li>Synthesis done for main blocks </li><li>Results published</li><li>Summary:<ul><li>Freq : 1.06 Ghz</li><li>Clock Uncertainty : 20%</li><li>tsmc 5nm memory wrappers</li><li>R2R timing viols &lt; 15ps </li><li>Area: ~6.7 mil instances (1.66 mil flops)</li></ul></li></ul></li><li>TCL scripts creation is in progress for Unified Synthesis reporting </li></ul><p><br/></p><p><time datetime="2022-03-11" class="date-past">11 Mar 2022</time> </p><ul><li>Weekly NXP regression on pre 3.2 release candidate rtl is done, results published.</li></ul><p class="auto-cursor-target"><strong>Flop2flop Timing results: </strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 634.031px;"><colgroup><col style="width: 406.828px;"/><col style="width: 58.9844px;"/><col style="width: 53.2344px;"/><col style="width: 55.0px;"/><col style="width: 58.9844px;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">n/a</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">n/a</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">n/a</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>Flop2Macro Timing results: </strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 635.031px;"><colgroup><col style="width: 406.828px;"/><col style="width: 58.9844px;"/><col style="width: 54.2344px;"/><col style="width: 55.0px;"/><col style="width: 58.9844px;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.015</td><td style="text-align: left;" class="confluenceTd">2.833</td><td style="text-align: left;" class="confluenceTd">3.1k</td><td colspan="1" style="text-align: left;" class="confluenceTd">40</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.013</td><td style="text-align: left;" class="confluenceTd">0.903</td><td style="text-align: left;" class="confluenceTd">431</td><td colspan="1" style="text-align: left;" class="confluenceTd">35</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">n/a</td></tr></tbody></table></div><ul><li><p class="auto-cursor-target">CCP timing fix:  DMI synthesis is done to verify, results show TNS &amp; NVP improved</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><strong>m40 corner</strong></td><td colspan="3" style="text-align: center;" class="confluenceTd"><strong>Before CCP fix</strong></td><td colspan="3" style="text-align: center;" class="confluenceTd"><strong>After CCP fix</strong></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">WNS</td><td class="confluenceTd">TNS</td><td class="confluenceTd">NVP</td><td class="confluenceTd">WNS</td><td class="confluenceTd">TNS</td><td class="confluenceTd">NVP</td></tr><tr><td class="confluenceTd">flop2flop</td><td class="confluenceTd">6 ps</td><td class="confluenceTd">0.312 ns</td><td class="confluenceTd">735</td><td class="confluenceTd">6 ps</td><td class="confluenceTd">0.189 ns</td><td class="confluenceTd">530</td></tr><tr><td class="confluenceTd">flop2macro</td><td class="confluenceTd">35 ps</td><td class="confluenceTd">1.02 ns</td><td class="confluenceTd">374</td><td class="confluenceTd">42 ps</td><td class="confluenceTd">0.839 ns</td><td class="confluenceTd">295</td></tr></tbody></table></div></li><li>Mobileye beta 1.5 synthesis is in progress<ul><li>Some memory cut sizes changed from initial config<ul><li>Had to re-generate memory instances and wrappers</li></ul></li><li>Couple of blocks synthesis are done</li><li>Expected to finish all blocks by 03/11 end</li></ul></li><li>Finished self evaluation and sent by 03/08<ul><li>Finished 3rd party evaluations </li></ul></li><li>Disk space cleanup done on Sula, Arteris disks</li></ul><p><br/></p><p><time datetime="2022-03-04" class="date-past">04 Mar 2022</time> </p><ul><li>Weekly NXP regression with new floorplan is finished, QoR is improved compared to previous floorplan.<ul><li>Timing is clean except clock gating paths</li><li>No congestion </li></ul></li></ul><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 406.0px;"/><col style="width: 58.0px;"/><col style="width: 57.0px;"/><col style="width: 50.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Flop2flop Timing results: </strong></p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> na</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</p></td><td class="confluenceTd"><p> 0.010</p></td><td class="confluenceTd"><p> 3.93</p></td><td class="confluenceTd"><p> 4.0k</p></td></tr><tr><td class="confluenceTd"><p>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> na</p></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Flop2macro Timing results: </strong></p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> na</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_Ccworst_T</p></td><td class="confluenceTd"><p> 0.011</p></td><td class="confluenceTd"><p> 1.08</p></td><td class="confluenceTd"><p> 521</p></td></tr><tr><td class="confluenceTd"><p>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> na</p></td></tr></tbody></table></div><ul><li>CCP timing fix synthesis is WIP</li><li>Mobileye beta 1.5 rtl synthesis is WIP</li></ul><p><br/></p><p><time datetime="2022-02-25" class="date-past">25 Feb 2022</time> </p><ul><li>Weekly NXP regression finished, QoR is almost similar to previous run.</li><li>Mobileye IOAIU blocks link design fails due internal memory ADR mismatch,  reported to design team.<ul><li>Fix was submitted, verified issue is resolved.</li><li>Running IOAIU blocks synthesis </li></ul></li><li>Reported port width mismatch in NXP config IOAIU rtl run<ul><li>This failure show up in DC version syn_v2020 but, passes in version syn_v2021</li><li>Design team fixed the issue, will have to verify</li></ul></li><li>Generated histo proc to get quick assessment on timing violations</li><li>Reviewed FC timing reports</li><li>Evaluated syn_v2020 vs syn_v2021<ul><li>Ran few blocks to compare the QoR</li><li>syn_v2021 has improved area optimization</li><li>tool has few extra reporting in the log file</li></ul></li></ul><p><time datetime="2022-02-18" class="date-past">18 Feb 2022</time> </p><ul><li>Finished DMI synthesis on fault checker piped rtl - results published<ul><li>Timing improvement seen and arrival times reduced as expected</li></ul></li></ul><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 64.6273%;"><colgroup><col style="width: 31.0458%;"/><col style="width: 7.95207%;"/><col style="width: 9.15033%;"/><col style="width: 7.62527%;"/><col style="width: 9.25926%;"/><col style="width: 7.18954%;"/><col style="width: 10.2397%;"/><col style="width: 7.7342%;"/><col style="width: 9.80392%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DMI   flop2flop  timing</strong></p></td><td colspan="4" class="confluenceTd"><p><strong>Ncore_3p2 base build </strong></p></td><td colspan="4" class="confluenceTd"><p><strong>Ncore_3p2px_pipe build</strong></p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><p><strong>WNS (ps)</strong></p></td><td class="confluenceTd"><p><strong>CP arrival time (ns)</strong></p></td><td class="confluenceTd"><p><strong>Total Flops</strong></p></td><td class="confluenceTd"><p><strong>Total Leaf Cells</strong></p></td><td class="confluenceTd"><p><strong>WNS (ps)</strong></p></td><td class="confluenceTd"><p><strong>CP arrival time (ns)</strong></p></td><td class="confluenceTd"><p><strong>Total Flops</strong></p></td><td class="confluenceTd"><p><strong>Total Leaf Cells</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ssgnp_0p675v_125c_cworst_CCworst_T</strong></p></td><td class="confluenceTd"><p>met</p></td><td class="confluenceTd"><p>0.612</p></td><td class="confluenceTd"><p>265677</p></td><td class="confluenceTd"><p>887320</p></td><td class="confluenceTd"><p>met</p></td><td class="confluenceTd"><p>0.552</p></td><td class="confluenceTd"><p>266405</p></td><td class="confluenceTd"><p>921018</p></td></tr><tr><td class="confluenceTd"><p><strong>ssgnp_0p675v_m40c_cworst_CCworst_T</strong></p></td><td class="confluenceTd"><p>-6</p></td><td class="confluenceTd"><p>0.610</p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p>met</p></td><td class="confluenceTd"><p>0.588</p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><ul><li>Finished NXP weekly regression run - QoR slightly degraded for F2F and F2M paths</li></ul><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="229" src="https://arterisip.atlassian.net/wiki/download/attachments/16163466/image2022-2-17_12-16-55.png?api=v2"></span></p><p style="margin-left: 30.0px;"> Note: IO timing to be checked after the placement since IO and flop placement matters.</p><p style="margin-left: 30.0px;">           Paths are highly optimized in synthesis with tight IO budgets, they could easily meet timing in top level timing check.</p><p style="margin-left: 30.0px;">           clk group paths are mainly IO → clock gates, they are checked after proper clock gating placement and optimization.</p><ul><li>Mobileye blocks run continues <ul><li>Finished DMI, DCE, DVE </li><li>Working on IOAIU blocks </li></ul></li><li>Contributed to draft unified synthesis flow spec </li><li>Reviewing SNPS 5nm compiler memory wrappers - WIP </li></ul><p><br/></p><p><time datetime="2022-02-11" class="date-past">11 Feb 2022</time> </p><ul><li>Mobileye Memory wrappers generated</li><li>Mobileye initial synthesis finished for few blocks<ul><li>Flow updates for Mobileye initial synthesis done </li></ul></li><li>Finished synthesis on dmi local timing fix - gave feedback<ul><li>Running synthesis on new dmi timing fix</li></ul></li><li>Drafting flow changes for unified synthesis -WIP</li></ul><p><br/></p><p><time datetime="2022-02-04" class="date-past">04 Feb 2022</time> </p><ul><li>NXP weekly regression for W4 finished with rtlbuild_0129, results published.<ul><li>QoR is similar to previous weekly runs.</li></ul></li><li>Generated TSMC 5nm memories for Mobileye initial config<ul><li>Working on creating memory wrappers - WIP</li><li>Planned to launch DCNXT run for this weekend</li></ul></li><li>Involved in architecting unified synthesis flow - WIP</li></ul><p class="auto-cursor-target"><strong>NXP Flop2flop Timing results: for W4</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 634.031px;"><colgroup><col style="width: 406.828px;"/><col style="width: 58.9844px;"/><col style="width: 53.2344px;"/><col style="width: 55.0px;"/><col style="width: 58.9844px;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">na</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.018</td><td style="text-align: left;" class="confluenceTd">4.49</td><td style="text-align: left;" class="confluenceTd">3.88k</td><td colspan="1" style="text-align: left;" class="confluenceTd">42</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">na</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>NXP Flop2Macro Timing results: for W4</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 635.031px;"><colgroup><col style="width: 406.828px;"/><col style="width: 58.9844px;"/><col style="width: 54.2344px;"/><col style="width: 55.0px;"/><col style="width: 58.9844px;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.011</td><td style="text-align: left;" class="confluenceTd">0.270</td><td style="text-align: left;" class="confluenceTd">55</td><td colspan="1" style="text-align: left;" class="confluenceTd">32</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.030</td><td style="text-align: left;" class="confluenceTd">2.129</td><td style="text-align: left;" class="confluenceTd">471</td><td colspan="1" style="text-align: left;" class="confluenceTd">35</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">na</td></tr></tbody></table></div><p><br/></p><p><br/></p><p><time datetime="2022-01-28" class="date-past">28 Jan 2022</time> </p><ul><li>NXP weekly regression for W3 finished with rtlbuild_0121, results published.<ul><li>Minor timing improvement compared to previous week run.</li><li>Significant cell count reduction (5%) i.e, area reduction compared to previous week run. <ul><li>This reduction is due to less no.of buffers now</li></ul></li></ul></li><li><p class="auto-cursor-target"><strong>Flop2flop Timing results: </strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 44.9495%;"><colgroup><col style="width: 65.5133%;"/><col style="width: 8.73188%;"/><col style="width: 8.57085%;"/><col style="width: 8.61916%;"/><col style="width: 8.69565%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">na</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.018</td><td style="text-align: left;" class="confluenceTd">4.23</td><td style="text-align: left;" class="confluenceTd">3.1k</td><td colspan="1" style="text-align: left;" class="confluenceTd">27</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">na</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>Flop2Macro Timing results: </strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 43.0735%;"><colgroup><col style="width: 53.7158%;"/><col style="width: 11.0821%;"/><col style="width: 11.9948%;"/><col style="width: 12.1252%;"/><col style="width: 11.0821%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.011</td><td style="text-align: left;" class="confluenceTd">0.237</td><td style="text-align: left;" class="confluenceTd">62</td><td colspan="1" style="text-align: left;" class="confluenceTd">24</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.026</td><td style="text-align: left;" class="confluenceTd">2.55</td><td style="text-align: left;" class="confluenceTd">472</td><td colspan="1" style="text-align: left;" class="confluenceTd">33</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">na</td></tr></tbody></table></div></li><li>Few DCNXT experimental runs finished with Cap Scaling factors - no significant outcome</li><li>Block testing is done by enabling MB LL libs</li><li>Work is initiated to create an Unified Synthesis flow</li><li>Working on Mobileye initial config.<ul><li>RTL is generated</li><li>Working on generating tsmc 5nm memory slices </li></ul></li></ul><p><br/></p><p><time datetime="2022-01-21" class="date-past">21 Jan 2022</time></p><ul><li>NXP weekly regression for W2 finished with rtlbuild_0112, results are published</li><li>For this run enabled:<ul><li>LL cells</li><li>MB conversion is done in the top level run (disabled in block runs)</li><li>Applied updated IO constraints for the top level run.</li></ul></li></ul><p class="auto-cursor-target"><strong>Flop2flop Timing results: </strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 42.9613%;"><colgroup><col style="width: 53.8562%;"/><col style="width: 11.7647%;"/><col style="width: 11.7647%;"/><col style="width: 10.0654%;"/><col style="width: 12.549%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.018</td><td style="text-align: left;" class="confluenceTd">0.030</td><td style="text-align: left;" class="confluenceTd">12</td><td colspan="1" style="text-align: left;" class="confluenceTd">17</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.024</td><td style="text-align: left;" class="confluenceTd">3.29</td><td style="text-align: left;" class="confluenceTd">3.3k</td><td colspan="1" style="text-align: left;" class="confluenceTd">29</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>Flop2Macro Timing results: </strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 43.0735%;"><colgroup><col style="width: 53.7158%;"/><col style="width: 11.0821%;"/><col style="width: 11.9948%;"/><col style="width: 12.1252%;"/><col style="width: 11.0821%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.005</td><td style="text-align: left;" class="confluenceTd">0.045</td><td style="text-align: left;" class="confluenceTd">30</td><td colspan="1" style="text-align: left;" class="confluenceTd">31</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.016</td><td style="text-align: left;" class="confluenceTd">1.46</td><td style="text-align: left;" class="confluenceTd">397</td><td colspan="1" style="text-align: left;" class="confluenceTd">32</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">clean</td></tr></tbody></table></div><ul><li class="auto-cursor-target">Fixed VT reporting, now it is reported correct.</li></ul><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163466/image2022-1-20_13-39-36.png?api=v2"></span></p><ul><li>Working on RTLA flow flush run</li><li>Experimenting DCNXT run with RC derates</li></ul><p><br/></p><p>  <time datetime="2022-01-14" class="date-past">14 Jan 2022</time> </p><ul><li>DCNXT best results is shared with NXP.</li><li>The Database is shared with Synopsys as per their request</li><li>NXP shared Fusion Compiler latest results to Arteris<ul><li>Started looking into failures</li><li>Based on initial review, logic levels are high in these violations</li><li>Memory path failures are mainly due to low speed memories</li></ul></li><li>Weekly regression is launched using latest RTL build</li><li>Maestro fix for IO constraints is verified  </li></ul><p><br/></p><p><time datetime="2022-01-07" class="date-past">07 Jan 2022</time> </p><ul><li>Few more DCNXT runs finished last week.</li></ul><p><strong style="letter-spacing: 0.0px;">      Run1: Updated widen floorplan + FC PG grid + DVE sram</strong></p><ul><li>In this run, PG grid def written from Fusion Compiler</li><li>This run gave no congestion</li><li>Timing is improved further, WNS is ~7ps in -40c</li></ul><p><strong style="letter-spacing: 0.0px;">      Run2: Updated IO constraints for top level run</strong></p><ul><li> IO delays at block level applied as 60% of the clock </li><li> For the same Interfaces at top level applied as 25% of the clock</li><li> In this run, IO constraints are made equal to block level IO constraints</li><li> Since tighter IO delays paths are optimized further.</li><li> No timing impact seen on flop2flop, flop2macro paths.</li></ul><p><br/></p><p><time datetime="2021-12-24" class="date-past">24 Dec 2021</time> </p><ul><li>Multiple DCNXT runs completed for NXP config_v11 using RC rtlbuild 12/08</li><li>In these runs:<ul><li>Clocks are synchronous</li><li>Floorplan is modified to increase channel region </li><li>Latest PG grid is applied </li></ul></li></ul><p>     <strong>Run1:  Updated floorplan + PG grid</strong></p><ul><li>Timing is ~25ps in both corners - Good</li><li>Congestion is worse due to NDR special nets</li><li>Area is ~3.55 mil</li></ul><p>     <strong>Run2:  Updated floorplan + PG grid + added DVE srams</strong></p><ul><li>Timing change is not significant with DVE srams vs flops</li><li>Worst violations is ~51ps in m40 </li><li>Congestion is worse as run1 due to NDR special nets</li><li>Some area reduction due to DVE srams (~3.52 mil)</li></ul><p>   <strong>  Run3:  Updated floorplan + NoPG grid</strong> </p><ul><li>Timing is ~13ps in 125c - Good</li><li>No congestion is seen (this proves PG grid is incorrect)</li><li>Area is ~3.48 mil</li></ul><p>    <strong> Run4: Updated floorplan + PG grid + spg_icc2_rc_correlation</strong></p><ul><li>timing is degraded significantly due to above variable.</li><li>Congestion is bad due to PG grid as run #1</li><li>Runtime is increased almost a day due to this new switch</li></ul><p>     <strong>Run5: Updated floorplan + noPG grid + spg_icc2_rc_correlation</strong></p><ul><li>timing is degraded significantly due to above variable.</li><li>Congestion is clean due PG grid is removed; this explains newly created PG grid has some issues.</li><li>Runtime is increased almost a day due to this new switch</li></ul><p>All results are shared with NXP. </p><p><br/></p><p><time datetime="2021-12-17" class="date-past">17 Dec 2021</time> </p><ul><li>RC build synthesis is done, top level timing degraded due DMI bug fixes.<ul><li>DMI gets ~1500 flop addition, placement of these in the channel area causing timing and congestion bad</li></ul></li><li>Updated floorplan by widening channel and creating same channel wide for top row macros <ul><li>The DCNXT run came out with huge congestion; however timing came down to ~50ps from ~110ps</li><li>Analysis is in progress</li></ul></li><li>Synopsys is recommended to use &quot;spg_icc2_correlation&quot; app var this results in better FC correlation<ul><li>runs are planned for weekend.</li></ul></li></ul><p><br/></p><p><time datetime="2021-12-10" class="date-past">10 Dec 2021</time> </p><ul><li>NXP DCNXT vs FC correlation reviews are ongoing with Synopsys</li><li>Synthesis is in progress on RC build </li><li>Since we have 2 DCNXT licenses, results will be available in  ~3.5-4 days</li></ul><p><br/></p><p><time datetime="2021-11-19" class="date-past">19 Nov 2021</time> </p><ul><li>NXP synthesis with PG grid is done for beta3 and post beta3 rtl<ul><li>timing is degraded 20 - 30ps due to PG grid</li><li>these runs have technology node specified as recommended by Synopsys</li></ul></li><li>Identified main and check locks are asynchronous in all these runs</li><li>NXP synthesis with clocks made synchronous is done in post beta3 rtl<ul><li>timing improvement seen after clocks made synchronous</li><li><p class="auto-cursor-target">Results presented to NXP</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Flop2flop Timing results: </strong></p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</strong></p></td><td class="confluenceTd"><p> 0.003</p></td><td class="confluenceTd"><p> 0.033</p></td><td class="confluenceTd"><p> 20</p></td></tr><tr><td class="confluenceTd"><p><strong>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</strong></p></td><td class="confluenceTd"><p> 0.027</p></td><td class="confluenceTd"><p> 22.06</p></td><td class="confluenceTd"><p> 2.7k</p></td></tr><tr><td class="confluenceTd"><p><strong>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</strong></p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Flop2macro Timing results: </strong></p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</p></td><td class="confluenceTd"><p> 0.018</p></td><td class="confluenceTd"><p> 4.4</p></td><td class="confluenceTd"><p> 716</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_Ccworst_T</p></td><td class="confluenceTd"><p> 0.030</p></td><td class="confluenceTd"><p> 3.8</p></td><td class="confluenceTd"><p> 546</p></td></tr><tr><td class="confluenceTd"><p>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td></tr></tbody></table></div></li></ul></li><li>DCNXT is not considering Multibit cells in VT calculation <ul><li>issue to be reported to synopsys</li></ul></li></ul><p><br/></p><p><br/></p><p><time datetime="2021-11-12" class="date-past">12 Nov 2021</time> </p><ul><li>NXP synthesis with recommended parasitics done with rtlbuild 11/05<ul><li>timing is clean in flop2flop and flop2macro in all corners</li><li>noticed big net delays for longer nets as expected </li><li>no congestion, utilization is 53%</li></ul></li></ul><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Flop2flop Timing results: </strong></p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>func.ssgnp_0p675v_125c_cworst_CCworst_T</strong><strong>.rcworst</strong><strong>_CCworst_T</strong></p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td></tr><tr><td class="confluenceTd"><p><strong>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_</strong><strong>CCworst_T</strong></p></td><td class="confluenceTd"><p> 0.008</p></td><td class="confluenceTd"><p> 0.78ns</p></td><td class="confluenceTd"><p> 623</p></td></tr><tr><td class="confluenceTd"><p><strong>func.ffgnp_0p825v_125c_cbest_CCbest_T.</strong><strong>cworst_CCworst</strong></p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Flop2macro Timing results: </strong></p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>WNS</strong></p></td><td class="confluenceTd"><p><strong>TNS</strong></p></td><td class="confluenceTd"><p><strong>NVP</strong></p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td></tr><tr><td class="confluenceTd"><p>func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_Ccworst_T</p></td><td class="confluenceTd"><p> 0.004</p></td><td class="confluenceTd"><p> 0.14ns</p></td><td class="confluenceTd"><p> 101</p></td></tr><tr><td class="confluenceTd"><p>func.ffgnp_0p825v_125c_cbest_CCbest_T.cworst_CCworst</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td><td class="confluenceTd"><p> clean</p></td></tr></tbody></table></div><ul><li>Worked on hw_config_10_lite block synthesis, generated required wrappers</li><li>Tested 5nm DCNXT run on Jenkins grid, it is successful. </li></ul><p><br/></p><p><time datetime="2021-11-05" class="date-past">05 Nov 2021</time> </p><ul><li>Launched multiple DCNXT runs last 2 weeks to corelate RC as reported by NXP</li><li>Reviewed DC setup and log files thoroughly to figure out anything going wrong.</li><li>Few Warning/Information messages identified to get Synopsys clarification.</li><li>Completed bottom up and top down runs to see any difference with methodology.<ul><li> Multiple block runs done with different app options to test the flow.</li></ul></li><li>Testcase is sent Synopsys to debug the issue. </li></ul><p><br/></p><p><time datetime="2021-10-29" class="date-past">29 Oct 2021</time> </p><ul><li>Finished NXP config 11 bottom up synthesis with updated floorplan on rtlbuild 10/20. </li><li>Timing is decent in this run, need to work on area reduction.</li><li>Design utilization is ~ 55%.</li></ul><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 63.4615%;"><colgroup><col style="width: 15.0685%;"/><col style="width: 17.9061%;"/><col style="width: 5.3816%;"/><col style="width: 61.6438%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG/NODE</strong></p><p><strong>CORNER</strong></p></td><td class="confluenceTd"><p><strong>SYN:    BOTTOM UP</strong></p><p><strong>F2F TIMING</strong></p></td><td class="confluenceTd"><p><strong>LINK</strong></p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cworst</strong></p></td><td class="confluenceTd"><p>CLEAN</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>Area is 3.4 mil, it can be reduced to below 3 mil. Will launch new runs. </p><p>TE pin got buffering in all blocks; this to be constrained to reduce cell count.</p><p>ECEB paths are to be defined false path in blocks those have memories.</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>m40c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ -13ps</p><p>tns  @  -64.5ns</p><p>nvp @  22.7k</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p> - same as above -</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cbest</strong></p></td><td class="confluenceTd"><p>CLEAN</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>NA</p></td></tr></tbody></table></div><ul><li>Mutiple runs were launched in last few days. But, a few runs got crashed due to server memory limitation.</li><li>Run with PG is not working due to PG source file has mils of lines, potential runtime issue.</li><li>Helped to create hw_cfg_10 memory wrappers to the team.</li><li>Reviewed Ncore handbook new draft.</li></ul><p><time datetime="2021-10-22" class="date-past">22 Oct 2021</time> </p><ul><li>Finished NXP config10 bottom up synthesis with multibit enabled on rtlbuild 10/12.</li><li>In this run, enabled multibit 2/4/6, increased uLVT to 10%, clock uncertainty to 20% and floorplan def. <ul><li>Blocks timing and gen_wrapper flop2flop timing came out good. </li><li>Flop2flop timing met in 125c but has 32ps violations in m40c.</li><li>Design utilization ~ 82% which is high and has high congestion. </li><li>Complete runtime is 3 days by parallelizing blocks with 2 licenses; other wise it is 4 days with single license.</li></ul></li></ul><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 63.4615%;"><colgroup><col style="width: 15.0685%;"/><col style="width: 17.9061%;"/><col style="width: 5.3816%;"/><col style="width: 61.6438%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG/NODE</strong></p><p><strong>CORNER</strong></p></td><td class="confluenceTd"><p><strong>SYN:    BOTTOM UP</strong></p><p><strong>F2F TIMING</strong></p></td><td class="confluenceTd"><p><strong>LINK</strong></p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ clean</p><p>tns  @  clean</p><p>nvp @  clean</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>Enabling Multibit brought area down to 3.22 mil from 4mil. </p><p>uLVT usage is 11.25% exceeds the limit of 10%. </p><p>Macro timing became critical than flop2flop timing.</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>m40c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ -32ps</p><p>tns  @  -199ns</p><p>nvp @  27.3k</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p> - same as above -</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cbest</strong></p></td><td class="confluenceTd"><p>CLEAN</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>NA</p></td></tr></tbody></table></div><p><br/></p><ul><li>Finished 2nd bottom up run without Multibit. For this run increased uLVT to 10%, clock uncertainty to 20% and used same rtlbuild 10/12 and floorplan def.<ul><li>Timing qor resulted better than multibit run but has design utilization exceeded 100%.</li><li>Potentially there will be cell overlaps and resulted in very high congestion.  </li></ul></li></ul><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 63.4715%;"><colgroup><col style="width: 15.1175%;"/><col style="width: 17.8754%;"/><col style="width: 5.41369%;"/><col style="width: 61.5935%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG/NODE</strong></p><p><strong>CORNER</strong></p></td><td class="confluenceTd"><p><strong>SYN:    BOTTOM UP</strong></p><p><strong>F2F TIMING</strong></p></td><td class="confluenceTd"><p><strong>LINK</strong></p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ clean</p><p>tns  @  clean</p><p>nvp @  clean</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>uLVT usage set for 10% but used only 8.85% limit.</p><p>Macro timing became critical than flop2flop timing.</p><p>Since design utilization is &gt; 100% it is not routable design. Floorplan has to grow.</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>m40c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ -21ps</p><p>tns  @  -71ns</p><p>nvp @  14.4k</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p> - same as above -</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cbest</strong></p></td><td class="confluenceTd"><p>CLEAN</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>NA</p></td></tr></tbody></table></div><p><br/></p><p><time datetime="2021-10-15" class="date-past">15 Oct 2021</time> </p><ul><li>Finished NXP config9 bottom up synthesis with rtlbuild 10/04.<ul><li>Blocks timing is good but, timing at gen_wrapper level turned out be bad due to DMI Tag memory hierarchy names in floorplan def mismatch with wrapper files.</li><li>This issue is fixed in nxp config v10 runs.</li></ul></li><li>Finished NXP config10 runs with pre Beta3 rtl builds.<ul><li>Tag memory sizes changed in config10. New DMI, DCE Tag memory wrappers created to accommodate config changes. </li><li>Bottom up synthesis with rtlbuild 10/08 finished with floorplan def.</li><li>Top down run with rtlbuild 10/05 finished with floorplan def.</li></ul></li><li>Bottom up synthesis seems producing better results so far.</li><li>Created slides on NXP Synthesis trends.</li><li>Fixed dc.tcl to reduce runtime by eliminating scenario specific timing reports, congestion report in block runs.</li></ul><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 63.4715%;"><colgroup><col style="width: 15.1175%;"/><col style="width: 17.8754%;"/><col style="width: 5.41369%;"/><col style="width: 61.5935%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG/NODE</strong></p><p><strong>CORNER</strong></p></td><td class="confluenceTd"><p><strong>SYN:    BOTTOM UP</strong></p><p><strong>F2F TIMING</strong></p></td><td class="confluenceTd"><p><strong>LINK</strong></p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ -41ps</p><p>tns  @ -101ns</p><p>nvp @   8.6k</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>20% clock uncertainty is hurting optimization.</p><p>By increasing ULVT limit to 10% may improve the qor. </p><p>Macro timing is becoming critical than Flop2Flop in this run. </p><p>Placement Utilization is &gt; 100% due to addition of new features, bug fixes and macro sizes. Floorplan size has to increase.</p><p>Memories seem not optimal - seeing high clock -q and setup requirements.</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>m40c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ -85ps</p><p>tns  @  -3923ns</p><p>nvp @  169k</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p> - same as above -</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cbest</strong></p></td><td class="confluenceTd"><p>CLEAN</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>NA</p></td></tr></tbody></table></div><p><br/></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 63.4715%;"><colgroup><col style="width: 15.0137%;"/><col style="width: 17.8754%;"/><col style="width: 5.41369%;"/><col style="width: 61.6972%;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG/NODE</strong></p><p><strong>CORNER</strong></p></td><td class="confluenceTd"><p><strong>SYN:    TOP DOWN </strong></p><p><strong>F2F TIMING</strong></p></td><td class="confluenceTd"><p><strong>LINK</strong></p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ -18ps</p><p>tns  @ -1.347ns</p><p>nvp @   345</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>20% clock uncertainty is hurting optimization.</p><p>By increasing ULVT limit to 10% may improve the qor. </p><p>Macro timing is becoming critical than Flop2Flop in this run. </p><p>Placement Utilization is &gt; 100% due to addition of new features, bug fixes and macro sizes. Floorplan size has to increase.</p><p>Memories seem not optimal - seeing high clock -q and setup requirements.</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>m40c_cworst</strong></p></td><td class="confluenceTd"><p>wns @ -116ps</p><p>tns  @  -4760ns</p><p>nvp @  196k</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p> - same as above -</p></td></tr><tr><td class="confluenceTd"><p><strong>NXP v10/5nm</strong></p><p><strong>125c_cbest</strong></p></td><td class="confluenceTd"><p>CLEAN</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Link</a>​​</p></td><td class="confluenceTd"><p>NA</p></td></tr></tbody></table></div><p>          </p><p><time datetime="2021-10-08" class="date-past">08 Oct 2021</time> </p><ul><li>NXP Config9 beta2 top down synthesis with rtlbuild 10/02 completed. No change in the results compared to previous run.</li><li>NXP config9 5nm beta2 bottom up synthesis with rtlbuild 10/04 is running.  Results expected by tomorrow.</li><li>NXP config10 7nm regression with rtlbuild 10/05 is running. Few memory wrappers are being updated due to config change.</li><li>NXP config10 5nm bottom up synthesis with rtlbuild 10/05, clock uncertainty 150ps is WIP.  Few memory wrappers are being updated due to config change.</li><li>Created a simpler zero wire load synthesis flow for RTL designers. Providing support to the designers.</li></ul><p><time datetime="2021-10-01" class="date-past">01 Oct 2021</time> </p><ul><li class="auto-cursor-target">NXP Config9 Beta2 Gen_wrapper Synthesis TOP DOWN is completed with customer floorplan and rtlbuild 09/24 <ul><li class="auto-cursor-target"><p class="auto-cursor-target">Timing degraded, most of the violations are in DMI, NCAI*.</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 49.1873%;"><colgroup><col style="width: 57.8372%;"/><col style="width: 8.19469%;"/><col style="width: 11.0364%;"/><col style="width: 9.61556%;"/><col style="width: 13.3161%;"/></colgroup><thead><tr><td colspan="1" class="confluenceTd">Gen_Wrapper</td><td colspan="4" style="text-align: center;" class="confluenceTd">Flop2Flop timing</td></tr><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.047</td><td style="text-align: left;" class="confluenceTd">42.05</td><td style="text-align: left;" class="confluenceTd">3912</td><td colspan="1" style="text-align: left;" class="confluenceTd">42</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst</td><td style="text-align: left;" class="confluenceTd">0.111</td><td style="text-align: left;" class="confluenceTd">3603.12</td><td style="text-align: left;" class="confluenceTd">164k</td><td colspan="1" style="text-align: left;" class="confluenceTd">42</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cbest_CCbest_T</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">na</td></tr></tbody></table></div></li><li class="auto-cursor-target">Area increased to 4 mil instances. Congestion is almost same as previous run.</li></ul></li><li class="auto-cursor-target">Bottom up synthesis is in progress for the above rtl build. This helps to debug the area growth in top down synthesis.</li><li class="auto-cursor-target">Zero wire load synthesis flow created for RTL team to review timing violations and fix</li><li class="auto-cursor-target">Power Grid synthesis is WIP</li></ul><p><br/></p><p><time datetime="2021-09-24" class="date-past">24 Sep 2021</time> </p><ul><li class="auto-cursor-target">NXP Config9 Beta2 Gen_wrapper Synthesis is completed with customer floorplan <ul><li class="auto-cursor-target"><p class="auto-cursor-target">little timing improvement is seen</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 49.6113%;"><colgroup><col style="width: 57.3422%;"/><col style="width: 8.12901%;"/><col style="width: 10.9821%;"/><col style="width: 9.45524%;"/><col style="width: 14.0915%;"/></colgroup><thead><tr><td colspan="1" class="confluenceTd">Gen_Wrapper</td><td colspan="4" style="text-align: center;" class="confluenceTd">Flop2Flop timing</td></tr><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">0.019</td><td style="text-align: left;" class="confluenceTd">19.776</td><td style="text-align: left;" class="confluenceTd">3165</td><td colspan="1" style="text-align: left;" class="confluenceTd">46</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst</td><td style="text-align: left;" class="confluenceTd">0.058</td><td style="text-align: left;" class="confluenceTd">1703.012</td><td style="text-align: left;" class="confluenceTd">123563</td><td colspan="1" style="text-align: left;" class="confluenceTd">45</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cbest_CCbest_T</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">na</td></tr></tbody></table></div></li><li class="auto-cursor-target"><p class="auto-cursor-target">some congestion is reported in channel and core areas </p></li></ul></li></ul><p>                    <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163466/image2021-9-23_11-40-29.png?api=v2"></span></p><ul><li><p class="auto-cursor-target">NXP Config9 with disabled SVT flops run completed, timing is improved (compared to non SVT flops disabled run).</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 45.9794%;"><colgroup><col style="width: 60.7784%;"/><col style="width: 8.23353%;"/><col style="width: 8.83234%;"/><col style="width: 8.83234%;"/><col style="width: 13.3234%;"/></colgroup><thead><tr><td colspan="1" class="confluenceTd">Gen_Wrapper</td><td colspan="4" style="text-align: center;" class="confluenceTd">Flop2Flop timing</td></tr><tr><th style="text-align: left;" class="confluenceTh"><p>Scenario</p></th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>TNS</p></th><th style="text-align: left;" class="confluenceTh"><p>NVP</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>WNS path LOL</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td colspan="1" style="text-align: left;" class="confluenceTd">na</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst</td><td style="text-align: left;" class="confluenceTd">0.024</td><td style="text-align: left;" class="confluenceTd">22.95</td><td style="text-align: left;" class="confluenceTd">7646</td><td colspan="1" style="text-align: left;" class="confluenceTd">5</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cbest_CCbest_T</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">clean</td><td style="text-align: left;" class="confluenceTd">na</td></tr></tbody></table></div></li></ul><p><time datetime="2021-09-17" class="date-past">17 Sep 2021</time> </p><ul><li>NXP Config9 Beta2 release Synthesis<ul><li>DCNXT 5nm Synthesis completed for all the blocks and gen_wrapper level, results published on the confluence.</li><li><p class="auto-cursor-target">Used 3 scenarios, derates,15% clock uncertainty and other optimization variables.</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 645.0px;"><colgroup><col style="width: 62.4612%;"/><col style="width: 8.42391%;"/><col style="width: 11.9623%;"/><col style="width: 10.2989%;"/><col style="width: 6.88276%;"/></colgroup><tbody><tr><td style="width: 403.0px;" class="confluenceTd">GEN_WRAPPER</td><td colspan="4" style="width: 242.0px;text-align: center;" class="confluenceTd">Flop2Flop timing</td></tr><tr><td style="text-align: left;width: 403.0px;" class="confluenceTd">Scenario </td><td style="width: 54.0px;" class="confluenceTd">WNS</td><td style="width: 77.0px;" class="confluenceTd">TSN</td><td style="width: 67.0px;" class="confluenceTd">NVP</td><td style="width: 44.0px;" class="confluenceTd">LOL</td></tr><tr><td style="text-align: left;width: 403.0px;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst</td><td style="text-align: left;width: 54.0px;" class="confluenceTd">0.035</td><td style="text-align: left;width: 77.0px;" class="confluenceTd">30.37</td><td style="text-align: left;width: 67.0px;" class="confluenceTd">2894</td><td style="text-align: left;width: 44.0px;" class="confluenceTd">46</td></tr><tr><td style="width: 403.0px;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;width: 54.0px;" class="confluenceTd">0.088</td><td style="text-align: left;width: 77.0px;" class="confluenceTd">1238.99</td><td style="text-align: left;width: 67.0px;" class="confluenceTd">95230</td><td style="text-align: left;width: 44.0px;" class="confluenceTd">45</td></tr><tr><td style="width: 403.0px;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cbest_CCbest_T</td><td style="width: 54.0px;" class="confluenceTd">clean</td><td style="width: 77.0px;" class="confluenceTd">clean</td><td style="width: 67.0px;" class="confluenceTd">clean</td><td style="width: 44.0px;" class="confluenceTd"><br/></td></tr></tbody></table></div></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Beta+2+NXP+cfg+DC_NXT+run" rel="nofollow">Beta 2 NXP cfg DC_NXT run - Engineering - Confluence</a></li></ul></li><li>Found out that SVT type flop cells are very slow and has high setup requirement. A new run by disabling SVT flops is in progress. </li><li>NXP config9 floorplan based synthesis.<ul><li>DCNXT 5nm synthesis with NXP floorplan def completed and results published.</li><li>Used 3 scenarios, derates, 20% clock uncertainty and other optimization variables.</li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Gen_wrapper+DCNXT+5nm+runs" rel="nofollow">Gen_wrapper DCNXT 5nm runs - Engineering - Confluence </a><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 645.0px;"><colgroup><col style="width: 62.4612%;"/><col style="width: 8.42391%;"/><col style="width: 11.9623%;"/><col style="width: 10.2989%;"/><col style="width: 6.88276%;"/></colgroup><tbody><tr><td style="width: 403.0px;" class="confluenceTd">GEN_WRAPPER</td><td colspan="4" style="width: 242.0px;text-align: center;" class="confluenceTd">Flop2Flop timing</td></tr><tr><td style="text-align: left;width: 403.0px;" class="confluenceTd">Scenario </td><td style="width: 54.0px;" class="confluenceTd">WNS</td><td style="width: 77.0px;" class="confluenceTd">TSN</td><td style="width: 67.0px;" class="confluenceTd">NVP</td><td style="width: 44.0px;" class="confluenceTd">LOL</td></tr><tr><td style="text-align: left;width: 403.0px;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst</td><td style="text-align: left;width: 54.0px;" class="confluenceTd">0.019</td><td style="text-align: left;width: 77.0px;" class="confluenceTd">19.776</td><td style="text-align: left;width: 67.0px;" class="confluenceTd">3165</td><td style="text-align: left;width: 44.0px;" class="confluenceTd">46</td></tr><tr><td style="width: 403.0px;" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.cworst_CCworst_T</td><td style="text-align: left;width: 54.0px;" class="confluenceTd">0.058</td><td style="text-align: left;width: 77.0px;" class="confluenceTd">1703.012</td><td style="text-align: left;width: 67.0px;" class="confluenceTd">123563</td><td style="text-align: left;width: 44.0px;" class="confluenceTd">45</td></tr><tr><td style="width: 403.0px;" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cbest_CCbest_T</td><td style="width: 54.0px;" class="confluenceTd">clean</td><td style="width: 77.0px;" class="confluenceTd">clean</td><td style="width: 67.0px;" class="confluenceTd">clean</td><td style="width: 44.0px;" class="confluenceTd"><br/></td></tr></tbody></table></div></li><li>Congestion 2.09% is seen in this run. </li></ul></li></ul><p><br/></p><p><time datetime="2021-09-10" class="date-past">10 Sep 2021</time> </p><ul><li>NXP Config9 - 5nm DCNXT runs for all the blocks completed. <ul><li>Used 3 scenarios, derates and 20% clock uncertainty as recommended by NXP.</li></ul></li><li>DMI results degraded with 20% uncertainty<ul><li>m40c corner optimization is not done correctly. Most of the violating paths have SVTs flops (these flops setup requirement is high), tool could have used LVT/ULVT to fix/reduce violations.<div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td colspan="1" class="confluenceTd">DMI</td><td colspan="4" class="confluenceTd">Flop2Flop timing</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">Scenario </td><td colspan="1" class="confluenceTd">WNS</td><td colspan="1" class="confluenceTd">TSN</td><td colspan="1" class="confluenceTd">NVP</td><td colspan="1" class="confluenceTd">LOL</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst</td><td style="text-align: left;" class="confluenceTd">0.091</td><td style="text-align: left;" class="confluenceTd">269.445</td><td style="text-align: left;" class="confluenceTd">10804</td><td colspan="1" style="text-align: left;" class="confluenceTd">38</td></tr><tr><td colspan="1" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.cworst_CCworst_T</td><td colspan="1" class="confluenceTd">0.134</td><td colspan="1" class="confluenceTd">1180.615</td><td colspan="1" class="confluenceTd">40567</td><td colspan="1" class="confluenceTd"><p>22</p></td></tr><tr><td colspan="1" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cbest_CCbest_T</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div></li></ul></li><li>First gen_wrapper level run in 5nm is completed.<ul><li>All the required memory wrappers are used in this run. </li><li><p class="auto-cursor-target">Timing break down:</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 48.0626%;"><colgroup><col style="width: 62.4612%;"/><col style="width: 8.42391%;"/><col style="width: 11.9623%;"/><col style="width: 10.2989%;"/><col style="width: 6.88276%;"/></colgroup><tbody><tr><td colspan="1" class="confluenceTd">GEN_WRAPPER</td><td colspan="4" class="confluenceTd">Flop2Flop timing</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">Scenario </td><td colspan="1" class="confluenceTd">WNS</td><td colspan="1" class="confluenceTd">TSN</td><td colspan="1" class="confluenceTd">NVP</td><td colspan="1" class="confluenceTd">LOL</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst</td><td style="text-align: left;" class="confluenceTd">0.077</td><td style="text-align: left;" class="confluenceTd">123.341</td><td style="text-align: left;" class="confluenceTd">8413</td><td colspan="1" style="text-align: left;" class="confluenceTd">38</td></tr><tr><td colspan="1" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.cworst_CCworst_T</td><td colspan="1" class="confluenceTd">0.131</td><td colspan="1" class="confluenceTd">5247.462</td><td colspan="1" class="confluenceTd">199590</td><td colspan="1" class="confluenceTd"><p>14</p></td></tr><tr><td colspan="1" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cbest_CCbest_T</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div></li></ul></li></ul><p><time datetime="2021-09-03" class="date-past">03 Sep 2021</time> </p><ul><li>MCMM flow in 5nm is created, all scripts update are done.</li><li>DMI - multiple runs are done in MCMM flow - results published on the confluence.</li><li>Added few optimization variables to fix timing violations.<ul><li>Initial results showing promising. </li></ul></li></ul><ul><li><p class="auto-cursor-target">The latest DMI MCMM results are looking great. </p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 0.0px;"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td colspan="1" class="confluenceTd">Scenario</td><td colspan="1" class="confluenceTd">WNS</td><td colspan="1" class="confluenceTd">TSN</td><td colspan="1" class="confluenceTd">NVP</td><td colspan="1" class="confluenceTd">Analysis</td></tr><tr><td style="text-align: left;" class="confluenceTd">func.ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst</td><td style="text-align: left;" class="confluenceTd">0.033</td><td style="text-align: left;" class="confluenceTd">9.889</td><td style="text-align: left;" class="confluenceTd">480</td><td colspan="1" style="text-align: left;" class="confluenceTd">F2F is clean</td></tr><tr><td colspan="1" class="confluenceTd">func.ssgnp_0p675v_125c_cworst_CCworst_T.cworst_CCworst_T</td><td colspan="1" class="confluenceTd">0.031</td><td colspan="1" class="confluenceTd">8.742</td><td colspan="1" class="confluenceTd">471</td><td colspan="1" class="confluenceTd"><p>F2F is clean</p></td></tr><tr><td colspan="1" class="confluenceTd">func.ffgnp_0p825v_125c_cbest_CCbest_T.cbest_CCbest_T</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">Timing is clean</td></tr></tbody></table></div></li><li><p class="auto-cursor-target">Multibit flow with MCMM is created - testing/fine tuning is in progress.</p></li><li><p class="auto-cursor-target">Full NXP config MCMM run is WIP.</p></li></ul><p><time datetime="2021-08-27" class="date-past">27 Aug 2021</time> </p><ul><li>DMI runs in 5nm for single corner done - results published</li><li>DMI run with multi corner in 5nm flow is ready, 1st run results published</li><li>Timing correlation b/w 7nm &amp; 5nm done - found 5nm library slower than 7nm</li><li>Weekly regression on 7nm using nxp v9 config done - results published  </li></ul><p><br/></p><p><time datetime="2021-08-20" class="date-past">20 Aug 2021</time> </p><ul><li>DMI timing review b/w 7nm and 5nm, found libraries are different</li><li>Updated 7nm dc_setup to use Cworst_CCworst libraries similar to 5nm</li><li>Working on creating scenarios for 5nm DCNXT runs - will be done today</li></ul><p><br/></p><p><time datetime="2021-08-13" class="date-past">13 Aug 2021</time> </p><ul><li>NxpConfig_0804 synthesis done in 7nm - results published. </li><li>NxpConfig_0804 - DMI synthesis done in 5nm - results published.</li><li>Working on adding derates and scenarios in next DMI run in 5nm</li></ul><p><br/></p><p><time datetime="2021-08-06" class="date-past">06 Aug 2021</time> </p><ul><li>NxpConfig 1.6G run finished, results published.</li><li>hw_Config_10 1.6G run also finished, yet to publish results.</li><li>LOL reported from DC is not the worst one, working on extracting the worst ones.</li><li>FSC ULVT percentage exceeds threshold 5%, found why DC dishonored setting, running experiments to fix it.</li><li>Working on DMI 5nm run with customer scenario settings, constraints</li></ul><p><br/></p><p><time datetime="2021-07-30" class="date-past">30 Jul 2021</time> </p><ul><li>Planned to run weekly regressions for NxpConfig, hw_config_10</li><li>NxpConfig weekly run is re-launched due to flow related issues<ul><li>Results published on the confluence: <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore3.2+NxpConfig+weekly+synthesis+results" rel="nofollow">Ncore3.2 NxpConfig weekly synthesis results </a></li></ul></li><li>JIRA is filled on synthesis flow issue</li></ul><p><br/></p><p><strong><time datetime="2021-07-23" class="date-past">23 Jul 2021</time> </strong></p><ul><li>hw_config_10 synthesis launched on 07/19, run is progressing<ul><li>Run will be done by 07/21</li><li>Results will be published for tomorrow's internal meeting </li><li>Issues: IOAIU blocks have unresolved references due to internal memory logic is not synthesizable - Jira filed</li></ul></li><li>NCore3.2_beta - top level (gen_wrapper) synthesized</li><li>memory wrapper relative path issue fixed in main branch - fix is not migrated into Ncore 3 branch<ul><li>Workaround is being used for synthesis</li></ul></li></ul><p><br/></p><p><strong><time datetime="2021-07-16" class="date-past">16 Jul 2021</time> </strong></p><ul><li>hw_config_10 synthesis (tsmc7, 1.6G) - working on memory wrapper creation</li><li>Worked with Benny to make synthesis environment ready for Jenkins/Sula<ul><li>Few issues identified - flow testing WIP </li><li>memory wrapper path is not getting populated correctly in synthesis scripts - causing link failures.</li></ul></li></ul><p><br/></p><p><strong><time datetime="2021-07-09" class="date-past">09 Jul 2021</time> </strong></p><ul><li>NXP latest config 6.30 synthesis results published<ul><li>Few blocks re-ran due to changes in the config</li></ul></li><li>Jira fixes for custom tcl plugins in synthesis verified </li></ul><p><br/></p><p><strong><time datetime="2021-07-02" class="date-past">02 Jul 2021</time> </strong></p><ul><li>NXP latest config.6.30 synthesis started with tsmc7 - results are expected over the weekend.</li><li>DMI synthesis (dcnxt) with tsmc5 stdcells &amp; memories completed - results to be analyzed.<ul><li>Next step: DMI synthesis with RTLA floorplan</li></ul></li><li>LEC flow is built using formality. A block is verified (rtl vs netlist) successfully.  </li></ul><p><br/></p><p><strong><time datetime="2021-06-25" class="date-past">25 Jun 2021</time> </strong></p><ul><li>NxpConfig6.8 congestion reduction runs<ul><li>Local RTL updates showed improvements </li><li>Congestion reduction technique experiments showed further improvement</li></ul></li></ul><ul><li>HW Config 10 Synthesis using tsmc7 at 1.6GHz is published</li><ul><li>Few critical blocks DCE,DMI and DII are violating by 140ps, they are mainly due to LOL </li></ul><li>TSMC 5<ul><li>DC NXT topo synthesis is done using tsmc5 stdcells and tsmc7 memories</li><li>Similar LOL issue seen for critical blocks</li><li>Working on getting the TSMC 5 memories</li></ul></li></ul><p><br/></p><p><strong><time datetime="2021-06-17" class="date-past">17 Jun 2021</time> </strong></p><ul><li>  NxpConfig.6.8 synthesis with new memory wrappers, freq 1.3G &amp; tsmc7 done<ul><li>timing is clean in all blocks except DMI has IO2flop paths degraded from n-1 run</li><li>congestion<ul><li>IOAIU block has sever congestion (~6.00%)<ul><li>n-3 run was pretty clean on congestion.</li><li>Designer needs review the rtl code</li></ul></li><li>DCE block has minor congestion (~1.00%),<ul><li>this is not an issue, placement can take care.</li></ul></li></ul></li></ul></li><li>tsmc5 wire load model based synthesis for flow flush done <ul><li>topo synthesis is not working -expecting additional license</li><li>Awaiting 5nm memory compiler license</li></ul></li><li>Ncore hw_config_10  synthesis with new memory wrappers &amp; freq 1.6G - WIP</li></ul><p><br/></p><p><time datetime="2021-06-10" class="date-past">10 Jun 2021</time> </p><ul><li>   tsmc 5nm based synthesis setup done, flow flush is in progress<ul><li>5nm memory compiler still not ready - awaiting license</li></ul></li><li>   RTL is generated with new memory models <ul><li>SRAM instance are generated for memory cut sizes</li><li>Memory wrappers stitching is in progress</li><li>Synthesis is planned for weekend</li></ul></li><li>  NXP base config synthesis run with 1.6G is in progress </li></ul><p><br/></p><p><time datetime="2021-06-03" class="date-past">03 Jun 2021</time></p><ul><li>NXP synthesis finished with tsmc7, results published<ul><li>Logic area reduced by 6% compared to n-1 run</li><li>timing is met for all blocks except DMI has small viols on IO-flop paths</li><li>Small amount of congestion seen in critical blocks around memories</li></ul></li><li>Working on tsmc5 synthesis setup</li><li>Found RTL generation discrepancy (CHI ports missing)<ul><li>It is mainly due to different version of Maestro - testing is in progress</li></ul></li><li>Working on new memory wrapper synthesis </li><li>Attended Synopsys RTL Architect presentation</li></ul><p>   </p><p><strong><time datetime="2021-05-28" class="date-past">28 May 2021</time> </strong></p><ul><li>TSMC 7nm dc_setup is updated with new library, tech files pointers</li><li>Synthesis on Jenkins tested for few blocks, runs finished successfully  </li><li>NXP latest config synthesis run is launched. Results will be ready over the weekend</li><li>Discussed with Benny on running maestro with synthesis options<ul><li>Recommendation would be:</li><li>Customers (out side Arteris) will have to run meastro step twice for dc scripts update -tested, working fine.</li><li>With in Arteris, we can still go with ARIA approach.</li></ul></li></ul><p><br/></p><p><time datetime="2021-05-21" class="date-past">21 May 2021</time> </p><ul><li>NXP new config synthesis done using zero WLM for sanity checks<ul><li>Jenkin platform is not ready yet to run DC Topo synthesis</li><li>SULA access recreated, working to run interactive synthesis</li></ul></li><li>Running ARIA script can be eliminated by changing the flow <ul><li>Maestro can generate DC topo ready synthesis by updating config file with set_synthesis_options</li><li>Behavioral memories get generated by Meastro cmd; user has to create memory wrappers and run meastro again to update rtl file list</li><li>testing continues</li></ul></li></ul><p><br/></p><p><time datetime="2021-05-14" class="date-past">14 May 2021</time> </p><ul><li> Reviewed ARIA script requirement - this script updates synthesis scripts<ul><li>Had a meeting with Benny on ARIA conversion to TCL</li></ul></li><li>Started testing ARIA command options in TCL equivalent - WIP</li><li>SULA server crashed over the weekend - no new synthesis runs</li></ul><p><br/></p><p><time datetime="2021-05-07" class="date-past">07 May 2021</time> </p><ul><li>Ran into RTL generation issue using Maestro - getting incorrect RTL from the repo.<ul><li>Used incorrect Maestro command version - with updated maestro version RTL build is correct.</li></ul></li><li>NXP synthesis for RC7 with 1.3G done, results shared to Bernard/Customer.<ul><li>Timing is clean all blocks except DMI (WNS is around 25ps, they are IO paths can be fixable in placement)</li><li>Congestion is almost clean in all blocks (AIU, DMI are showing small % on macro edges, can be fixable in placement)</li><li>AOI/OAI cell count is generated for critical blocks as per customer request</li></ul></li></ul><p><br/></p>