/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [10:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~celloutsig_0_3z[1];
  assign celloutsig_0_8z = ~celloutsig_0_0z;
  assign celloutsig_0_18z = ~celloutsig_0_16z[1];
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_0_10z = ~((celloutsig_0_8z | celloutsig_0_5z) & _00_);
  assign celloutsig_0_1z = ~((in_data[49] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_9z | celloutsig_0_3z[1]) & celloutsig_0_16z[0]);
  assign celloutsig_1_1z = ~((in_data[101] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_2z) & celloutsig_1_2z);
  assign celloutsig_0_7z = celloutsig_0_1z | ~(celloutsig_0_6z[9]);
  assign celloutsig_1_0z = in_data[111] | ~(in_data[136]);
  assign celloutsig_0_16z = celloutsig_0_3z + { _01_[2], _00_, _01_[0] };
  assign celloutsig_1_9z = in_data[129:127] + { in_data[171], celloutsig_1_1z, celloutsig_1_2z };
  reg [2:0] _17_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 3'h0;
    else _17_ <= { in_data[40:39], celloutsig_0_1z };
  assign { _01_[2], _00_, _01_[0] } = _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= celloutsig_1_11z;
  assign celloutsig_1_13z = { in_data[172:164], celloutsig_1_7z, celloutsig_1_2z } === { celloutsig_1_11z[9:0], celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_9z[1:0], celloutsig_1_6z, celloutsig_1_12z } === { celloutsig_1_10z[9:8], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z } === celloutsig_0_6z[8:1];
  assign celloutsig_1_5z = celloutsig_1_4z === celloutsig_1_1z;
  assign celloutsig_1_6z = in_data[128:123] === in_data[172:167];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z } < { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, _01_[2], _00_, _01_[0] } % { 1'h1, in_data[37:29] };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z } % { 1'h1, in_data[147:145], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_3z = in_data[82] ? { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } : { _01_[2], _00_, _01_[0] };
  assign celloutsig_1_17z = & { _02_[10:9], celloutsig_1_14z };
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_6z[8:2] };
  assign celloutsig_1_12z = ^ { in_data[144:142], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_10z[19:16], celloutsig_1_8z } - { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_17z = { _01_[2], _00_, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z[1] } - { celloutsig_0_6z[7:4], celloutsig_0_3z[1] };
  assign celloutsig_1_10z = { in_data[155:148], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z } - { in_data[171:158], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_0z = ~((in_data[16] & in_data[21]) | (in_data[51] & in_data[40]));
  assign celloutsig_1_18z = ~((celloutsig_1_4z & celloutsig_1_3z) | (celloutsig_1_2z & celloutsig_1_15z[4]));
  assign { celloutsig_1_15z[1], celloutsig_1_15z[5:2], celloutsig_1_15z[0] } = { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_9z[1], celloutsig_1_11z[2:0], celloutsig_1_9z[2], celloutsig_1_9z[0] };
  assign { out_data[104], out_data[105], out_data[114], out_data[107], out_data[97], out_data[111], out_data[101], out_data[110], out_data[100], out_data[109], out_data[99], out_data[108], out_data[98], out_data[106], out_data[96] } = { celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_15z[1], celloutsig_1_15z[1], celloutsig_1_15z[5], celloutsig_1_15z[5:4], celloutsig_1_15z[4:3], celloutsig_1_15z[3:2], celloutsig_1_15z[2], celloutsig_1_15z[0], celloutsig_1_15z[0] } ^ { in_data[147], in_data[148], in_data[157], in_data[150], in_data[140], in_data[154], in_data[144], in_data[153], in_data[143], in_data[152], in_data[142], in_data[151], in_data[141], in_data[149], in_data[139] };
  assign _01_[1] = _00_;
  assign celloutsig_1_15z[7:6] = 2'h0;
  assign { out_data[128], out_data[113:112], out_data[103:102], out_data[32], out_data[0] } = { celloutsig_1_18z, in_data[156:155], in_data[146:145], celloutsig_0_19z, celloutsig_0_20z };
endmodule
