
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v' to AST representation.
Generating RTLIL representation for module `\BUFRAM64C1_NB16'.
Generating RTLIL representation for module `\BUFRAM64C1_NB18'.
Generating RTLIL representation for module `\BUFRAM64C1_NB19'.
Generating RTLIL representation for module `\CNORM'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429.2-447.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449.2-467.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FFT8'.
Generating RTLIL representation for module `\MPU707'.
Generating RTLIL representation for module `\RAM2x64C_1'.
Generating RTLIL representation for module `\ROTATOR64'.
Generating RTLIL representation for module `\USFFT64_2B'.
Generating RTLIL representation for module `\WROM64'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1844.3-1911.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: WROM64              
root of   2 design levels: USFFT64_2B          
root of   1 design levels: ROTATOR64           
root of   0 design levels: RAM2x64C_1          
root of   0 design levels: MPU707              
root of   1 design levels: FFT8                
root of   0 design levels: CNORM               
root of   1 design levels: BUFRAM64C1_NB19     
root of   1 design levels: BUFRAM64C1_NB18     
root of   1 design levels: BUFRAM64C1_NB16     
Automatically selected USFFT64_2B as design top module.

2.2. Analyzing design hierarchy..
Top module:  \USFFT64_2B
Used module:     \BUFRAM64C1_NB19
Used module:         \RAM2x64C_1
Used module:     \CNORM
Used module:     \FFT8
Used module:         \MPU707
Used module:     \BUFRAM64C1_NB18
Used module:     \ROTATOR64
Used module:         \WROM64
Used module:     \BUFRAM64C1_NB16
Parameter \nb = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\RAM2x64C_1'.
Parameter \nb = 16
Generating RTLIL representation for module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000'.
Parameter \nb = 18

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\RAM2x64C_1'.
Parameter \nb = 18
Generating RTLIL representation for module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010'.
Parameter \nb = 19

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\RAM2x64C_1'.
Parameter \nb = 19
Generating RTLIL representation for module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011'.
Parameter \nb = 16

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\MPU707'.
Parameter \nb = 16
Generating RTLIL representation for module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Parameter \nb = 16
Found cached RTLIL representation for module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Parameter \nb = 18

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\CNORM'.
Parameter \nb = 18
Generating RTLIL representation for module `$paramod\CNORM\nb=s32'00000000000000000000000000010010'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429.2-447.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449.2-467.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \nb = 18

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\FFT8'.
Parameter \nb = 18
Generating RTLIL representation for module `$paramod\FFT8\nb=s32'00000000000000000000000000010010'.
Parameter \nb = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\CNORM'.
Parameter \nb = 16
Generating RTLIL representation for module `$paramod\CNORM\nb=s32'00000000000000000000000000010000'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429.2-447.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449.2-467.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \nb = 16

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\FFT8'.
Parameter \nb = 16
Generating RTLIL representation for module `$paramod\FFT8\nb=s32'00000000000000000000000000010000'.

2.11. Analyzing design hierarchy..
Top module:  \USFFT64_2B
Used module:     \BUFRAM64C1_NB19
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011
Used module:     $paramod\CNORM\nb=s32'00000000000000000000000000010010
Used module:     $paramod\FFT8\nb=s32'00000000000000000000000000010010
Used module:         \MPU707
Used module:     \BUFRAM64C1_NB18
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010
Used module:     \ROTATOR64
Used module:         \WROM64
Used module:     $paramod\CNORM\nb=s32'00000000000000000000000000010000
Used module:     $paramod\FFT8\nb=s32'00000000000000000000000000010000
Used module:     \BUFRAM64C1_NB16
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000
Parameter \nb = 16
Found cached RTLIL representation for module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Parameter \nb = 16
Found cached RTLIL representation for module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Parameter \nb = 16
Found cached RTLIL representation for module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Parameter \nb = 16
Found cached RTLIL representation for module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.

2.12. Analyzing design hierarchy..
Top module:  \USFFT64_2B
Used module:     \BUFRAM64C1_NB19
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011
Used module:     $paramod\CNORM\nb=s32'00000000000000000000000000010010
Used module:     $paramod\FFT8\nb=s32'00000000000000000000000000010010
Used module:         $paramod\MPU707\nb=s32'00000000000000000000000000010000
Used module:     \BUFRAM64C1_NB18
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010
Used module:     \ROTATOR64
Used module:         \WROM64
Used module:     $paramod\CNORM\nb=s32'00000000000000000000000000010000
Used module:     $paramod\FFT8\nb=s32'00000000000000000000000000010000
Used module:     \BUFRAM64C1_NB16
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000

2.13. Analyzing design hierarchy..
Top module:  \USFFT64_2B
Used module:     \BUFRAM64C1_NB19
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011
Used module:     $paramod\CNORM\nb=s32'00000000000000000000000000010010
Used module:     $paramod\FFT8\nb=s32'00000000000000000000000000010010
Used module:         $paramod\MPU707\nb=s32'00000000000000000000000000010000
Used module:     \BUFRAM64C1_NB18
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010
Used module:     \ROTATOR64
Used module:         \WROM64
Used module:     $paramod\CNORM\nb=s32'00000000000000000000000000010000
Used module:     $paramod\FFT8\nb=s32'00000000000000000000000000010000
Used module:     \BUFRAM64C1_NB16
Used module:         $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000
Removing unused module `\RAM2x64C_1'.
Removing unused module `\MPU707'.
Removing unused module `\FFT8'.
Removing unused module `\CNORM'.
Removed 4 unused modules.
Warning: Resizing cell port USFFT64_2B.U_NORM2.DOI from 19 bits to 20 bits.
Warning: Resizing cell port USFFT64_2B.U_NORM2.DOR from 19 bits to 20 bits.
Warning: Resizing cell port $paramod\FFT8\nb=s32'00000000000000000000000000010010.UMI.DI from 20 bits to 18 bits.
Warning: Resizing cell port $paramod\FFT8\nb=s32'00000000000000000000000000010010.UMI.DO from 20 bits to 18 bits.
Warning: Resizing cell port $paramod\FFT8\nb=s32'00000000000000000000000000010010.UMR.DI from 20 bits to 18 bits.
Warning: Resizing cell port $paramod\FFT8\nb=s32'00000000000000000000000000010010.UMR.DO from 20 bits to 18 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$200 in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$186 in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$172 in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1844$168 in module WROM64.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1448$165 in module USFFT64_2B.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1215$155 in module ROTATOR64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$433 in module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$406 in module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$361 in module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$339 in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$337 in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$337 in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$336 in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$336 in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$319 in module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$292 in module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$247 in module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$225 in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$223 in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$223 in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$222 in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$222 in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:301$11 in module BUFRAM64C1_NB19.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:229$6 in module BUFRAM64C1_NB18.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:157$1 in module BUFRAM64C1_NB16.
Removed a total of 4 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 14 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\MPU707\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:912$211'.
     1/3: $0\dt[18:0]
     2/3: $0\dx5[21:0]
     3/3: $0\DO[17:0]
Creating decoders for process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$200'.
     1/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_EN[37:0]$209
     2/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_DATA[37:0]$208
     3/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_ADDR[6:0]$207
     4/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_EN[37:0]$206
     5/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_DATA[37:0]$205
     6/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_ADDR[6:0]$204
     7/7: $0\read_addra[6:0]
Creating decoders for process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$198'.
     1/2: $0\odd2[0:0]
     2/2: $0\oddd[0:0]
Creating decoders for process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$186'.
     1/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_EN[35:0]$195
     2/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_DATA[35:0]$194
     3/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_ADDR[6:0]$193
     4/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_EN[35:0]$192
     5/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_DATA[35:0]$191
     6/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_ADDR[6:0]$190
     7/7: $0\read_addra[6:0]
Creating decoders for process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$184'.
     1/2: $0\odd2[0:0]
     2/2: $0\oddd[0:0]
Creating decoders for process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$172'.
     1/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_EN[31:0]$181
     2/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_DATA[31:0]$180
     3/7: $2$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_ADDR[6:0]$179
     4/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_EN[31:0]$178
     5/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_DATA[31:0]$177
     6/7: $1$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_ADDR[6:0]$176
     7/7: $0\read_addra[6:0]
Creating decoders for process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$170'.
     1/2: $0\odd2[0:0]
     2/2: $0\oddd[0:0]
Creating decoders for process `\WROM64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1844$168'.
     1/1: $1\reim[31:0]
Creating decoders for process `\USFFT64_2B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1448$165'.
     1/1: $0\addri[5:0]
Creating decoders for process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
     1/10: $0\dwi[18:0]
     2/10: $0\dwr[18:0]
     3/10: $0\dri[18:0]
     4/10: $0\drr[18:0]
     5/10: $0\wid[14:0]
     6/10: $0\wrd[14:0]
     7/10: $0\did[17:0]
     8/10: $0\drd[17:0]
     9/10: $0\dii[18:0]
    10/10: $0\dir[18:0]
Creating decoders for process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1215$155'.
     1/4: $0\sd2[0:0]
     2/4: $0\sd1[0:0]
     3/4: $0\addrw[5:0]
     4/4: $0\RDY[0:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$433'.
     1/2: $0\s6i[19:0]
     2/2: $0\s6r[19:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
     1/8: $0\q1i[18:0]
     2/8: $0\s5d2i[18:0]
     3/8: $0\s5d1i[18:0]
     4/8: $0\s5i[18:0]
     5/8: $0\q1r[18:0]
     6/8: $0\s5d2r[18:0]
     7/8: $0\s5d1r[18:0]
     8/8: $0\s5r[18:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$419'.
     1/4: $0\m6i[17:0]
     2/4: $0\m6r[17:0]
     3/4: $0\sji[17:0]
     4/4: $0\sjr[17:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$406'.
     1/2: $0\s4i[17:0]
     2/2: $0\s4r[17:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
     1/8: $0\s3d3i[17:0]
     2/8: $0\s3d2i[17:0]
     3/8: $0\s3d1i[17:0]
     4/8: $0\s3i[17:0]
     5/8: $0\s3d3r[17:0]
     6/8: $0\s3d2r[17:0]
     7/8: $0\s3d1r[17:0]
     8/8: $0\s3r[17:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
     1/16: $0\s2d3i[16:0]
     2/16: $0\s2d2i[16:0]
     3/16: $0\s2d1i[16:0]
     4/16: $0\s1d3i[16:0]
     5/16: $0\s1d2i[16:0]
     6/16: $0\s1d1i[16:0]
     7/16: $0\s2i[16:0]
     8/16: $0\s1i[16:0]
     9/16: $0\s2d3r[16:0]
    10/16: $0\s2d2r[16:0]
    11/16: $0\s2d1r[16:0]
    12/16: $0\s1d3r[16:0]
    13/16: $0\s1d2r[16:0]
    14/16: $0\s1d1r[16:0]
    15/16: $0\s2r[16:0]
    16/16: $0\s1r[16:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
     1/10: $0\d4i[15:0]
     2/10: $0\d3i[15:0]
     3/10: $0\d2i[15:0]
     4/10: $0\d1i[15:0]
     5/10: $0\di[15:0]
     6/10: $0\d4r[15:0]
     7/10: $0\d3r[15:0]
     8/10: $0\d2r[15:0]
     9/10: $0\d1r[15:0]
    10/10: $0\dr[15:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$361'.
     1/3: $0\ctd[3:0]
     2/3: $0\ct[2:0]
     3/3: $0\RDY[0:0]
Creating decoders for process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$339'.
     1/2: $0\OVF[0:0]
     2/2: $0\RDY[0:0]
Creating decoders for process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$338'.
     1/2: $0\dii[18:0]
     2/2: $0\dir[18:0]
Creating decoders for process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$337'.
     1/4: $1\diii[18:0] [2]
     2/4: $1\diii[18:0] [1]
     3/4: $1\diii[18:0] [18:3]
     4/4: $1\diii[18:0] [0]
Creating decoders for process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$336'.
     1/4: $1\diri[18:0] [2]
     2/4: $1\diri[18:0] [1]
     3/4: $1\diri[18:0] [18:3]
     4/4: $1\diri[18:0] [0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$319'.
     1/2: $0\s6i[21:0]
     2/2: $0\s6r[21:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
     1/8: $0\q1i[20:0]
     2/8: $0\s5d2i[20:0]
     3/8: $0\s5d1i[20:0]
     4/8: $0\s5i[20:0]
     5/8: $0\q1r[20:0]
     6/8: $0\s5d2r[20:0]
     7/8: $0\s5d1r[20:0]
     8/8: $0\s5r[20:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$305'.
     1/4: $0\m6i[19:0]
     2/4: $0\m6r[19:0]
     3/4: $0\sji[19:0]
     4/4: $0\sjr[19:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$292'.
     1/2: $0\s4i[19:0]
     2/2: $0\s4r[19:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
     1/8: $0\s3d3i[19:0]
     2/8: $0\s3d2i[19:0]
     3/8: $0\s3d1i[19:0]
     4/8: $0\s3i[19:0]
     5/8: $0\s3d3r[19:0]
     6/8: $0\s3d2r[19:0]
     7/8: $0\s3d1r[19:0]
     8/8: $0\s3r[19:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
     1/16: $0\s2d3i[18:0]
     2/16: $0\s2d2i[18:0]
     3/16: $0\s2d1i[18:0]
     4/16: $0\s1d3i[18:0]
     5/16: $0\s1d2i[18:0]
     6/16: $0\s1d1i[18:0]
     7/16: $0\s2i[18:0]
     8/16: $0\s1i[18:0]
     9/16: $0\s2d3r[18:0]
    10/16: $0\s2d2r[18:0]
    11/16: $0\s2d1r[18:0]
    12/16: $0\s1d3r[18:0]
    13/16: $0\s1d2r[18:0]
    14/16: $0\s1d1r[18:0]
    15/16: $0\s2r[18:0]
    16/16: $0\s1r[18:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
     1/10: $0\d4i[17:0]
     2/10: $0\d3i[17:0]
     3/10: $0\d2i[17:0]
     4/10: $0\d1i[17:0]
     5/10: $0\di[17:0]
     6/10: $0\d4r[17:0]
     7/10: $0\d3r[17:0]
     8/10: $0\d2r[17:0]
     9/10: $0\d1r[17:0]
    10/10: $0\dr[17:0]
Creating decoders for process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$247'.
     1/3: $0\ctd[3:0]
     2/3: $0\ct[2:0]
     3/3: $0\RDY[0:0]
Creating decoders for process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$225'.
     1/2: $0\OVF[0:0]
     2/2: $0\RDY[0:0]
Creating decoders for process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$224'.
     1/2: $0\dii[20:0]
     2/2: $0\dir[20:0]
Creating decoders for process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$223'.
     1/4: $1\diii[20:0] [2]
     2/4: $1\diii[20:0] [1]
     3/4: $1\diii[20:0] [20:3]
     4/4: $1\diii[20:0] [0]
Creating decoders for process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$222'.
     1/4: $1\diri[20:0] [2]
     2/4: $1\diri[20:0] [1]
     3/4: $1\diri[20:0] [20:3]
     4/4: $1\diri[20:0] [0]
Creating decoders for process `\BUFRAM64C1_NB19.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:301$11'.
     1/3: $0\ct2[7:0]
     2/3: $0\addr[6:0]
     3/3: $0\RDY[0:0]
Creating decoders for process `\BUFRAM64C1_NB18.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:229$6'.
     1/3: $0\ct2[7:0]
     2/3: $0\addr[6:0]
     3/3: $0\RDY[0:0]
Creating decoders for process `\BUFRAM64C1_NB16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:157$1'.
     1/3: $0\ct2[7:0]
     2/3: $0\addr[6:0]
     3/3: $0\RDY[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\WROM64.\reim' from process `\WROM64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1844$168'.
No latch inferred for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010000.\diii' from process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$337'.
No latch inferred for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010000.\diri' from process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$336'.
No latch inferred for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010010.\diii' from process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$223'.
No latch inferred for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010010.\diri' from process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$222'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\MPU707\nb=s32'00000000000000000000000000010000.\DO' using process `$paramod\MPU707\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:912$211'.
  created $dff cell `$procdff$1348' with positive edge clock.
Creating register for signal `$paramod\MPU707\nb=s32'00000000000000000000000000010000.\dx5' using process `$paramod\MPU707\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:912$211'.
  created $dff cell `$procdff$1349' with positive edge clock.
Creating register for signal `$paramod\MPU707\nb=s32'00000000000000000000000000010000.\dt' using process `$paramod\MPU707\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:912$211'.
  created $dff cell `$procdff$1350' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.\read_addra' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$200'.
  created $dff cell `$procdff$1351' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_ADDR' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$200'.
  created $dff cell `$procdff$1352' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_DATA' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$200'.
  created $dff cell `$procdff$1353' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$197_EN' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$200'.
  created $dff cell `$procdff$1354' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.\oddd' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$198'.
  created $dff cell `$procdff$1355' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.\odd2' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$198'.
  created $dff cell `$procdff$1356' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.\read_addra' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$186'.
  created $dff cell `$procdff$1357' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_ADDR' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$186'.
  created $dff cell `$procdff$1358' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_DATA' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$186'.
  created $dff cell `$procdff$1359' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$183_EN' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$186'.
  created $dff cell `$procdff$1360' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.\oddd' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$184'.
  created $dff cell `$procdff$1361' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.\odd2' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$184'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.\read_addra' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$172'.
  created $dff cell `$procdff$1363' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_ADDR' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$172'.
  created $dff cell `$procdff$1364' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_DATA' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$172'.
  created $dff cell `$procdff$1365' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$memwr$\ram$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1041$169_EN' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$172'.
  created $dff cell `$procdff$1366' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.\oddd' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$170'.
  created $dff cell `$procdff$1367' with positive edge clock.
Creating register for signal `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.\odd2' using process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$170'.
  created $dff cell `$procdff$1368' with positive edge clock.
Creating register for signal `\USFFT64_2B.\addri' using process `\USFFT64_2B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1448$165'.
  created $dff cell `$procdff$1369' with positive edge clock.
Creating register for signal `\ROTATOR64.\dir' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1370' with positive edge clock.
Creating register for signal `\ROTATOR64.\dii' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1371' with positive edge clock.
Creating register for signal `\ROTATOR64.\drd' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1372' with positive edge clock.
Creating register for signal `\ROTATOR64.\did' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1373' with positive edge clock.
Creating register for signal `\ROTATOR64.\wrd' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1374' with positive edge clock.
Creating register for signal `\ROTATOR64.\wid' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1375' with positive edge clock.
Creating register for signal `\ROTATOR64.\drr' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `\ROTATOR64.\dri' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1377' with positive edge clock.
Creating register for signal `\ROTATOR64.\dwr' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1378' with positive edge clock.
Creating register for signal `\ROTATOR64.\dwi' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
  created $dff cell `$procdff$1379' with positive edge clock.
Creating register for signal `\ROTATOR64.\RDY' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1215$155'.
  created $dff cell `$procdff$1380' with positive edge clock.
Creating register for signal `\ROTATOR64.\addrw' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1215$155'.
  created $dff cell `$procdff$1381' with positive edge clock.
Creating register for signal `\ROTATOR64.\sd1' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1215$155'.
  created $dff cell `$procdff$1382' with positive edge clock.
Creating register for signal `\ROTATOR64.\sd2' using process `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1215$155'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s6r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$433'.
  created $dff cell `$procdff$1384' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s6i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$433'.
  created $dff cell `$procdff$1385' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s5r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
  created $dff cell `$procdff$1386' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s5d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
  created $dff cell `$procdff$1387' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s5d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
  created $dff cell `$procdff$1388' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\q1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
  created $dff cell `$procdff$1389' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s5i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s5d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
  created $dff cell `$procdff$1391' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s5d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
  created $dff cell `$procdff$1392' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\q1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
  created $dff cell `$procdff$1393' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\sjr' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$419'.
  created $dff cell `$procdff$1394' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\sji' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$419'.
  created $dff cell `$procdff$1395' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\m6r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$419'.
  created $dff cell `$procdff$1396' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\m6i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$419'.
  created $dff cell `$procdff$1397' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s4r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$406'.
  created $dff cell `$procdff$1398' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s4i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$406'.
  created $dff cell `$procdff$1399' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
  created $dff cell `$procdff$1400' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s3d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
  created $dff cell `$procdff$1401' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s3d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
  created $dff cell `$procdff$1402' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s3d3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
  created $dff cell `$procdff$1403' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s3d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
  created $dff cell `$procdff$1405' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s3d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
  created $dff cell `$procdff$1406' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s3d3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
  created $dff cell `$procdff$1407' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1408' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1409' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s1d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1410' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s1d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s1d3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1412' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s2d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s2d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s2d3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1415' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s1d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s1d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s1d3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s2d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s2d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\s2d3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\dr' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\d3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\d4r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\di' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\d3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\d4i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\RDY' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$361'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\ct' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$361'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010000.\ctd' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$361'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010000.\RDY' using process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$339'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010000.\OVF' using process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$339'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010000.\dir' using process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$338'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010000.\dii' using process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$338'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s6r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$319'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s6i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$319'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s5r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s5d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s5d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\q1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s5i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s5d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s5d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\q1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\sjr' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$305'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\sji' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$305'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\m6r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$305'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\m6i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$305'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s4r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$292'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s4i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$292'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s3d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s3d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s3d3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s3d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s3d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s3d3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s1d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s1d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s1d3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s2d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s2d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s2d3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s1d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s1d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s1d3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s2d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s2d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\s2d3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\dr' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\d1r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\d2r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\d3r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\d4r' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\di' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1486' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\d1i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1487' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\d2i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\d3i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1489' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\d4i' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
  created $dff cell `$procdff$1490' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\RDY' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$247'.
  created $dff cell `$procdff$1491' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\ct' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$247'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `$paramod\FFT8\nb=s32'00000000000000000000000000010010.\ctd' using process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$247'.
  created $dff cell `$procdff$1493' with positive edge clock.
Creating register for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010010.\RDY' using process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$225'.
  created $dff cell `$procdff$1494' with positive edge clock.
Creating register for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010010.\OVF' using process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$225'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010010.\dir' using process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$224'.
  created $dff cell `$procdff$1496' with positive edge clock.
Creating register for signal `$paramod\CNORM\nb=s32'00000000000000000000000000010010.\dii' using process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$224'.
  created $dff cell `$procdff$1497' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB19.\RDY' using process `\BUFRAM64C1_NB19.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:301$11'.
  created $dff cell `$procdff$1498' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB19.\addr' using process `\BUFRAM64C1_NB19.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:301$11'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB19.\ct2' using process `\BUFRAM64C1_NB19.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:301$11'.
  created $dff cell `$procdff$1500' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB18.\RDY' using process `\BUFRAM64C1_NB18.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:229$6'.
  created $dff cell `$procdff$1501' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB18.\addr' using process `\BUFRAM64C1_NB18.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:229$6'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB18.\ct2' using process `\BUFRAM64C1_NB18.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:229$6'.
  created $dff cell `$procdff$1503' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB16.\RDY' using process `\BUFRAM64C1_NB16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:157$1'.
  created $dff cell `$procdff$1504' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB16.\addr' using process `\BUFRAM64C1_NB16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:157$1'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\BUFRAM64C1_NB16.\ct2' using process `\BUFRAM64C1_NB16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:157$1'.
  created $dff cell `$procdff$1506' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\MPU707\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:912$211'.
Removing empty process `$paramod\MPU707\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:912$211'.
Found and cleaned up 2 empty switches in `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$200'.
Removing empty process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$200'.
Found and cleaned up 1 empty switch in `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$198'.
Removing empty process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$198'.
Found and cleaned up 2 empty switches in `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$186'.
Removing empty process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$186'.
Found and cleaned up 1 empty switch in `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$184'.
Removing empty process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$184'.
Found and cleaned up 2 empty switches in `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$172'.
Removing empty process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1037$172'.
Found and cleaned up 1 empty switch in `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$170'.
Removing empty process `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1022$170'.
Found and cleaned up 1 empty switch in `\WROM64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1844$168'.
Removing empty process `WROM64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1844$168'.
Found and cleaned up 3 empty switches in `\USFFT64_2B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1448$165'.
Removing empty process `USFFT64_2B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1448$165'.
Found and cleaned up 1 empty switch in `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
Removing empty process `ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1254$162'.
Found and cleaned up 3 empty switches in `\ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1215$155'.
Removing empty process `ROTATOR64.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1215$155'.
Found and cleaned up 2 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$433'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$433'.
Found and cleaned up 2 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$424'.
Found and cleaned up 3 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$419'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$419'.
Found and cleaned up 3 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$406'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$406'.
Found and cleaned up 5 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$389'.
Found and cleaned up 5 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$367'.
Found and cleaned up 1 empty switch in `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$366'.
Found and cleaned up 5 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$361'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$361'.
Found and cleaned up 3 empty switches in `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$339'.
Removing empty process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$339'.
Found and cleaned up 1 empty switch in `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$338'.
Removing empty process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$338'.
Found and cleaned up 1 empty switch in `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$337'.
Removing empty process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$337'.
Found and cleaned up 1 empty switch in `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$336'.
Removing empty process `$paramod\CNORM\nb=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$336'.
Found and cleaned up 2 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$319'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:799$319'.
Found and cleaned up 2 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:777$310'.
Found and cleaned up 3 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$305'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:758$305'.
Found and cleaned up 3 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$292'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:734$292'.
Found and cleaned up 5 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:707$275'.
Found and cleaned up 5 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:675$253'.
Found and cleaned up 1 empty switch in `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:657$252'.
Found and cleaned up 5 empty switches in `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$247'.
Removing empty process `$paramod\FFT8\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:633$247'.
Found and cleaned up 3 empty switches in `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$225'.
Removing empty process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:478$225'.
Found and cleaned up 1 empty switch in `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$224'.
Removing empty process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:470$224'.
Found and cleaned up 1 empty switch in `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$223'.
Removing empty process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:449$223'.
Found and cleaned up 1 empty switch in `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$222'.
Removing empty process `$paramod\CNORM\nb=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:429$222'.
Found and cleaned up 5 empty switches in `\BUFRAM64C1_NB19.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:301$11'.
Removing empty process `BUFRAM64C1_NB19.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:301$11'.
Found and cleaned up 5 empty switches in `\BUFRAM64C1_NB18.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:229$6'.
Removing empty process `BUFRAM64C1_NB18.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:229$6'.
Found and cleaned up 5 empty switches in `\BUFRAM64C1_NB16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:157$1'.
Removing empty process `BUFRAM64C1_NB16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:157$1'.
Cleaned up 97 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
<suppressed ~6 debug messages>
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
Optimizing module WROM64.
<suppressed ~1 debug messages>
Optimizing module USFFT64_2B.
<suppressed ~1 debug messages>
Optimizing module ROTATOR64.
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
<suppressed ~8 debug messages>
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
<suppressed ~10 debug messages>
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
<suppressed ~8 debug messages>
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
<suppressed ~10 debug messages>
Optimizing module BUFRAM64C1_NB19.
Optimizing module BUFRAM64C1_NB18.
Optimizing module BUFRAM64C1_NB16.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
Optimizing module WROM64.
Optimizing module USFFT64_2B.
Optimizing module ROTATOR64.
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Optimizing module BUFRAM64C1_NB19.
Optimizing module BUFRAM64C1_NB18.
Optimizing module BUFRAM64C1_NB16.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `\WROM64'.
Finding identical cells in module `\USFFT64_2B'.
Finding identical cells in module `\ROTATOR64'.
Finding identical cells in module `$paramod\FFT8\nb=s32'00000000000000000000000000010000'.
<suppressed ~174 debug messages>
Finding identical cells in module `$paramod\CNORM\nb=s32'00000000000000000000000000010000'.
<suppressed ~126 debug messages>
Finding identical cells in module `$paramod\FFT8\nb=s32'00000000000000000000000000010010'.
<suppressed ~174 debug messages>
Finding identical cells in module `$paramod\CNORM\nb=s32'00000000000000000000000000010010'.
<suppressed ~126 debug messages>
Finding identical cells in module `\BUFRAM64C1_NB19'.
Finding identical cells in module `\BUFRAM64C1_NB18'.
Finding identical cells in module `\BUFRAM64C1_NB16'.
Removed a total of 200 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\MPU707\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$474.
    dead port 2/2 on $mux $procmux$468.
    dead port 2/2 on $mux $procmux$462.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$508.
    dead port 2/2 on $mux $procmux$502.
    dead port 2/2 on $mux $procmux$496.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$542.
    dead port 2/2 on $mux $procmux$536.
    dead port 2/2 on $mux $procmux$530.
Running muxtree optimizer on module \WROM64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \USFFT64_2B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ROTATOR64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FFT8\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\CNORM\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$948.
    dead port 2/5 on $pmux $procmux$948.
    dead port 3/5 on $pmux $procmux$948.
    dead port 4/5 on $pmux $procmux$948.
    dead port 5/5 on $pmux $procmux$948.
    dead port 1/5 on $pmux $procmux$968.
    dead port 2/5 on $pmux $procmux$968.
    dead port 3/5 on $pmux $procmux$968.
    dead port 4/5 on $pmux $procmux$968.
    dead port 5/5 on $pmux $procmux$968.
Running muxtree optimizer on module $paramod\FFT8\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\CNORM\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$1236.
    dead port 2/5 on $pmux $procmux$1236.
    dead port 3/5 on $pmux $procmux$1236.
    dead port 4/5 on $pmux $procmux$1236.
    dead port 5/5 on $pmux $procmux$1236.
    dead port 1/5 on $pmux $procmux$1256.
    dead port 2/5 on $pmux $procmux$1256.
    dead port 3/5 on $pmux $procmux$1256.
    dead port 4/5 on $pmux $procmux$1256.
    dead port 5/5 on $pmux $procmux$1256.
Running muxtree optimizer on module \BUFRAM64C1_NB19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BUFRAM64C1_NB18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BUFRAM64C1_NB16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 29 multiplexer ports.
<suppressed ~160 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
    Consolidated identical input bits for $mux cell $procmux$460:
      Old ports: A=38'00000000000000000000000000000000000000, B=38'11111111111111111111111111111111111111, Y=$procmux$460_Y
      New ports: A=1'0, B=1'1, Y=$procmux$460_Y [0]
      New connections: $procmux$460_Y [37:1] = { $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] }
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
    Consolidated identical input bits for $mux cell $procmux$477:
      Old ports: A=38'00000000000000000000000000000000000000, B=$procmux$460_Y, Y=$procmux$477_Y
      New ports: A=1'0, B=$procmux$460_Y [0], Y=$procmux$477_Y [0]
      New connections: $procmux$477_Y [37:1] = { $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] $procmux$477_Y [0] }
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
    Consolidated identical input bits for $mux cell $procmux$494:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$procmux$494_Y
      New ports: A=1'0, B=1'1, Y=$procmux$494_Y [0]
      New connections: $procmux$494_Y [35:1] = { $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] $procmux$494_Y [0] }
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
    Consolidated identical input bits for $mux cell $procmux$511:
      Old ports: A=36'000000000000000000000000000000000000, B=$procmux$494_Y, Y=$procmux$511_Y
      New ports: A=1'0, B=$procmux$494_Y [0], Y=$procmux$511_Y [0]
      New connections: $procmux$511_Y [35:1] = { $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] $procmux$511_Y [0] }
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
    Consolidated identical input bits for $mux cell $procmux$528:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$528_Y
      New ports: A=1'0, B=1'1, Y=$procmux$528_Y [0]
      New connections: $procmux$528_Y [31:1] = { $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] $procmux$528_Y [0] }
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
    Consolidated identical input bits for $mux cell $procmux$545:
      Old ports: A=0, B=$procmux$528_Y, Y=$procmux$545_Y
      New ports: A=1'0, B=$procmux$528_Y [0], Y=$procmux$545_Y [0]
      New connections: $procmux$545_Y [31:1] = { $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] }
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module \WROM64.
    New ctrl vector for $pmux cell $procmux$561: { $procmux$615_CMP $auto$opt_reduce.cc:134:opt_mux$1549 $auto$opt_reduce.cc:134:opt_mux$1547 $procmux$597_CMP $auto$opt_reduce.cc:134:opt_mux$1545 $auto$opt_reduce.cc:134:opt_mux$1543 $procmux$588_CMP $auto$opt_reduce.cc:134:opt_mux$1541 $auto$opt_reduce.cc:134:opt_mux$1539 $auto$opt_reduce.cc:134:opt_mux$1537 $auto$opt_reduce.cc:134:opt_mux$1535 $procmux$579_CMP $auto$opt_reduce.cc:134:opt_mux$1533 $auto$opt_reduce.cc:134:opt_mux$1531 $auto$opt_reduce.cc:134:opt_mux$1529 $auto$opt_reduce.cc:134:opt_mux$1527 $auto$opt_reduce.cc:134:opt_mux$1525 $procmux$570_CMP $auto$opt_reduce.cc:134:opt_mux$1523 $auto$opt_reduce.cc:134:opt_mux$1521 $auto$opt_reduce.cc:134:opt_mux$1519 $auto$opt_reduce.cc:134:opt_mux$1517 $auto$opt_reduce.cc:134:opt_mux$1515 $auto$opt_reduce.cc:134:opt_mux$1513 $auto$opt_reduce.cc:134:opt_mux$1511 }
  Optimizing cells in module \WROM64.
  Optimizing cells in module \USFFT64_2B.
  Optimizing cells in module \ROTATOR64.
  Optimizing cells in module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
    New ctrl vector for $pmux cell $procmux$738: $auto$opt_reduce.cc:134:opt_mux$1551
    New ctrl vector for $pmux cell $procmux$717: $auto$opt_reduce.cc:134:opt_mux$1553
  Optimizing cells in module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
    New ctrl vector for $pmux cell $procmux$938: { $procmux$972_CMP $procmux$971_CMP $auto$opt_reduce.cc:134:opt_mux$1555 }
    New ctrl vector for $pmux cell $procmux$958: { $procmux$972_CMP $procmux$971_CMP $auto$opt_reduce.cc:134:opt_mux$1557 }
  Optimizing cells in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
    New ctrl vector for $pmux cell $procmux$1026: $auto$opt_reduce.cc:134:opt_mux$1559
    New ctrl vector for $pmux cell $procmux$1005: $auto$opt_reduce.cc:134:opt_mux$1561
  Optimizing cells in module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
    New ctrl vector for $pmux cell $procmux$1226: { $procmux$1260_CMP $procmux$1259_CMP $auto$opt_reduce.cc:134:opt_mux$1563 }
    New ctrl vector for $pmux cell $procmux$1246: { $procmux$1260_CMP $procmux$1259_CMP $auto$opt_reduce.cc:134:opt_mux$1565 }
  Optimizing cells in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module \BUFRAM64C1_NB19.
  Optimizing cells in module \BUFRAM64C1_NB18.
  Optimizing cells in module \BUFRAM64C1_NB16.
Performed a total of 15 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `\WROM64'.
Finding identical cells in module `\USFFT64_2B'.
Finding identical cells in module `\ROTATOR64'.
Finding identical cells in module `$paramod\FFT8\nb=s32'00000000000000000000000000010000'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\CNORM\nb=s32'00000000000000000000000000010000'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\FFT8\nb=s32'00000000000000000000000000010010'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\CNORM\nb=s32'00000000000000000000000000010010'.
<suppressed ~3 debug messages>
Finding identical cells in module `\BUFRAM64C1_NB19'.
Finding identical cells in module `\BUFRAM64C1_NB18'.
Finding identical cells in module `\BUFRAM64C1_NB16'.
Removed a total of 4 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1350 ($dff) from module $paramod\MPU707\nb=s32'00000000000000000000000000010000 (D = { 1'0 \DI }, Q = \dt).
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$1566 ($dffe) from module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
Adding EN signal on $procdff$1349 ($dff) from module $paramod\MPU707\nb=s32'00000000000000000000000000010000 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:915$213_Y, Q = \dx5).
Adding EN signal on $procdff$1348 ($dff) from module $paramod\MPU707\nb=s32'00000000000000000000000000010000 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:922$218_Y [21:4], Q = \DO).
Adding EN signal on $procdff$1355 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011 (D = \ODD, Q = \oddd).
Adding EN signal on $procdff$1356 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011 (D = \oddd, Q = \odd2).
Adding EN signal on $procdff$1351 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011 (D = { \ODD \ADDRR }, Q = \read_addra).
Adding EN signal on $procdff$1361 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010 (D = \ODD, Q = \oddd).
Adding EN signal on $procdff$1362 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010 (D = \oddd, Q = \odd2).
Adding EN signal on $procdff$1357 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010 (D = { \ODD \ADDRR }, Q = \read_addra).
Adding EN signal on $procdff$1367 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000 (D = \ODD, Q = \oddd).
Adding EN signal on $procdff$1368 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000 (D = \oddd, Q = \odd2).
Adding EN signal on $procdff$1363 ($dff) from module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000 (D = { \ODD \ADDRR }, Q = \read_addra).
Adding SRST signal on $procdff$1369 ($dff) from module USFFT64_2B (D = $procmux$625_Y, Q = \addri, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$1579 ($sdff) from module USFFT64_2B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1454$167_Y [5:0], Q = \addri).
Adding EN signal on $procdff$1370 ($dff) from module ROTATOR64 (D = $mul$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1250$159_Y [32:14], Q = \dir).
Adding EN signal on $procdff$1371 ($dff) from module ROTATOR64 (D = $mul$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1252$161_Y [32:14], Q = \dii).
Adding EN signal on $procdff$1372 ($dff) from module ROTATOR64 (D = \DR, Q = \drd).
Adding EN signal on $procdff$1373 ($dff) from module ROTATOR64 (D = \DI, Q = \did).
Adding EN signal on $procdff$1374 ($dff) from module ROTATOR64 (D = \wr, Q = \wrd).
Adding EN signal on $procdff$1375 ($dff) from module ROTATOR64 (D = \wi, Q = \wid).
Adding EN signal on $procdff$1376 ($dff) from module ROTATOR64 (D = $mul$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1249$158_Y [32:14], Q = \drr).
Adding EN signal on $procdff$1377 ($dff) from module ROTATOR64 (D = $mul$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1251$160_Y [32:14], Q = \dri).
Adding EN signal on $procdff$1378 ($dff) from module ROTATOR64 (D = $sub$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1265$163_Y, Q = \dwr).
Adding EN signal on $procdff$1379 ($dff) from module ROTATOR64 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1266$164_Y, Q = \dwi).
Adding EN signal on $procdff$1380 ($dff) from module ROTATOR64 (D = \sd2, Q = \RDY).
Adding SRST signal on $procdff$1381 ($dff) from module ROTATOR64 (D = $procmux$669_Y, Q = \addrw, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$1600 ($sdff) from module ROTATOR64 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:1228$157_Y [5:0], Q = \addrw).
Adding SRST signal on $procdff$1382 ($dff) from module ROTATOR64 (D = $procmux$664_Y, Q = \sd1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1604 ($sdff) from module ROTATOR64 (D = $procmux$664_Y, Q = \sd1).
Adding SRST signal on $procdff$1383 ($dff) from module ROTATOR64 (D = $procmux$653_Y, Q = \sd2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1608 ($sdff) from module ROTATOR64 (D = \sd1, Q = \sd2).
Adding EN signal on $procdff$1384 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$696_Y, Q = \s6r).
Adding EN signal on $procdff$1385 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$685_Y, Q = \s6i).
Adding EN signal on $procdff$1386 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$743_Y, Q = \s5r).
Adding EN signal on $procdff$1387 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s5r, Q = \s5d1r).
Adding EN signal on $procdff$1388 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s5d1r, Q = \s5d2r).
Adding EN signal on $procdff$1389 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:780$425_Y, Q = \q1r).
Adding EN signal on $procdff$1390 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$722_Y, Q = \s5i).
Adding EN signal on $procdff$1391 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s5i, Q = \s5d1i).
Adding EN signal on $procdff$1392 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s5d1i, Q = \s5d2i).
Adding EN signal on $procdff$1393 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:781$426_Y, Q = \q1i).
Adding EN signal on $procdff$1394 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$763_Y, Q = \sjr).
Adding EN signal on $procdff$1395 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$757_Y, Q = \sji).
Adding EN signal on $procdff$1396 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \sjr, Q = \m6r).
Adding EN signal on $procdff$1397 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \sji, Q = \m6i).
Adding EN signal on $procdff$1398 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$779_Y, Q = \s4r).
Adding EN signal on $procdff$1399 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$772_Y, Q = \s4i).
Adding EN signal on $procdff$1400 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$814_Y, Q = \s3r).
Adding EN signal on $procdff$1401 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s3r, Q = \s3d1r).
Adding EN signal on $procdff$1402 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s3d1r, Q = \s3d2r).
Adding EN signal on $procdff$1403 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s3d2r, Q = \s3d3r).
Adding EN signal on $procdff$1404 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$795_Y, Q = \s3i).
Adding EN signal on $procdff$1405 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s3i, Q = \s3d1i).
Adding EN signal on $procdff$1406 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s3d1i, Q = \s3d2i).
Adding EN signal on $procdff$1407 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s3d2i, Q = \s3d3i).
Adding EN signal on $procdff$1408 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:677$376_Y, Q = \s1r).
Adding EN signal on $procdff$1409 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $sub$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:679$378_Y, Q = \s2r).
Adding EN signal on $procdff$1410 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s1r, Q = \s1d1r).
Adding EN signal on $procdff$1411 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s1d1r, Q = \s1d2r).
Adding EN signal on $procdff$1412 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s1d2r, Q = \s1d3r).
Adding EN signal on $procdff$1413 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s2r, Q = \s2d1r).
Adding EN signal on $procdff$1414 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s2d1r, Q = \s2d2r).
Adding EN signal on $procdff$1415 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s2d2r, Q = \s2d3r).
Adding EN signal on $procdff$1416 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:678$377_Y, Q = \s1i).
Adding EN signal on $procdff$1417 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $sub$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:680$379_Y, Q = \s2i).
Adding EN signal on $procdff$1418 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s1i, Q = \s1d1i).
Adding EN signal on $procdff$1419 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s1d1i, Q = \s1d2i).
Adding EN signal on $procdff$1420 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s1d2i, Q = \s1d3i).
Adding EN signal on $procdff$1421 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s2i, Q = \s2d1i).
Adding EN signal on $procdff$1422 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s2d1i, Q = \s2d2i).
Adding EN signal on $procdff$1423 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \s2d2i, Q = \s2d3i).
Adding EN signal on $procdff$1424 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \DIR, Q = \dr).
Adding EN signal on $procdff$1425 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \dr, Q = \d1r).
Adding EN signal on $procdff$1426 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \d1r, Q = \d2r).
Adding EN signal on $procdff$1427 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \d2r, Q = \d3r).
Adding EN signal on $procdff$1428 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \d3r, Q = \d4r).
Adding EN signal on $procdff$1429 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \DII, Q = \di).
Adding EN signal on $procdff$1430 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \di, Q = \d1i).
Adding EN signal on $procdff$1431 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \d1i, Q = \d2i).
Adding EN signal on $procdff$1432 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \d2i, Q = \d3i).
Adding EN signal on $procdff$1433 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = \d3i, Q = \d4i).
Adding SRST signal on $procdff$1434 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$910_Y, Q = \RDY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1738 ($sdff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$908_Y, Q = \RDY).
Adding SRST signal on $procdff$1435 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$899_Y, Q = \ct, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$1742 ($sdff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:644$362_Y [2:0], Q = \ct).
Adding SRST signal on $procdff$1436 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$894_Y, Q = \ctd, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$1746 ($sdff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010000 (D = $procmux$894_Y, Q = \ctd).
Adding EN signal on $procdff$1438 ($dff) from module $paramod\CNORM\nb=s32'00000000000000000000000000010000 (D = $procmux$923_Y, Q = \OVF).
Adding SRST signal on $auto$ff.cc:262:slice$1754 ($dffe) from module $paramod\CNORM\nb=s32'00000000000000000000000000010000 (D = $procmux$918_Y, Q = \OVF, rval = 1'0).
Adding EN signal on $procdff$1440 ($dff) from module $paramod\CNORM\nb=s32'00000000000000000000000000010000 (D = { 1'0 $procmux$943_Y $procmux$933_Y $procmux$938_Y }, Q = \dii).
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$1760 ($dffe) from module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Adding EN signal on $procdff$1439 ($dff) from module $paramod\CNORM\nb=s32'00000000000000000000000000010000 (D = { 1'0 $procmux$963_Y $procmux$953_Y $procmux$958_Y }, Q = \dir).
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$1762 ($dffe) from module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Adding EN signal on $procdff$1437 ($dff) from module $paramod\CNORM\nb=s32'00000000000000000000000000010000 (D = \START, Q = \RDY).
Adding EN signal on $procdff$1441 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$984_Y, Q = \s6r).
Adding EN signal on $procdff$1442 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$973_Y, Q = \s6i).
Adding EN signal on $procdff$1443 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1031_Y, Q = \s5r).
Adding EN signal on $procdff$1444 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s5r, Q = \s5d1r).
Adding EN signal on $procdff$1445 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s5d1r, Q = \s5d2r).
Adding EN signal on $procdff$1446 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:780$311_Y, Q = \q1r).
Adding EN signal on $procdff$1447 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1010_Y, Q = \s5i).
Adding EN signal on $procdff$1448 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s5i, Q = \s5d1i).
Adding EN signal on $procdff$1449 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s5d1i, Q = \s5d2i).
Adding EN signal on $procdff$1450 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:781$312_Y, Q = \q1i).
Adding EN signal on $procdff$1451 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1051_Y, Q = \sjr).
Adding EN signal on $procdff$1452 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1045_Y, Q = \sji).
Adding EN signal on $procdff$1453 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \sjr, Q = \m6r).
Adding EN signal on $procdff$1454 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \sji, Q = \m6i).
Adding EN signal on $procdff$1455 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1067_Y, Q = \s4r).
Adding EN signal on $procdff$1456 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1060_Y, Q = \s4i).
Adding EN signal on $procdff$1457 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1102_Y, Q = \s3r).
Adding EN signal on $procdff$1458 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s3r, Q = \s3d1r).
Adding EN signal on $procdff$1459 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s3d1r, Q = \s3d2r).
Adding EN signal on $procdff$1460 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s3d2r, Q = \s3d3r).
Adding EN signal on $procdff$1461 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1083_Y, Q = \s3i).
Adding EN signal on $procdff$1462 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s3i, Q = \s3d1i).
Adding EN signal on $procdff$1463 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s3d1i, Q = \s3d2i).
Adding EN signal on $procdff$1464 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s3d2i, Q = \s3d3i).
Adding EN signal on $procdff$1465 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:677$262_Y, Q = \s1r).
Adding EN signal on $procdff$1466 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $sub$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:679$264_Y, Q = \s2r).
Adding EN signal on $procdff$1467 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s1r, Q = \s1d1r).
Adding EN signal on $procdff$1468 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s1d1r, Q = \s1d2r).
Adding EN signal on $procdff$1469 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s1d2r, Q = \s1d3r).
Adding EN signal on $procdff$1470 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s2r, Q = \s2d1r).
Adding EN signal on $procdff$1471 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s2d1r, Q = \s2d2r).
Adding EN signal on $procdff$1472 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s2d2r, Q = \s2d3r).
Adding EN signal on $procdff$1473 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:678$263_Y, Q = \s1i).
Adding EN signal on $procdff$1474 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $sub$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:680$265_Y, Q = \s2i).
Adding EN signal on $procdff$1475 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s1i, Q = \s1d1i).
Adding EN signal on $procdff$1476 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s1d1i, Q = \s1d2i).
Adding EN signal on $procdff$1477 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s1d2i, Q = \s1d3i).
Adding EN signal on $procdff$1478 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s2i, Q = \s2d1i).
Adding EN signal on $procdff$1479 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s2d1i, Q = \s2d2i).
Adding EN signal on $procdff$1480 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \s2d2i, Q = \s2d3i).
Adding EN signal on $procdff$1481 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \DIR, Q = \dr).
Adding EN signal on $procdff$1482 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \dr, Q = \d1r).
Adding EN signal on $procdff$1483 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \d1r, Q = \d2r).
Adding EN signal on $procdff$1484 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \d2r, Q = \d3r).
Adding EN signal on $procdff$1485 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \d3r, Q = \d4r).
Adding EN signal on $procdff$1486 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \DII, Q = \di).
Adding EN signal on $procdff$1487 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \di, Q = \d1i).
Adding EN signal on $procdff$1488 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \d1i, Q = \d2i).
Adding EN signal on $procdff$1489 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \d2i, Q = \d3i).
Adding EN signal on $procdff$1490 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = \d3i, Q = \d4i).
Adding SRST signal on $procdff$1491 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1198_Y, Q = \RDY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1891 ($sdff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1196_Y, Q = \RDY).
Adding SRST signal on $procdff$1492 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1187_Y, Q = \ct, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$1895 ($sdff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:644$248_Y [2:0], Q = \ct).
Adding SRST signal on $procdff$1493 ($dff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1182_Y, Q = \ctd, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$1899 ($sdff) from module $paramod\FFT8\nb=s32'00000000000000000000000000010010 (D = $procmux$1182_Y, Q = \ctd).
Adding EN signal on $procdff$1495 ($dff) from module $paramod\CNORM\nb=s32'00000000000000000000000000010010 (D = $procmux$1211_Y, Q = \OVF).
Adding SRST signal on $auto$ff.cc:262:slice$1907 ($dffe) from module $paramod\CNORM\nb=s32'00000000000000000000000000010010 (D = $procmux$1206_Y, Q = \OVF, rval = 1'0).
Adding EN signal on $procdff$1497 ($dff) from module $paramod\CNORM\nb=s32'00000000000000000000000000010010 (D = { 1'0 $procmux$1231_Y $procmux$1221_Y $procmux$1226_Y }, Q = \dii).
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$1913 ($dffe) from module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Adding EN signal on $procdff$1496 ($dff) from module $paramod\CNORM\nb=s32'00000000000000000000000000010010 (D = { 1'0 $procmux$1251_Y $procmux$1241_Y $procmux$1246_Y }, Q = \dir).
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$1915 ($dffe) from module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Adding EN signal on $procdff$1494 ($dff) from module $paramod\CNORM\nb=s32'00000000000000000000000000010010 (D = \START, Q = \RDY).
Adding SRST signal on $procdff$1498 ($dff) from module BUFRAM64C1_NB19 (D = $procmux$1282_Y, Q = \RDY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1918 ($sdff) from module BUFRAM64C1_NB19 (D = $procmux$1280_Y, Q = \RDY).
Adding SRST signal on $procdff$1499 ($dff) from module BUFRAM64C1_NB19 (D = $procmux$1271_Y, Q = \addr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1922 ($sdff) from module BUFRAM64C1_NB19 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:312$12_Y [6:0], Q = \addr).
Adding SRST signal on $procdff$1500 ($dff) from module BUFRAM64C1_NB19 (D = { $procmux$1266_Y [6] $procmux$1266_Y [0] }, Q = { \ct2 [6] \ct2 [0] }, rval = 2'11).
Adding SRST signal on $procdff$1500 ($dff) from module BUFRAM64C1_NB19 (D = { $procmux$1263_Y [7] $procmux$1263_Y [5:1] }, Q = { \ct2 [7] \ct2 [5:1] }, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$1927 ($sdff) from module BUFRAM64C1_NB19 (D = { $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:314$14_Y [7] $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:314$14_Y [5:1] }, Q = { \ct2 [7] \ct2 [5:1] }).
Adding EN signal on $auto$ff.cc:262:slice$1926 ($sdff) from module BUFRAM64C1_NB19 (D = { $procmux$1266_Y [6] $procmux$1266_Y [0] }, Q = { \ct2 [6] \ct2 [0] }).
Adding SRST signal on $procdff$1501 ($dff) from module BUFRAM64C1_NB18 (D = $procmux$1311_Y, Q = \RDY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1940 ($sdff) from module BUFRAM64C1_NB18 (D = $procmux$1309_Y, Q = \RDY).
Adding SRST signal on $procdff$1502 ($dff) from module BUFRAM64C1_NB18 (D = $procmux$1300_Y, Q = \addr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1944 ($sdff) from module BUFRAM64C1_NB18 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:240$7_Y [6:0], Q = \addr).
Adding SRST signal on $procdff$1503 ($dff) from module BUFRAM64C1_NB18 (D = { $procmux$1295_Y [6] $procmux$1295_Y [0] }, Q = { \ct2 [6] \ct2 [0] }, rval = 2'11).
Adding SRST signal on $procdff$1503 ($dff) from module BUFRAM64C1_NB18 (D = { $procmux$1292_Y [7] $procmux$1292_Y [5:1] }, Q = { \ct2 [7] \ct2 [5:1] }, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$1949 ($sdff) from module BUFRAM64C1_NB18 (D = { $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:242$9_Y [7] $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:242$9_Y [5:1] }, Q = { \ct2 [7] \ct2 [5:1] }).
Adding EN signal on $auto$ff.cc:262:slice$1948 ($sdff) from module BUFRAM64C1_NB18 (D = { $procmux$1295_Y [6] $procmux$1295_Y [0] }, Q = { \ct2 [6] \ct2 [0] }).
Adding SRST signal on $procdff$1504 ($dff) from module BUFRAM64C1_NB16 (D = $procmux$1340_Y, Q = \RDY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1962 ($sdff) from module BUFRAM64C1_NB16 (D = $procmux$1338_Y, Q = \RDY).
Adding SRST signal on $procdff$1505 ($dff) from module BUFRAM64C1_NB16 (D = $procmux$1329_Y, Q = \addr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1966 ($sdff) from module BUFRAM64C1_NB16 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:168$2_Y [6:0], Q = \addr).
Adding SRST signal on $procdff$1506 ($dff) from module BUFRAM64C1_NB16 (D = { $procmux$1324_Y [6] $procmux$1324_Y [0] }, Q = { \ct2 [6] \ct2 [0] }, rval = 2'11).
Adding SRST signal on $procdff$1506 ($dff) from module BUFRAM64C1_NB16 (D = { $procmux$1321_Y [7] $procmux$1321_Y [5:1] }, Q = { \ct2 [7] \ct2 [5:1] }, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$1971 ($sdff) from module BUFRAM64C1_NB16 (D = { $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:170$4_Y [7] $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/summary/pipelined_fft_64.v:170$4_Y [5:1] }, Q = { \ct2 [7] \ct2 [5:1] }).
Adding EN signal on $auto$ff.cc:262:slice$1970 ($sdff) from module BUFRAM64C1_NB16 (D = { $procmux$1324_Y [6] $procmux$1324_Y [0] }, Q = { \ct2 [6] \ct2 [0] }).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\MPU707\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module \WROM64..
Finding unused cells or wires in module \USFFT64_2B..
Finding unused cells or wires in module \ROTATOR64..
Finding unused cells or wires in module $paramod\FFT8\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\CNORM\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\FFT8\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module $paramod\CNORM\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module \BUFRAM64C1_NB19..
Finding unused cells or wires in module \BUFRAM64C1_NB18..
Finding unused cells or wires in module \BUFRAM64C1_NB16..
Removed 239 unused cells and 950 unused wires.
<suppressed ~259 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
<suppressed ~1 debug messages>
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
<suppressed ~1 debug messages>
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
<suppressed ~9 debug messages>
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
<suppressed ~9 debug messages>
Optimizing module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
Optimizing module BUFRAM64C1_NB16.
<suppressed ~1 debug messages>
Optimizing module BUFRAM64C1_NB18.
<suppressed ~1 debug messages>
Optimizing module BUFRAM64C1_NB19.
<suppressed ~1 debug messages>
Optimizing module ROTATOR64.
<suppressed ~1 debug messages>
Optimizing module USFFT64_2B.
Optimizing module WROM64.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\CNORM\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\CNORM\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FFT8\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FFT8\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\MPU707\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BUFRAM64C1_NB16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BUFRAM64C1_NB18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BUFRAM64C1_NB19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ROTATOR64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \USFFT64_2B..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \WROM64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
  Optimizing cells in module \BUFRAM64C1_NB16.
  Optimizing cells in module \BUFRAM64C1_NB18.
  Optimizing cells in module \BUFRAM64C1_NB19.
  Optimizing cells in module \ROTATOR64.
  Optimizing cells in module \USFFT64_2B.
  Optimizing cells in module \WROM64.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\CNORM\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\CNORM\nb=s32'00000000000000000000000000010010'.
Finding identical cells in module `$paramod\FFT8\nb=s32'00000000000000000000000000010000'.
<suppressed ~66 debug messages>
Finding identical cells in module `$paramod\FFT8\nb=s32'00000000000000000000000000010010'.
<suppressed ~66 debug messages>
Finding identical cells in module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011'.
Finding identical cells in module `\BUFRAM64C1_NB16'.
<suppressed ~6 debug messages>
Finding identical cells in module `\BUFRAM64C1_NB18'.
<suppressed ~6 debug messages>
Finding identical cells in module `\BUFRAM64C1_NB19'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ROTATOR64'.
<suppressed ~3 debug messages>
Finding identical cells in module `\USFFT64_2B'.
Finding identical cells in module `\WROM64'.
Removed a total of 51 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\CNORM\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\CNORM\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module $paramod\FFT8\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\FFT8\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module $paramod\MPU707\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011..
Finding unused cells or wires in module \BUFRAM64C1_NB16..
Finding unused cells or wires in module \BUFRAM64C1_NB18..
Finding unused cells or wires in module \BUFRAM64C1_NB19..
Finding unused cells or wires in module \ROTATOR64..
Finding unused cells or wires in module \USFFT64_2B..
Finding unused cells or wires in module \WROM64..
Removed 0 unused cells and 51 unused wires.
<suppressed ~6 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
Optimizing module BUFRAM64C1_NB16.
Optimizing module BUFRAM64C1_NB18.
Optimizing module BUFRAM64C1_NB19.
Optimizing module ROTATOR64.
Optimizing module USFFT64_2B.
Optimizing module WROM64.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\CNORM\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\CNORM\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FFT8\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FFT8\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\MPU707\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BUFRAM64C1_NB16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BUFRAM64C1_NB18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BUFRAM64C1_NB19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ROTATOR64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \USFFT64_2B..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \WROM64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
  Optimizing cells in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
  Optimizing cells in module \BUFRAM64C1_NB16.
  Optimizing cells in module \BUFRAM64C1_NB18.
  Optimizing cells in module \BUFRAM64C1_NB19.
  Optimizing cells in module \ROTATOR64.
  Optimizing cells in module \USFFT64_2B.
  Optimizing cells in module \WROM64.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\CNORM\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\CNORM\nb=s32'00000000000000000000000000010010'.
Finding identical cells in module `$paramod\FFT8\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\FFT8\nb=s32'00000000000000000000000000010010'.
Finding identical cells in module `$paramod\MPU707\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010'.
Finding identical cells in module `$paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011'.
Finding identical cells in module `\BUFRAM64C1_NB16'.
Finding identical cells in module `\BUFRAM64C1_NB18'.
Finding identical cells in module `\BUFRAM64C1_NB19'.
Finding identical cells in module `\ROTATOR64'.
Finding identical cells in module `\USFFT64_2B'.
Finding identical cells in module `\WROM64'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\CNORM\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\CNORM\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module $paramod\FFT8\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\FFT8\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module $paramod\MPU707\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010..
Finding unused cells or wires in module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011..
Finding unused cells or wires in module \BUFRAM64C1_NB16..
Finding unused cells or wires in module \BUFRAM64C1_NB18..
Finding unused cells or wires in module \BUFRAM64C1_NB19..
Finding unused cells or wires in module \ROTATOR64..
Finding unused cells or wires in module \USFFT64_2B..
Finding unused cells or wires in module \WROM64..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\CNORM\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\FFT8\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\MPU707\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010.
Optimizing module $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011.
Optimizing module BUFRAM64C1_NB16.
Optimizing module BUFRAM64C1_NB18.
Optimizing module BUFRAM64C1_NB19.
Optimizing module ROTATOR64.
Optimizing module USFFT64_2B.
Optimizing module WROM64.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod\CNORM\nb=s32'00000000000000000000000000010000 ===

   Number of wires:                 30
   Number of wire bits:            173
   Number of public wires:          14
   Number of public wire bits:     157
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $dffe                           3
     $eq                             3
     $logic_not                      1
     $logic_or                       4
     $ne                             4
     $pmux                           7
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                      1
     $sdffce                         1

=== $paramod\CNORM\nb=s32'00000000000000000000000000010010 ===

   Number of wires:                 30
   Number of wire bits:            189
   Number of public wires:          14
   Number of public wire bits:     173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $dffe                           3
     $eq                             3
     $logic_not                      1
     $logic_or                       4
     $ne                             4
     $pmux                           7
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                      1
     $sdffce                         1

=== $paramod\FFT8\nb=s32'00000000000000000000000000010000 ===

   Number of wires:                168
   Number of wire bits:           2189
   Number of public wires:          64
   Number of public wire bits:     995
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add                           22
     $dffe                          50
     $eq                             8
     $logic_and                      2
     $logic_not                      1
     $logic_or                      10
     $mux                            8
     $ne                             2
     $paramod\MPU707\nb=s32'00000000000000000000000000010000      2
     $pmux                           8
     $reduce_and                    14
     $reduce_bool                    5
     $reduce_or                      2
     $sdffe                          3
     $sub                           23

=== $paramod\FFT8\nb=s32'00000000000000000000000000010010 ===

   Number of wires:                168
   Number of wire bits:           2405
   Number of public wires:          64
   Number of public wire bits:    1107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add                           22
     $dffe                          50
     $eq                             8
     $logic_and                      2
     $logic_not                      1
     $logic_or                      10
     $mux                            8
     $ne                             2
     $paramod\MPU707\nb=s32'00000000000000000000000000010000      2
     $pmux                           8
     $reduce_and                    14
     $reduce_bool                    5
     $reduce_or                      2
     $sdffe                          3
     $sub                           23

=== $paramod\MPU707\nb=s32'00000000000000000000000000010000 ===

   Number of wires:                 10
   Number of wire bits:            170
   Number of public wires:           8
   Number of public wire bits:     125
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            4
     $dffe                           3

=== $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000 ===

   Number of wires:                 21
   Number of wire bits:            307
   Number of public wires:          15
   Number of public wire bits:     165
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 10
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            6
     $not                            1

=== $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010 ===

   Number of wires:                 21
   Number of wire bits:            339
   Number of public wires:          15
   Number of public wire bits:     181
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 10
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            6
     $not                            1

=== $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011 ===

   Number of wires:                 21
   Number of wire bits:            355
   Number of public wires:          15
   Number of public wire bits:     189
   Number of memories:               1
   Number of memory bits:         4864
   Number of processes:              0
   Number of cells:                 10
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            6
     $not                            1

=== BUFRAM64C1_NB16 ===

   Number of wires:                 28
   Number of wire bits:            194
   Number of public wires:          15
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                            2
     $eq                             1
     $mux                            4
     $ne                             2
     $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000      1
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          4

=== BUFRAM64C1_NB18 ===

   Number of wires:                 28
   Number of wire bits:            202
   Number of public wires:          15
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                            2
     $eq                             1
     $mux                            4
     $ne                             2
     $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010      1
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          4

=== BUFRAM64C1_NB19 ===

   Number of wires:                 28
   Number of wire bits:            206
   Number of public wires:          15
   Number of public wire bits:     110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                            2
     $eq                             1
     $mux                            4
     $ne                             2
     $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011      1
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          4

=== ROTATOR64 ===

   Number of wires:                 39
   Number of wire bits:            505
   Number of public wires:          28
   Number of public wire bits:     427
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $add                            2
     $dffe                          11
     $logic_and                      1
     $mul                            4
     $mux                            2
     $not                            2
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     WROM64                          1

=== USFFT64_2B ===

   Number of wires:                 44
   Number of wire bits:            436
   Number of public wires:          40
   Number of public wire bits:     401
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            1
     $paramod\CNORM\nb=s32'00000000000000000000000000010000      1
     $paramod\CNORM\nb=s32'00000000000000000000000000010010      1
     $paramod\FFT8\nb=s32'00000000000000000000000000010000      1
     $paramod\FFT8\nb=s32'00000000000000000000000000010010      1
     $reduce_or                      1
     $sdffe                          1
     BUFRAM64C1_NB16                 1
     BUFRAM64C1_NB18                 1
     BUFRAM64C1_NB19                 1
     ROTATOR64                       1

=== WROM64 ===

   Number of wires:                215
   Number of wire bits:           4247
   Number of public wires:         132
   Number of public wire bits:    4164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $eq                            62
     $logic_not                      1
     $pmux                           1
     $reduce_or                     20

=== design hierarchy ===

   USFFT64_2B                        1
     $paramod\CNORM\nb=s32'00000000000000000000000000010000      1
     $paramod\CNORM\nb=s32'00000000000000000000000000010010      1
     $paramod\FFT8\nb=s32'00000000000000000000000000010000      1
       $paramod\MPU707\nb=s32'00000000000000000000000000010000      2
     $paramod\FFT8\nb=s32'00000000000000000000000000010010      1
       $paramod\MPU707\nb=s32'00000000000000000000000000010000      2
     BUFRAM64C1_NB16                 1
       $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010000      1
     BUFRAM64C1_NB18                 1
       $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010010      1
     BUFRAM64C1_NB19                 1
       $paramod\RAM2x64C_1\nb=s32'00000000000000000000000000010011      1
     ROTATOR64                       1
       WROM64                        1

   Number of wires:                881
   Number of wire bits:          12427
   Number of public wires:         478
   Number of public wire bits:    8773
   Number of memories:               3
   Number of memory bits:        13568
   Number of processes:              0
   Number of cells:                593
     $add                           69
     $dffe                         132
     $eq                            87
     $logic_and                      5
     $logic_not                      5
     $logic_or                      28
     $memrd                          3
     $memwr_v2                       3
     $mul                            4
     $mux                           48
     $ne                            18
     $not                            5
     $pmux                          31
     $reduce_and                    37
     $reduce_bool                   16
     $reduce_or                     31
     $sdffce                         2
     $sdffe                         22
     $sub                           47

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 2619490089, CPU: user 0.68s system 0.00s, MEM: 21.18 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 5x opt_expr (0 sec), 15% 3x opt_clean (0 sec), ...
