{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA5306BD3ECB",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_smc": "",
      "rst_ps7_0_50M": "",
      "ps7_0_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "filter": {
        "axi_dma_0": "",
        "fir_compiler_0": ""
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_0",
        "parameters": {
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_50M_0"
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "filter": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "m_axi_mm2s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_1_axi_dma_0_0",
            "parameters": {
              "c_include_sg": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "23"
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "design_1_fir_compiler_0_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "200"
              },
              "CoefficientVector": {
                "value": "-784,-1962,-1379,4011,14553,25663,30471,25663,14553,4011,-1379,-1962,-784"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "32"
              },
              "ColumnConfig": {
                "value": "7"
              },
              "DATA_Has_TLAST": {
                "value": "Packet_Framing"
              },
              "Data_Width": {
                "value": "32"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "M_DATA_Has_TREADY": {
                "value": "true"
              },
              "Output_Rounding_Mode": {
                "value": "Non_Symmetric_Rounding_Up"
              },
              "Output_Width": {
                "value": "32"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "Sample_Frequency": {
                "value": "200"
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_0/S_AXI_LITE"
            ]
          },
          "fir_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "fir_compiler_0/M_AXIS_DATA",
              "axi_dma_0/S_AXIS_S2MM"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_DATA"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "axi_dma_0/M_AXI_MM2S"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_dma_0/M_AXI_S2MM"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "fir_compiler_0/aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_dma_0/s_axi_lite_aclk"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "axi_dma_0/axi_resetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "filter/M_AXI_MM2S",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "filter/S_AXI_LITE"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "filter/M_AXI_S2MM",
          "axi_smc/S01_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_smc/aclk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "filter/m_axi_mm2s_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "axi_smc/aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "filter/axi_resetn"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/filter/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/filter/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}