#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  9 10:41:56 2021
# Process ID: 5756
# Current directory: c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/clk_wiz_0_ex
# Command line: vivado.exe -notrace -source c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev0/HDMI_rev0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ex.tcl
# Log file: c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/clk_wiz_0_ex/vivado.log
# Journal file: c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/clk_wiz_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source {c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev0/HDMI_rev0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ex.tcl} -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 873.195 ; gain = 187.156
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-0] No objects found specified with the -of_objects switch.
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  9 11:02:33 2021...
