------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 5.652
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 6.459
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 9.588
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 94.597
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.272
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.294
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.393
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.424
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 12.245
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 18.531
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.689
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.883
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.837
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.668
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 49.256
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 499.253
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 6.544
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.719
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 9.721
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 94.792
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.256
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.284
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.376
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.432
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 12.716
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 18.700
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.620
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.761
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.784
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.689
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 49.183
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 499.162
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.765
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 11.772
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.295
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 97.110
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.131
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.148
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.162
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.181
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 14.786
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 19.894
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.300
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.333
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.504
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.618
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 49.551
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 499.545
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 12.195
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 12.676
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 13.462
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 97.580
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.099
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.126
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.139
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.167
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 15.844
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 19.987
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.231
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.270
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.425
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.661
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 49.540
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 499.538
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
