0.7
2020.2
Nov  8 2024
22:36:55
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.gen/sources_1/ip/instruction_fetch_bram/sim/instruction_fetch_bram.v,1749317251,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/cpu.v,,instruction_fetch_bram,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/instruction_fetch_bram_tb.v,1749318381,verilog,,,,instruction_fetch_bram_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_fetch_bram_integration_tb.v,1749377109,verilog,,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc_fetch_bram_integration_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_tb.v,1749374240,verilog,,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/bram32.v,1749376369,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/cpu.v,,bram32,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/cpu.v,1749376040,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/pc.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,cpu,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/pc.v,1749159651,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/pc_latch.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/pc_latch.v,1749374413,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_fetch_bram_integration_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc_latch,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,1748448310,verilog,,,,,,,,,,,,
