// Seed: 2980263858
module module_0 #(
    parameter id_10 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout reg id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic _id_10;
  ;
  supply0 [id_10 : -1 'b0] id_11 = -1;
  uwire id_12 = id_9 > id_11;
  logic id_13 = id_6;
  wire id_14;
  ;
  wire id_15 = id_7;
  wire id_16 = id_15;
  always force id_6 = -1;
  always @(1'b0 or id_11) begin : LABEL_0
    id_6 <= -1;
  end
  always @(posedge -1 == -1) $signed(97);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_1,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout reg id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire [1 : id_1] id_18;
  logic id_19;
  parameter id_20 = 1 == 1;
  module_0 modCall_1 (
      id_3,
      id_18,
      id_19,
      id_2,
      id_2,
      id_12,
      id_19,
      id_6,
      id_2
  );
  initial begin : LABEL_0
    assign id_8 = id_2;
    id_12 <= -1'b0;
  end
endmodule
