ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 2


  33:Core/Src/tim.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 154A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 72-1;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 0018 4722     		movs	r2, #71
  57 001a 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 001e 4FF6FF72 		movw	r2, #65535
  64 0022 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 3


  67 0024 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0026 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 32 is_stmt 0 view .LVU18
  73 0028 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  74              		.loc 1 52 3 is_stmt 1 view .LVU19
  75              		.loc 1 52 7 is_stmt 0 view .LVU20
  76 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 52 6 view .LVU21
  79 002e 90B9     		cbnz	r0, .L6
  80              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 56 3 is_stmt 1 view .LVU22
  82              		.loc 1 56 34 is_stmt 0 view .LVU23
  83 0030 4FF48053 		mov	r3, #4096
  84 0034 0293     		str	r3, [sp, #8]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 57 3 is_stmt 1 view .LVU24
  86              		.loc 1 57 7 is_stmt 0 view .LVU25
  87 0036 02A9     		add	r1, sp, #8
  88 0038 0B48     		ldr	r0, .L9
  89 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 57 6 view .LVU26
  92 003e 68B9     		cbnz	r0, .L7
  93              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 61 3 is_stmt 1 view .LVU27
  95              		.loc 1 61 37 is_stmt 0 view .LVU28
  96 0040 0023     		movs	r3, #0
  97 0042 0093     		str	r3, [sp]
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 62 3 is_stmt 1 view .LVU29
  99              		.loc 1 62 33 is_stmt 0 view .LVU30
 100 0044 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 101              		.loc 1 63 3 is_stmt 1 view .LVU31
 102              		.loc 1 63 7 is_stmt 0 view .LVU32
 103 0046 6946     		mov	r1, sp
 104 0048 0748     		ldr	r0, .L9
 105 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 63 6 view .LVU33
 108 004e 40B9     		cbnz	r0, .L8
 109              	.L1:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 4


  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 110              		.loc 1 71 1 view .LVU34
 111 0050 07B0     		add	sp, sp, #28
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0052 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 120              		.loc 1 54 5 is_stmt 1 view .LVU35
 121 0056 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005a E9E7     		b	.L2
 124              	.L7:
  59:Core/Src/tim.c ****   }
 125              		.loc 1 59 5 view .LVU36
 126 005c FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0060 EEE7     		b	.L3
 129              	.L8:
  65:Core/Src/tim.c ****   }
 130              		.loc 1 65 5 view .LVU37
 131 0062 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 71 1 is_stmt 0 view .LVU38
 134 0066 F3E7     		b	.L1
 135              	.L10:
 136              		.align	2
 137              	.L9:
 138 0068 00000000 		.word	.LANCHOR0
 139 006c 002C0140 		.word	1073818624
 140              		.cfi_endproc
 141              	.LFE65:
 143              		.section	.text.MX_TIM2_Init,"ax",%progbits
 144              		.align	1
 145              		.global	MX_TIM2_Init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 150              	MX_TIM2_Init:
 151              	.LFB66:
  72:Core/Src/tim.c **** /* TIM2 init function */
  73:Core/Src/tim.c **** void MX_TIM2_Init(void)
  74:Core/Src/tim.c **** {
 152              		.loc 1 74 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 24
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 5


 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156 0000 00B5     		push	{lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 87B0     		sub	sp, sp, #28
 161              	.LCFI5:
 162              		.cfi_def_cfa_offset 32
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 163              		.loc 1 80 3 view .LVU40
 164              		.loc 1 80 26 is_stmt 0 view .LVU41
 165 0004 0023     		movs	r3, #0
 166 0006 0293     		str	r3, [sp, #8]
 167 0008 0393     		str	r3, [sp, #12]
 168 000a 0493     		str	r3, [sp, #16]
 169 000c 0593     		str	r3, [sp, #20]
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 170              		.loc 1 81 3 is_stmt 1 view .LVU42
 171              		.loc 1 81 27 is_stmt 0 view .LVU43
 172 000e 0093     		str	r3, [sp]
 173 0010 0193     		str	r3, [sp, #4]
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  86:Core/Src/tim.c ****   htim2.Instance = TIM2;
 174              		.loc 1 86 3 is_stmt 1 view .LVU44
 175              		.loc 1 86 18 is_stmt 0 view .LVU45
 176 0012 1648     		ldr	r0, .L19
 177 0014 4FF08042 		mov	r2, #1073741824
 178 0018 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 7200-1;
 179              		.loc 1 87 3 is_stmt 1 view .LVU46
 180              		.loc 1 87 24 is_stmt 0 view .LVU47
 181 001a 41F61F42 		movw	r2, #7199
 182 001e 4260     		str	r2, [r0, #4]
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 183              		.loc 1 88 3 is_stmt 1 view .LVU48
 184              		.loc 1 88 26 is_stmt 0 view .LVU49
 185 0020 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim2.Init.Period = 5000;
 186              		.loc 1 89 3 is_stmt 1 view .LVU50
 187              		.loc 1 89 21 is_stmt 0 view .LVU51
 188 0022 41F28832 		movw	r2, #5000
 189 0026 C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 190              		.loc 1 90 3 is_stmt 1 view .LVU52
 191              		.loc 1 90 28 is_stmt 0 view .LVU53
 192 0028 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 193              		.loc 1 91 3 is_stmt 1 view .LVU54
 194              		.loc 1 91 32 is_stmt 0 view .LVU55
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 6


 195 002a 8361     		str	r3, [r0, #24]
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 196              		.loc 1 92 3 is_stmt 1 view .LVU56
 197              		.loc 1 92 7 is_stmt 0 view .LVU57
 198 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 199              	.LVL6:
 200              		.loc 1 92 6 view .LVU58
 201 0030 90B9     		cbnz	r0, .L16
 202              	.L12:
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 203              		.loc 1 96 3 is_stmt 1 view .LVU59
 204              		.loc 1 96 34 is_stmt 0 view .LVU60
 205 0032 4FF48053 		mov	r3, #4096
 206 0036 0293     		str	r3, [sp, #8]
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 207              		.loc 1 97 3 is_stmt 1 view .LVU61
 208              		.loc 1 97 7 is_stmt 0 view .LVU62
 209 0038 02A9     		add	r1, sp, #8
 210 003a 0C48     		ldr	r0, .L19
 211 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 212              	.LVL7:
 213              		.loc 1 97 6 view .LVU63
 214 0040 68B9     		cbnz	r0, .L17
 215              	.L13:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 216              		.loc 1 101 3 is_stmt 1 view .LVU64
 217              		.loc 1 101 37 is_stmt 0 view .LVU65
 218 0042 0023     		movs	r3, #0
 219 0044 0093     		str	r3, [sp]
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 220              		.loc 1 102 3 is_stmt 1 view .LVU66
 221              		.loc 1 102 33 is_stmt 0 view .LVU67
 222 0046 0193     		str	r3, [sp, #4]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 223              		.loc 1 103 3 is_stmt 1 view .LVU68
 224              		.loc 1 103 7 is_stmt 0 view .LVU69
 225 0048 6946     		mov	r1, sp
 226 004a 0848     		ldr	r0, .L19
 227 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 228              	.LVL8:
 229              		.loc 1 103 6 view .LVU70
 230 0050 40B9     		cbnz	r0, .L18
 231              	.L11:
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 7


 232              		.loc 1 111 1 view .LVU71
 233 0052 07B0     		add	sp, sp, #28
 234              	.LCFI6:
 235              		.cfi_remember_state
 236              		.cfi_def_cfa_offset 4
 237              		@ sp needed
 238 0054 5DF804FB 		ldr	pc, [sp], #4
 239              	.L16:
 240              	.LCFI7:
 241              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 242              		.loc 1 94 5 is_stmt 1 view .LVU72
 243 0058 FFF7FEFF 		bl	Error_Handler
 244              	.LVL9:
 245 005c E9E7     		b	.L12
 246              	.L17:
  99:Core/Src/tim.c ****   }
 247              		.loc 1 99 5 view .LVU73
 248 005e FFF7FEFF 		bl	Error_Handler
 249              	.LVL10:
 250 0062 EEE7     		b	.L13
 251              	.L18:
 105:Core/Src/tim.c ****   }
 252              		.loc 1 105 5 view .LVU74
 253 0064 FFF7FEFF 		bl	Error_Handler
 254              	.LVL11:
 255              		.loc 1 111 1 is_stmt 0 view .LVU75
 256 0068 F3E7     		b	.L11
 257              	.L20:
 258 006a 00BF     		.align	2
 259              	.L19:
 260 006c 00000000 		.word	.LANCHOR1
 261              		.cfi_endproc
 262              	.LFE66:
 264              		.section	.text.MX_TIM3_Init,"ax",%progbits
 265              		.align	1
 266              		.global	MX_TIM3_Init
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	MX_TIM3_Init:
 272              	.LFB67:
 112:Core/Src/tim.c **** /* TIM3 init function */
 113:Core/Src/tim.c **** void MX_TIM3_Init(void)
 114:Core/Src/tim.c **** {
 273              		.loc 1 114 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 24
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277 0000 00B5     		push	{lr}
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 4
 280              		.cfi_offset 14, -4
 281 0002 87B0     		sub	sp, sp, #28
 282              	.LCFI9:
 283              		.cfi_def_cfa_offset 32
 115:Core/Src/tim.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 8


 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 284              		.loc 1 120 3 view .LVU77
 285              		.loc 1 120 26 is_stmt 0 view .LVU78
 286 0004 0023     		movs	r3, #0
 287 0006 0293     		str	r3, [sp, #8]
 288 0008 0393     		str	r3, [sp, #12]
 289 000a 0493     		str	r3, [sp, #16]
 290 000c 0593     		str	r3, [sp, #20]
 121:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 291              		.loc 1 121 3 is_stmt 1 view .LVU79
 292              		.loc 1 121 27 is_stmt 0 view .LVU80
 293 000e 0093     		str	r3, [sp]
 294 0010 0193     		str	r3, [sp, #4]
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 126:Core/Src/tim.c ****   htim3.Instance = TIM3;
 295              		.loc 1 126 3 is_stmt 1 view .LVU81
 296              		.loc 1 126 18 is_stmt 0 view .LVU82
 297 0012 1548     		ldr	r0, .L29
 298 0014 154A     		ldr	r2, .L29+4
 299 0016 0260     		str	r2, [r0]
 127:Core/Src/tim.c ****   htim3.Init.Prescaler = 7200-1;
 300              		.loc 1 127 3 is_stmt 1 view .LVU83
 301              		.loc 1 127 24 is_stmt 0 view .LVU84
 302 0018 41F61F42 		movw	r2, #7199
 303 001c 4260     		str	r2, [r0, #4]
 128:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 304              		.loc 1 128 3 is_stmt 1 view .LVU85
 305              		.loc 1 128 26 is_stmt 0 view .LVU86
 306 001e 8360     		str	r3, [r0, #8]
 129:Core/Src/tim.c ****   htim3.Init.Period = 60000;
 307              		.loc 1 129 3 is_stmt 1 view .LVU87
 308              		.loc 1 129 21 is_stmt 0 view .LVU88
 309 0020 4EF66022 		movw	r2, #60000
 310 0024 C260     		str	r2, [r0, #12]
 130:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 311              		.loc 1 130 3 is_stmt 1 view .LVU89
 312              		.loc 1 130 28 is_stmt 0 view .LVU90
 313 0026 0361     		str	r3, [r0, #16]
 131:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 314              		.loc 1 131 3 is_stmt 1 view .LVU91
 315              		.loc 1 131 32 is_stmt 0 view .LVU92
 316 0028 8361     		str	r3, [r0, #24]
 132:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 317              		.loc 1 132 3 is_stmt 1 view .LVU93
 318              		.loc 1 132 7 is_stmt 0 view .LVU94
 319 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 320              	.LVL12:
 321              		.loc 1 132 6 view .LVU95
 322 002e 90B9     		cbnz	r0, .L26
 323              	.L22:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 9


 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 324              		.loc 1 136 3 is_stmt 1 view .LVU96
 325              		.loc 1 136 34 is_stmt 0 view .LVU97
 326 0030 4FF48053 		mov	r3, #4096
 327 0034 0293     		str	r3, [sp, #8]
 137:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 328              		.loc 1 137 3 is_stmt 1 view .LVU98
 329              		.loc 1 137 7 is_stmt 0 view .LVU99
 330 0036 02A9     		add	r1, sp, #8
 331 0038 0B48     		ldr	r0, .L29
 332 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 333              	.LVL13:
 334              		.loc 1 137 6 view .LVU100
 335 003e 68B9     		cbnz	r0, .L27
 336              	.L23:
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 337              		.loc 1 141 3 is_stmt 1 view .LVU101
 338              		.loc 1 141 37 is_stmt 0 view .LVU102
 339 0040 0023     		movs	r3, #0
 340 0042 0093     		str	r3, [sp]
 142:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 341              		.loc 1 142 3 is_stmt 1 view .LVU103
 342              		.loc 1 142 33 is_stmt 0 view .LVU104
 343 0044 0193     		str	r3, [sp, #4]
 143:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 344              		.loc 1 143 3 is_stmt 1 view .LVU105
 345              		.loc 1 143 7 is_stmt 0 view .LVU106
 346 0046 6946     		mov	r1, sp
 347 0048 0748     		ldr	r0, .L29
 348 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 349              	.LVL14:
 350              		.loc 1 143 6 view .LVU107
 351 004e 40B9     		cbnz	r0, .L28
 352              	.L21:
 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****     Error_Handler();
 146:Core/Src/tim.c ****   }
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c **** }
 353              		.loc 1 151 1 view .LVU108
 354 0050 07B0     		add	sp, sp, #28
 355              	.LCFI10:
 356              		.cfi_remember_state
 357              		.cfi_def_cfa_offset 4
 358              		@ sp needed
 359 0052 5DF804FB 		ldr	pc, [sp], #4
 360              	.L26:
 361              	.LCFI11:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 10


 362              		.cfi_restore_state
 134:Core/Src/tim.c ****   }
 363              		.loc 1 134 5 is_stmt 1 view .LVU109
 364 0056 FFF7FEFF 		bl	Error_Handler
 365              	.LVL15:
 366 005a E9E7     		b	.L22
 367              	.L27:
 139:Core/Src/tim.c ****   }
 368              		.loc 1 139 5 view .LVU110
 369 005c FFF7FEFF 		bl	Error_Handler
 370              	.LVL16:
 371 0060 EEE7     		b	.L23
 372              	.L28:
 145:Core/Src/tim.c ****   }
 373              		.loc 1 145 5 view .LVU111
 374 0062 FFF7FEFF 		bl	Error_Handler
 375              	.LVL17:
 376              		.loc 1 151 1 is_stmt 0 view .LVU112
 377 0066 F3E7     		b	.L21
 378              	.L30:
 379              		.align	2
 380              	.L29:
 381 0068 00000000 		.word	.LANCHOR2
 382 006c 00040040 		.word	1073742848
 383              		.cfi_endproc
 384              	.LFE67:
 386              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 387              		.align	1
 388              		.global	HAL_TIM_Base_MspInit
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 393              	HAL_TIM_Base_MspInit:
 394              	.LVL18:
 395              	.LFB68:
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 154:Core/Src/tim.c **** {
 396              		.loc 1 154 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 16
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400              		.loc 1 154 1 is_stmt 0 view .LVU114
 401 0000 00B5     		push	{lr}
 402              	.LCFI12:
 403              		.cfi_def_cfa_offset 4
 404              		.cfi_offset 14, -4
 405 0002 85B0     		sub	sp, sp, #20
 406              	.LCFI13:
 407              		.cfi_def_cfa_offset 24
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 408              		.loc 1 156 3 is_stmt 1 view .LVU115
 409              		.loc 1 156 20 is_stmt 0 view .LVU116
 410 0004 0368     		ldr	r3, [r0]
 411              		.loc 1 156 5 view .LVU117
 412 0006 1F4A     		ldr	r2, .L39
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 11


 413 0008 9342     		cmp	r3, r2
 414 000a 08D0     		beq	.L36
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 161:Core/Src/tim.c ****     /* TIM1 clock enable */
 162:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 166:Core/Src/tim.c ****   }
 167:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 415              		.loc 1 167 8 is_stmt 1 view .LVU118
 416              		.loc 1 167 10 is_stmt 0 view .LVU119
 417 000c B3F1804F 		cmp	r3, #1073741824
 418 0010 10D0     		beq	.L37
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 172:Core/Src/tim.c ****     /* TIM2 clock enable */
 173:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 176:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 177:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 178:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 419              		.loc 1 182 8 is_stmt 1 view .LVU120
 420              		.loc 1 182 10 is_stmt 0 view .LVU121
 421 0012 1D4A     		ldr	r2, .L39+4
 422 0014 9342     		cmp	r3, r2
 423 0016 21D0     		beq	.L38
 424              	.LVL19:
 425              	.L31:
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 187:Core/Src/tim.c ****     /* TIM3 clock enable */
 188:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 191:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 192:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c **** }
 426              		.loc 1 197 1 view .LVU122
 427 0018 05B0     		add	sp, sp, #20
 428              	.LCFI14:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 12


 429              		.cfi_remember_state
 430              		.cfi_def_cfa_offset 4
 431              		@ sp needed
 432 001a 5DF804FB 		ldr	pc, [sp], #4
 433              	.LVL20:
 434              	.L36:
 435              	.LCFI15:
 436              		.cfi_restore_state
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 437              		.loc 1 162 5 is_stmt 1 view .LVU123
 438              	.LBB2:
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 439              		.loc 1 162 5 view .LVU124
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 440              		.loc 1 162 5 view .LVU125
 441 001e 1B4B     		ldr	r3, .L39+8
 442 0020 9A69     		ldr	r2, [r3, #24]
 443 0022 42F40062 		orr	r2, r2, #2048
 444 0026 9A61     		str	r2, [r3, #24]
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 445              		.loc 1 162 5 view .LVU126
 446 0028 9B69     		ldr	r3, [r3, #24]
 447 002a 03F40063 		and	r3, r3, #2048
 448 002e 0193     		str	r3, [sp, #4]
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 449              		.loc 1 162 5 view .LVU127
 450 0030 019B     		ldr	r3, [sp, #4]
 451              	.LBE2:
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 452              		.loc 1 162 5 view .LVU128
 453 0032 F1E7     		b	.L31
 454              	.L37:
 173:Core/Src/tim.c **** 
 455              		.loc 1 173 5 view .LVU129
 456              	.LBB3:
 173:Core/Src/tim.c **** 
 457              		.loc 1 173 5 view .LVU130
 173:Core/Src/tim.c **** 
 458              		.loc 1 173 5 view .LVU131
 459 0034 03F50433 		add	r3, r3, #135168
 460 0038 DA69     		ldr	r2, [r3, #28]
 461 003a 42F00102 		orr	r2, r2, #1
 462 003e DA61     		str	r2, [r3, #28]
 173:Core/Src/tim.c **** 
 463              		.loc 1 173 5 view .LVU132
 464 0040 DB69     		ldr	r3, [r3, #28]
 465 0042 03F00103 		and	r3, r3, #1
 466 0046 0293     		str	r3, [sp, #8]
 173:Core/Src/tim.c **** 
 467              		.loc 1 173 5 view .LVU133
 468 0048 029B     		ldr	r3, [sp, #8]
 469              	.LBE3:
 173:Core/Src/tim.c **** 
 470              		.loc 1 173 5 view .LVU134
 176:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 471              		.loc 1 176 5 view .LVU135
 472 004a 0022     		movs	r2, #0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 13


 473 004c 1146     		mov	r1, r2
 474 004e 1C20     		movs	r0, #28
 475              	.LVL21:
 176:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 476              		.loc 1 176 5 is_stmt 0 view .LVU136
 477 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 478              	.LVL22:
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 479              		.loc 1 177 5 is_stmt 1 view .LVU137
 480 0054 1C20     		movs	r0, #28
 481 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 482              	.LVL23:
 483 005a DDE7     		b	.L31
 484              	.LVL24:
 485              	.L38:
 188:Core/Src/tim.c **** 
 486              		.loc 1 188 5 view .LVU138
 487              	.LBB4:
 188:Core/Src/tim.c **** 
 488              		.loc 1 188 5 view .LVU139
 188:Core/Src/tim.c **** 
 489              		.loc 1 188 5 view .LVU140
 490 005c 0B4B     		ldr	r3, .L39+8
 491 005e DA69     		ldr	r2, [r3, #28]
 492 0060 42F00202 		orr	r2, r2, #2
 493 0064 DA61     		str	r2, [r3, #28]
 188:Core/Src/tim.c **** 
 494              		.loc 1 188 5 view .LVU141
 495 0066 DB69     		ldr	r3, [r3, #28]
 496 0068 03F00203 		and	r3, r3, #2
 497 006c 0393     		str	r3, [sp, #12]
 188:Core/Src/tim.c **** 
 498              		.loc 1 188 5 view .LVU142
 499 006e 039B     		ldr	r3, [sp, #12]
 500              	.LBE4:
 188:Core/Src/tim.c **** 
 501              		.loc 1 188 5 view .LVU143
 191:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 502              		.loc 1 191 5 view .LVU144
 503 0070 0022     		movs	r2, #0
 504 0072 0121     		movs	r1, #1
 505 0074 1D20     		movs	r0, #29
 506              	.LVL25:
 191:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 507              		.loc 1 191 5 is_stmt 0 view .LVU145
 508 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 509              	.LVL26:
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 510              		.loc 1 192 5 is_stmt 1 view .LVU146
 511 007a 1D20     		movs	r0, #29
 512 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 513              	.LVL27:
 514              		.loc 1 197 1 is_stmt 0 view .LVU147
 515 0080 CAE7     		b	.L31
 516              	.L40:
 517 0082 00BF     		.align	2
 518              	.L39:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 14


 519 0084 002C0140 		.word	1073818624
 520 0088 00040040 		.word	1073742848
 521 008c 00100240 		.word	1073876992
 522              		.cfi_endproc
 523              	.LFE68:
 525              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 526              		.align	1
 527              		.global	HAL_TIM_Base_MspDeInit
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 532              	HAL_TIM_Base_MspDeInit:
 533              	.LVL28:
 534              	.LFB69:
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 200:Core/Src/tim.c **** {
 535              		.loc 1 200 1 is_stmt 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539              		.loc 1 200 1 is_stmt 0 view .LVU149
 540 0000 08B5     		push	{r3, lr}
 541              	.LCFI16:
 542              		.cfi_def_cfa_offset 8
 543              		.cfi_offset 3, -8
 544              		.cfi_offset 14, -4
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 545              		.loc 1 202 3 is_stmt 1 view .LVU150
 546              		.loc 1 202 20 is_stmt 0 view .LVU151
 547 0002 0368     		ldr	r3, [r0]
 548              		.loc 1 202 5 view .LVU152
 549 0004 114A     		ldr	r2, .L49
 550 0006 9342     		cmp	r3, r2
 551 0008 06D0     		beq	.L46
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 207:Core/Src/tim.c ****     /* Peripheral clock disable */
 208:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 552              		.loc 1 213 8 is_stmt 1 view .LVU153
 553              		.loc 1 213 10 is_stmt 0 view .LVU154
 554 000a B3F1804F 		cmp	r3, #1073741824
 555 000e 0AD0     		beq	.L47
 214:Core/Src/tim.c ****   {
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 218:Core/Src/tim.c ****     /* Peripheral clock disable */
 219:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 15


 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 222:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 556              		.loc 1 227 8 is_stmt 1 view .LVU155
 557              		.loc 1 227 10 is_stmt 0 view .LVU156
 558 0010 0F4A     		ldr	r2, .L49+4
 559 0012 9342     		cmp	r3, r2
 560 0014 10D0     		beq	.L48
 561              	.LVL29:
 562              	.L41:
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 232:Core/Src/tim.c ****     /* Peripheral clock disable */
 233:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 236:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 240:Core/Src/tim.c ****   }
 241:Core/Src/tim.c **** }
 563              		.loc 1 241 1 view .LVU157
 564 0016 08BD     		pop	{r3, pc}
 565              	.LVL30:
 566              	.L46:
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 567              		.loc 1 208 5 is_stmt 1 view .LVU158
 568 0018 02F56442 		add	r2, r2, #58368
 569 001c 9369     		ldr	r3, [r2, #24]
 570 001e 23F40063 		bic	r3, r3, #2048
 571 0022 9361     		str	r3, [r2, #24]
 572 0024 F7E7     		b	.L41
 573              	.L47:
 219:Core/Src/tim.c **** 
 574              		.loc 1 219 5 view .LVU159
 575 0026 0B4A     		ldr	r2, .L49+8
 576 0028 D369     		ldr	r3, [r2, #28]
 577 002a 23F00103 		bic	r3, r3, #1
 578 002e D361     		str	r3, [r2, #28]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 579              		.loc 1 222 5 view .LVU160
 580 0030 1C20     		movs	r0, #28
 581              	.LVL31:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 582              		.loc 1 222 5 is_stmt 0 view .LVU161
 583 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 584              	.LVL32:
 585 0036 EEE7     		b	.L41
 586              	.LVL33:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 16


 587              	.L48:
 233:Core/Src/tim.c **** 
 588              		.loc 1 233 5 is_stmt 1 view .LVU162
 589 0038 02F50332 		add	r2, r2, #134144
 590 003c D369     		ldr	r3, [r2, #28]
 591 003e 23F00203 		bic	r3, r3, #2
 592 0042 D361     		str	r3, [r2, #28]
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 593              		.loc 1 236 5 view .LVU163
 594 0044 1D20     		movs	r0, #29
 595              	.LVL34:
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 596              		.loc 1 236 5 is_stmt 0 view .LVU164
 597 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 598              	.LVL35:
 599              		.loc 1 241 1 view .LVU165
 600 004a E4E7     		b	.L41
 601              	.L50:
 602              		.align	2
 603              	.L49:
 604 004c 002C0140 		.word	1073818624
 605 0050 00040040 		.word	1073742848
 606 0054 00100240 		.word	1073876992
 607              		.cfi_endproc
 608              	.LFE69:
 610              		.global	htim3
 611              		.global	htim2
 612              		.global	htim1
 613              		.section	.bss.htim1,"aw",%nobits
 614              		.align	2
 615              		.set	.LANCHOR0,. + 0
 618              	htim1:
 619 0000 00000000 		.space	72
 619      00000000 
 619      00000000 
 619      00000000 
 619      00000000 
 620              		.section	.bss.htim2,"aw",%nobits
 621              		.align	2
 622              		.set	.LANCHOR1,. + 0
 625              	htim2:
 626 0000 00000000 		.space	72
 626      00000000 
 626      00000000 
 626      00000000 
 626      00000000 
 627              		.section	.bss.htim3,"aw",%nobits
 628              		.align	2
 629              		.set	.LANCHOR2,. + 0
 632              	htim3:
 633 0000 00000000 		.space	72
 633      00000000 
 633      00000000 
 633      00000000 
 633      00000000 
 634              		.text
 635              	.Letext0:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 17


 636              		.file 2 "d:\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 637              		.file 3 "d:\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 638              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 639              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 640              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 641              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 642              		.file 8 "Core/Inc/tim.h"
 643              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 644              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 645              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:18     .text.MX_TIM1_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:24     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:138    .text.MX_TIM1_Init:00000068 $d
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:144    .text.MX_TIM2_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:150    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:260    .text.MX_TIM2_Init:0000006c $d
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:265    .text.MX_TIM3_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:271    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:381    .text.MX_TIM3_Init:00000068 $d
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:387    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:393    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:519    .text.HAL_TIM_Base_MspInit:00000084 $d
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:526    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:532    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:604    .text.HAL_TIM_Base_MspDeInit:0000004c $d
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:632    .bss.htim3:00000000 htim3
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:625    .bss.htim2:00000000 htim2
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:618    .bss.htim1:00000000 htim1
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:614    .bss.htim1:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:621    .bss.htim2:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccvn0dtC.s:628    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
