Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_032.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3532609 heartbeat IPC: 2.83077 cumulative IPC: 2.83077 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7065511 heartbeat IPC: 2.83053 cumulative IPC: 2.83065 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10598844 heartbeat IPC: 2.83019 cumulative IPC: 2.8305 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14132994 heartbeat IPC: 2.82954 cumulative IPC: 2.83026 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17666046 heartbeat IPC: 2.83041 cumulative IPC: 2.83029 (Simulation time: 0 hr 2 min 11 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 17666047 (Simulation time: 0 hr 2 min 11 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24454538 heartbeat IPC: 1.47308 cumulative IPC: 1.47308 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31238145 heartbeat IPC: 1.47414 cumulative IPC: 1.47361 (Simulation time: 0 hr 3 min 7 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/tongjie/ChampSim-master/ipc1_public/server_032.champsimtrace.xz
Heartbeat CPU 0 instructions: 80000003 cycles: 38020054 heartbeat IPC: 1.47451 cumulative IPC: 1.47391 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 44771152 heartbeat IPC: 1.48124 cumulative IPC: 1.47574 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 51539358 heartbeat IPC: 1.4775 cumulative IPC: 1.47609 (Simulation time: 0 hr 4 min 30 sec) 
Finished CPU 0 instructions: 50000002 cycles: 33873313 cumulative IPC: 1.47609 (Simulation time: 0 hr 4 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.47609 instructions: 50000002 cycles: 33873313
L1D TOTAL     ACCESS:   19895003  HIT:   18066655  MISS:    1828348
L1D LOAD      ACCESS:    6810846  HIT:    6016356  MISS:     794490
L1D RFO       ACCESS:    6554576  HIT:    6260649  MISS:     293927
L1D PREFETCH  ACCESS:    6529581  HIT:    5789650  MISS:     739931
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16144833  ISSUED:   15824397  USEFUL:     357817  USELESS:    1141188
L1D AVERAGE MISS LATENCY: 19.0075 cycles
L1I TOTAL     ACCESS:   14450836  HIT:   10767677  MISS:    3683159
L1I LOAD      ACCESS:    9605051  HIT:    9333724  MISS:     271327
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4845785  HIT:    1433953  MISS:    3411832
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:  113923030  ISSUED:   27250817  USEFUL:    5900859  USELESS:     881958
L1I AVERAGE MISS LATENCY: 16.9652 cycles
L2C TOTAL     ACCESS:    7549779  HIT:    6984836  MISS:     564943
L2C LOAD      ACCESS:     930000  HIT:     832877  MISS:      97123
L2C RFO       ACCESS:     292591  HIT:     245362  MISS:      47229
L2C PREFETCH  ACCESS:    5690796  HIT:    5279306  MISS:     411490
L2C WRITEBACK ACCESS:     636392  HIT:     627291  MISS:       9101
L2C PREFETCH  REQUESTED:   10049169  ISSUED:    9884162  USEFUL:      27342  USELESS:     786860
L2C AVERAGE MISS LATENCY: 32.8374 cycles
LLC TOTAL     ACCESS:    1968962  HIT:    1963110  MISS:       5852
LLC LOAD      ACCESS:      97120  HIT:      96664  MISS:        456
LLC RFO       ACCESS:      47229  HIT:      47229  MISS:          0
LLC PREFETCH  ACCESS:    1732994  HIT:    1727612  MISS:       5382
LLC WRITEBACK ACCESS:      91619  HIT:      91605  MISS:         14
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2266  USELESS:       1738
LLC AVERAGE MISS LATENCY: 148.322 cycles
Major fault: 0 Minor fault: 1178
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1507  ROW_BUFFER_MISS:       4331
 DBUS_CONGESTED:        563
 WQ ROW_BUFFER_HIT:          1  ROW_BUFFER_MISS:          6  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 99.8762% MPKI: 0.2296 Average ROB Occupancy at Mispredict: 180.949

Branch types
NOT_BRANCH: 40726065 81.4521%
BRANCH_DIRECT_JUMP: 508373 1.01675%
BRANCH_INDIRECT: 180051 0.360102%
BRANCH_CONDITIONAL: 5999647 11.9993%
BRANCH_DIRECT_CALL: 1086737 2.17347%
BRANCH_INDIRECT_CALL: 206109 0.412218%
BRANCH_RETURN: 1292835 2.58567%
BRANCH_OTHER: 0 0%

