/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Mon Nov  3 00:08:36 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkViterbiTestbench.h"


/* String declarations */
static std::string const __str_literal_4("./Inputs/A_small.dat", 20u);
static std::string const __str_literal_3("./Inputs/B_small.dat", 20u);
static std::string const __str_literal_2("./Inputs/N_small.dat", 20u);
static std::string const __str_literal_1("./Inputs/input_small.dat", 24u);


/* Constructor */
MOD_mkViterbiTestbench::MOD_mkViterbiTestbench(tSimStateHdl simHdl,
					       char const *name,
					       Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_emission_idx_tb(simHdl, "emission_idx_tb", this, 32u, 0u, (tUInt8)0u),
    INST_inputs(simHdl, "inputs", this, __str_literal_1, 32u, 32u, 0u, 1023u, (tUInt8)0u),
    INST_n_and_m(simHdl, "n_and_m", this, __str_literal_2, 32u, 32u, 0u, 1023u, (tUInt8)0u),
    INST_outcome_idx_tb(simHdl, "outcome_idx_tb", this, 32u, 0u, (tUInt8)0u),
    INST_p_emission(simHdl, "p_emission", this, __str_literal_3, 32u, 32u, 0u, 1023u, (tUInt8)0u),
    INST_p_transition(simHdl, "p_transition", this, __str_literal_4, 32u, 32u, 0u, 1023u, (tUInt8)0u),
    INST_read_emission_tb(simHdl, "read_emission_tb", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_outcome_tb(simHdl, "read_outcome_tb", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_transition_tb(simHdl, "read_transition_tb", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_transition_idx_tb(simHdl, "transition_idx_tb", this, 32u, 0u, (tUInt8)0u),
    INST_viterbi(simHdl, "viterbi", this),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 18u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkViterbiTestbench::init_symbols_0()
{
  init_symbol(&symbols[0u], "emission_idx_tb", SYM_MODULE, &INST_emission_idx_tb);
  init_symbol(&symbols[1u], "inputs", SYM_MODULE, &INST_inputs);
  init_symbol(&symbols[2u], "n_and_m", SYM_MODULE, &INST_n_and_m);
  init_symbol(&symbols[3u], "outcome_idx_tb", SYM_MODULE, &INST_outcome_idx_tb);
  init_symbol(&symbols[4u], "p_emission", SYM_MODULE, &INST_p_emission);
  init_symbol(&symbols[5u], "p_transition", SYM_MODULE, &INST_p_transition);
  init_symbol(&symbols[6u], "RL_load_m_and_n", SYM_RULE);
  init_symbol(&symbols[7u], "RL_read_66", SYM_RULE);
  init_symbol(&symbols[8u], "RL_read_77", SYM_RULE);
  init_symbol(&symbols[9u], "RL_read_88", SYM_RULE);
  init_symbol(&symbols[10u], "RL_read_emission_matrix", SYM_RULE);
  init_symbol(&symbols[11u], "RL_read_outcome_matrix", SYM_RULE);
  init_symbol(&symbols[12u], "RL_read_transition_matrix", SYM_RULE);
  init_symbol(&symbols[13u], "read_emission_tb", SYM_MODULE, &INST_read_emission_tb);
  init_symbol(&symbols[14u], "read_outcome_tb", SYM_MODULE, &INST_read_outcome_tb);
  init_symbol(&symbols[15u], "read_transition_tb", SYM_MODULE, &INST_read_transition_tb);
  init_symbol(&symbols[16u], "transition_idx_tb", SYM_MODULE, &INST_transition_idx_tb);
  init_symbol(&symbols[17u], "viterbi", SYM_MODULE, &INST_viterbi);
}


/* Rule actions */

void MOD_mkViterbiTestbench::RL_load_m_and_n()
{
  tUInt8 DEF_NOT_viterbi_get_n_and_m_loaded___d2;
  tUInt32 DEF_outcome__h800;
  tUInt32 DEF_n__h798;
  tUInt32 DEF_m__h799;
  tUInt8 DEF_AVMeth_viterbi_get_n_and_m_loaded;
  DEF_m__h799 = INST_n_and_m.METH_sub(1u);
  DEF_n__h798 = INST_n_and_m.METH_sub(0u);
  DEF_outcome__h800 = INST_inputs.METH_sub(0u);
  DEF_AVMeth_viterbi_get_n_and_m_loaded = INST_viterbi.METH_get_n_and_m_loaded();
  DEF_NOT_viterbi_get_n_and_m_loaded___d2 = !DEF_AVMeth_viterbi_get_n_and_m_loaded;
  if (DEF_NOT_viterbi_get_n_and_m_loaded___d2)
    INST_viterbi.METH_n_and_m_load(DEF_n__h798, DEF_m__h799, DEF_outcome__h800);
}

void MOD_mkViterbiTestbench::RL_read_66()
{
  tUInt32 DEF_x__h1093;
  DEF_x__h1093 = INST_viterbi.METH_read_transition_idx();
  INST_read_transition_tb.METH_write((tUInt8)1u);
  INST_transition_idx_tb.METH_write(DEF_x__h1093);
}

void MOD_mkViterbiTestbench::RL_read_transition_matrix()
{
  tUInt32 DEF_data__h1113;
  tUInt32 DEF_i__h1134;
  DEF_i__h1134 = INST_transition_idx_tb.METH_read();
  DEF_data__h1113 = INST_p_transition.METH_sub(DEF_i__h1134);
  INST_viterbi.METH_send_transition_data(DEF_data__h1113);
  INST_read_transition_tb.METH_write((tUInt8)0u);
}

void MOD_mkViterbiTestbench::RL_read_77()
{
  tUInt32 DEF_x__h1185;
  DEF_x__h1185 = INST_viterbi.METH_read_emission_idx();
  INST_read_emission_tb.METH_write((tUInt8)1u);
  INST_emission_idx_tb.METH_write(DEF_x__h1185);
}

void MOD_mkViterbiTestbench::RL_read_emission_matrix()
{
  tUInt32 DEF_data__h1202;
  tUInt32 DEF_i__h1221;
  DEF_i__h1221 = INST_emission_idx_tb.METH_read();
  DEF_data__h1202 = INST_p_emission.METH_sub(DEF_i__h1221);
  INST_viterbi.METH_send_emission_data(DEF_data__h1202);
  INST_read_emission_tb.METH_write((tUInt8)0u);
}

void MOD_mkViterbiTestbench::RL_read_88()
{
  tUInt32 DEF_x__h1272;
  DEF_x__h1272 = INST_viterbi.METH_read_outcome_idx();
  INST_read_outcome_tb.METH_write((tUInt8)1u);
  INST_outcome_idx_tb.METH_write(DEF_x__h1272);
}

void MOD_mkViterbiTestbench::RL_read_outcome_matrix()
{
  tUInt32 DEF_data__h1287;
  tUInt32 DEF_i__h1306;
  DEF_i__h1306 = INST_outcome_idx_tb.METH_read();
  DEF_data__h1287 = INST_inputs.METH_sub(DEF_i__h1306);
  INST_viterbi.METH_send_outcome_data(DEF_data__h1287);
  INST_read_outcome_tb.METH_write((tUInt8)0u);
}


/* Methods */


/* Reset routines */

void MOD_mkViterbiTestbench::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_viterbi.reset_RST_N(ARG_rst_in);
  INST_transition_idx_tb.reset_RST(ARG_rst_in);
  INST_read_transition_tb.reset_RST(ARG_rst_in);
  INST_read_outcome_tb.reset_RST(ARG_rst_in);
  INST_read_emission_tb.reset_RST(ARG_rst_in);
  INST_outcome_idx_tb.reset_RST(ARG_rst_in);
  INST_emission_idx_tb.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkViterbiTestbench::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkViterbiTestbench::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_emission_idx_tb.dump_state(indent + 2u);
  INST_inputs.dump_state(indent + 2u);
  INST_n_and_m.dump_state(indent + 2u);
  INST_outcome_idx_tb.dump_state(indent + 2u);
  INST_p_emission.dump_state(indent + 2u);
  INST_p_transition.dump_state(indent + 2u);
  INST_read_emission_tb.dump_state(indent + 2u);
  INST_read_outcome_tb.dump_state(indent + 2u);
  INST_read_transition_tb.dump_state(indent + 2u);
  INST_transition_idx_tb.dump_state(indent + 2u);
  INST_viterbi.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkViterbiTestbench::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 11u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  num = INST_emission_idx_tb.dump_VCD_defs(num);
  num = INST_inputs.dump_VCD_defs(num);
  num = INST_n_and_m.dump_VCD_defs(num);
  num = INST_outcome_idx_tb.dump_VCD_defs(num);
  num = INST_p_emission.dump_VCD_defs(num);
  num = INST_p_transition.dump_VCD_defs(num);
  num = INST_read_emission_tb.dump_VCD_defs(num);
  num = INST_read_outcome_tb.dump_VCD_defs(num);
  num = INST_read_transition_tb.dump_VCD_defs(num);
  num = INST_transition_idx_tb.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_viterbi.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkViterbiTestbench::dump_VCD(tVCDDumpType dt,
				      unsigned int levels,
				      MOD_mkViterbiTestbench &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkViterbiTestbench::vcd_defs(tVCDDumpType dt, MOD_mkViterbiTestbench &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}

void MOD_mkViterbiTestbench::vcd_prims(tVCDDumpType dt, MOD_mkViterbiTestbench &backing)
{
  INST_emission_idx_tb.dump_VCD(dt, backing.INST_emission_idx_tb);
  INST_inputs.dump_VCD(dt, backing.INST_inputs);
  INST_n_and_m.dump_VCD(dt, backing.INST_n_and_m);
  INST_outcome_idx_tb.dump_VCD(dt, backing.INST_outcome_idx_tb);
  INST_p_emission.dump_VCD(dt, backing.INST_p_emission);
  INST_p_transition.dump_VCD(dt, backing.INST_p_transition);
  INST_read_emission_tb.dump_VCD(dt, backing.INST_read_emission_tb);
  INST_read_outcome_tb.dump_VCD(dt, backing.INST_read_outcome_tb);
  INST_read_transition_tb.dump_VCD(dt, backing.INST_read_transition_tb);
  INST_transition_idx_tb.dump_VCD(dt, backing.INST_transition_idx_tb);
}

void MOD_mkViterbiTestbench::vcd_submodules(tVCDDumpType dt,
					    unsigned int levels,
					    MOD_mkViterbiTestbench &backing)
{
  INST_viterbi.dump_VCD(dt, levels, backing.INST_viterbi);
}
