<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Flow Non-Default Global Settings</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Assignment Name</TH>
<TH>Value</TH>
<TH>Default Value</TH>
<TH>Entity Name</TH>
<TH>Section Id</TH>
</TR>
</thead><tbody><TR >
<TD >COMPILER_SIGNATURE_ID</TD>
<TD >70787612899675.138985878225168</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_OUTPUT_DATA_FORMAT</TD>
<TD >Verilog Hdl</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_SIMULATION_TOOL</TD>
<TD >ModelSim-Altera (Verilog)</TD>
<TD ><None></TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TIME_SCALE</TD>
<TD >10 ps</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >ENABLE_SIGNALTAP</TD>
<TD >On</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >MAX_CORE_JUNCTION_TEMP</TD>
<TD >85</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >MIN_CORE_JUNCTION_TEMP</TD>
<TD >0</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >OUTPUT_IO_TIMING_FAR_END_VMEAS</TD>
<TD >Half Signal Swing</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >OUTPUT_IO_TIMING_FAR_END_VMEAS</TD>
<TD >Half Signal Swing</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >OUTPUT_IO_TIMING_NEAR_END_VMEAS</TD>
<TD >Half Vccio</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >OUTPUT_IO_TIMING_NEAR_END_VMEAS</TD>
<TD >Half Vccio</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PARTITION_COLOR</TD>
<TD >16764057</TD>
<TD >--</TD>
<TD >DE0_Nano</TD>
<TD >Top</TD>
</TR>
</tbody><tbody><TR >
<TD >PARTITION_FITTER_PRESERVATION_LEVEL</TD>
<TD >PLACEMENT_AND_ROUTING</TD>
<TD >--</TD>
<TD >DE0_Nano</TD>
<TD >Top</TD>
</TR>
</tbody><tbody><TR >
<TD >PARTITION_NETLIST_TYPE</TD>
<TD >SOURCE</TD>
<TD >--</TD>
<TD >DE0_Nano</TD>
<TD >Top</TD>
</TR>
</tbody><tbody><TR >
<TD >POWER_BOARD_THERMAL_MODEL</TD>
<TD >None (CONSERVATIVE)</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >POWER_PRESET_COOLING_SOLUTION</TD>
<TD >23 MM HEAT SINK WITH 200 LFPM AIRFLOW</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PROJECT_OUTPUT_DIRECTORY</TD>
<TD >output_files</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >TOP_LEVEL_ENTITY</TD>
<TD >DE0_Nano</TD>
<TD >FPGA_clock</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >USE_SIGNALTAP_FILE</TD>
<TD >stp3.stp</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
