<stg><name>cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5</name>


<trans_list>

<trans id="2710" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="20" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln308_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln308

]]></Node>
<StgValue><ssdm name="zext_ln308_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i20 0, i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %store_ln317 = store i5 0, i5 %i1

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln318 = store i8 0, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln320 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_322_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_322_6:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
VITIS_LOOP_322_6:1 %indvar_flatten14_load = load i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_322_6:2 %icmp_ln317 = icmp_eq  i20 %indvar_flatten14_load, i20 802816

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_322_6:3 %add_ln317_1 = add i20 %indvar_flatten14_load, i20 1

]]></Node>
<StgValue><ssdm name="add_ln317_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_322_6:4 %br_ln317 = br i1 %icmp_ln317, void %for.inc55, void %for.inc58.exitStub

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55:6 %icmp_ln318 = icmp_eq  i16 %indvar_flatten_load, i16 50176

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx44726.exit:0 %add_ln318_6 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln318_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44726.exit:1 %select_ln318_3 = select i1 %icmp_ln318, i16 1, i16 %add_ln318_6

]]></Node>
<StgValue><ssdm name="select_ln318_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:2 %store_ln317 = store i20 %add_ln317_1, i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:4 %store_ln318 = store i16 %select_ln318_3, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc55:0 %w_load = load i8 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc55:1 %h_load = load i8 %h

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:7 %select_ln317 = select i1 %icmp_ln318, i8 0, i8 %h_load

]]></Node>
<StgValue><ssdm name="select_ln317"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:10 %xor_ln317 = xor i1 %icmp_ln318, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln317"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:11 %icmp_ln320 = icmp_eq  i8 %w_load, i8 224

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:12 %and_ln317 = and i1 %icmp_ln320, i1 %xor_ln317

]]></Node>
<StgValue><ssdm name="and_ln317"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:14 %add_ln318_4 = add i8 %select_ln317, i8 1

]]></Node>
<StgValue><ssdm name="add_ln318_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:15 %or_ln318 = or i1 %and_ln317, i1 %icmp_ln318

]]></Node>
<StgValue><ssdm name="or_ln318"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:16 %select_ln318 = select i1 %or_ln318, i8 0, i8 %w_load

]]></Node>
<StgValue><ssdm name="select_ln318"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:19 %select_ln318_2 = select i1 %and_ln317, i8 %add_ln318_4, i8 %select_ln317

]]></Node>
<StgValue><ssdm name="select_ln318_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="8">
<![CDATA[
for.inc55:115 %trunc_ln320 = trunc i8 %select_ln318

]]></Node>
<StgValue><ssdm name="trunc_ln320"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:120 %add_ln320_3 = add i8 %select_ln318, i8 1

]]></Node>
<StgValue><ssdm name="add_ln320_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:262 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln318, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc55:1680 %switch_ln332 = switch i4 %trunc_ln320, void %arrayidx44726.case.15, i4 0, void %arrayidx44726.case.0, i4 1, void %arrayidx44726.case.1, i4 2, void %arrayidx44726.case.2, i4 3, void %arrayidx44726.case.3, i4 4, void %arrayidx44726.case.4, i4 5, void %arrayidx44726.case.5, i4 6, void %arrayidx44726.case.6, i4 7, void %arrayidx44726.case.7, i4 8, void %arrayidx44726.case.8, i4 9, void %arrayidx44726.case.9, i4 10, void %arrayidx44726.case.10, i4 11, void %arrayidx44726.case.11, i4 12, void %arrayidx44726.case.12, i4 13, void %arrayidx44726.case.13, i4 14, void %arrayidx44726.case.14

]]></Node>
<StgValue><ssdm name="switch_ln332"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:5 %store_ln318 = store i8 %select_ln318_2, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:6 %store_ln320 = store i8 %add_ln320_3, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="and_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:8 %add_ln318_3 = add i8 %h_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln318_3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:9 %select_ln317_1 = select i1 %icmp_ln318, i8 1, i8 %add_ln318_3

]]></Node>
<StgValue><ssdm name="select_ln317_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:17 %add_ln318_5 = add i8 %select_ln317, i8 2

]]></Node>
<StgValue><ssdm name="add_ln318_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:18 %select_ln318_1 = select i1 %and_ln317, i8 %add_ln318_5, i8 %select_ln317_1

]]></Node>
<StgValue><ssdm name="select_ln318_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:95 %select_ln318_1_cast = zext i8 %select_ln318_1

]]></Node>
<StgValue><ssdm name="select_ln318_1_cast"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:96 %mul25 = mul i17 %select_ln318_1_cast, i17 410

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:97 %tmp_156 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul25, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="121" st_id="12" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="123" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:85 %add_ln318 = add i8 %select_ln318_2, i8 4

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:86 %add_ln318_1 = add i8 %select_ln318_2, i8 3

]]></Node>
<StgValue><ssdm name="add_ln318_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:87 %add_ln318_2 = add i8 %select_ln318_2, i8 2

]]></Node>
<StgValue><ssdm name="add_ln318_2"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:88 %zext_ln318 = zext i8 %select_ln318_2

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:89 %mul_ln318 = mul i17 %zext_ln318, i17 410

]]></Node>
<StgValue><ssdm name="mul_ln318"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:90 %tmp_155 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln318, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:100 %add_ln318_2_cast = zext i8 %add_ln318_2

]]></Node>
<StgValue><ssdm name="add_ln318_2_cast"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:101 %mul22 = mul i17 %add_ln318_2_cast, i17 410

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:102 %tmp_157 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul22, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:105 %add_ln318_1_cast = zext i8 %add_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_1_cast"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:106 %mul19 = mul i17 %add_ln318_1_cast, i17 410

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:107 %tmp_158 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul19, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:110 %zext_ln320 = zext i8 %add_ln318

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:111 %mul_ln320 = mul i17 %zext_ln320, i17 410

]]></Node>
<StgValue><ssdm name="mul_ln320"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:112 %tmp_159 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln320, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:91 %zext_ln333 = zext i6 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln333"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:92 %mul_ln333 = mul i12 %zext_ln333, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:93 %urem_ln318 = urem i8 %select_ln318_2, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3">
<![CDATA[
for.inc55:94 %trunc_ln318 = trunc i3 %urem_ln318

]]></Node>
<StgValue><ssdm name="trunc_ln318"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:98 %zext_ln333_1 = zext i6 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln333_1"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:99 %mul_ln333_1 = mul i12 %zext_ln333_1, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln333_1"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:103 %zext_ln333_2 = zext i6 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln333_2"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:104 %mul_ln333_2 = mul i12 %zext_ln333_2, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln333_2"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:108 %zext_ln333_3 = zext i6 %tmp_158

]]></Node>
<StgValue><ssdm name="zext_ln333_3"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:109 %mul_ln333_3 = mul i12 %zext_ln333_3, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln333_3"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:113 %zext_ln333_4 = zext i6 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln333_4"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:114 %mul_ln333_4 = mul i12 %zext_ln333_4, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln333_4"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:117 %add_ln320 = add i8 %select_ln318, i8 4

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:118 %add_ln320_1 = add i8 %select_ln318, i8 3

]]></Node>
<StgValue><ssdm name="add_ln320_1"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:119 %add_ln320_2 = add i8 %select_ln318, i8 2

]]></Node>
<StgValue><ssdm name="add_ln320_2"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:121 %zext_ln320_1 = zext i8 %select_ln318

]]></Node>
<StgValue><ssdm name="zext_ln320_1"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:122 %mul_ln320_1 = mul i17 %zext_ln320_1, i17 410

]]></Node>
<StgValue><ssdm name="mul_ln320_1"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:123 %tmp_160 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln320_1, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:260 %urem_ln320 = urem i8 %select_ln318, i8 5

]]></Node>
<StgValue><ssdm name="urem_ln320"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="3">
<![CDATA[
for.inc55:261 %trunc_ln320_1 = trunc i3 %urem_ln320

]]></Node>
<StgValue><ssdm name="trunc_ln320_1"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:331 %zext_ln333_11 = zext i8 %add_ln320_3

]]></Node>
<StgValue><ssdm name="zext_ln333_11"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:332 %mul_ln333_5 = mul i17 %zext_ln333_11, i17 410

]]></Node>
<StgValue><ssdm name="mul_ln333_5"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:333 %tmp_161 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln333_5, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:502 %zext_ln333_18 = zext i8 %add_ln320_2

]]></Node>
<StgValue><ssdm name="zext_ln333_18"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:503 %mul_ln333_6 = mul i17 %zext_ln333_18, i17 410

]]></Node>
<StgValue><ssdm name="mul_ln333_6"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:504 %tmp_162 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln333_6, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:673 %zext_ln333_25 = zext i8 %add_ln320_1

]]></Node>
<StgValue><ssdm name="zext_ln333_25"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:674 %mul_ln333_7 = mul i17 %zext_ln333_25, i17 410

]]></Node>
<StgValue><ssdm name="mul_ln333_7"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:675 %tmp_163 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln333_7, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="17" op_0_bw="8">
<![CDATA[
for.inc55:844 %zext_ln333_32 = zext i8 %add_ln320

]]></Node>
<StgValue><ssdm name="zext_ln333_32"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:845 %mul_ln333_8 = mul i17 %zext_ln333_32, i17 410

]]></Node>
<StgValue><ssdm name="mul_ln333_8"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:846 %tmp_164 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln333_8, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc55:2 %i1_load = load i5 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc55:3 %add_ln317 = add i5 %i1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc55:13 %select_ln317_2 = select i1 %icmp_ln318, i5 %add_ln317, i5 %i1_load

]]></Node>
<StgValue><ssdm name="select_ln317_2"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="5">
<![CDATA[
for.inc55:20 %empty = trunc i5 %select_ln317_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc55:27 %tmp_152 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %empty, i8 %zext_ln308_read

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:28 %p_cast6 = zext i12 %tmp_152

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:29 %weight_0_0_addr = getelementptr i32 %weight_0_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_0_0_addr"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:30 %weight_0_1_addr = getelementptr i32 %weight_0_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_0_1_addr"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:32 %weight_0_3_addr = getelementptr i32 %weight_0_3, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_0_3_addr"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:33 %weight_0_4_addr = getelementptr i32 %weight_0_4, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_0_4_addr"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:35 %weight_1_1_addr = getelementptr i32 %weight_1_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_1_1_addr"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:36 %weight_1_2_addr = getelementptr i32 %weight_1_2, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_1_2_addr"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:37 %weight_1_3_addr = getelementptr i32 %weight_1_3, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_1_3_addr"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:38 %weight_1_4_addr = getelementptr i32 %weight_1_4, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_1_4_addr"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:39 %weight_2_0_addr = getelementptr i32 %weight_2_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_2_0_addr"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:40 %weight_2_1_addr = getelementptr i32 %weight_2_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_2_1_addr"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:41 %weight_2_2_addr = getelementptr i32 %weight_2_2, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_2_2_addr"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:42 %weight_2_3_addr = getelementptr i32 %weight_2_3, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_2_3_addr"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:43 %weight_2_4_addr = getelementptr i32 %weight_2_4, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_2_4_addr"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:44 %weight_3_0_addr = getelementptr i32 %weight_3_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_3_0_addr"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:45 %weight_3_1_addr = getelementptr i32 %weight_3_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_3_1_addr"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:46 %weight_3_2_addr = getelementptr i32 %weight_3_2, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_3_2_addr"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:48 %weight_3_4_addr = getelementptr i32 %weight_3_4, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_3_4_addr"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:50 %weight_4_1_addr = getelementptr i32 %weight_4_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_4_1_addr"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:52 %weight_4_3_addr = getelementptr i32 %weight_4_3, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_4_3_addr"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:53 %weight_4_4_addr = getelementptr i32 %weight_4_4, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_4_4_addr"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:54 %weight_0_0_load = load i12 %weight_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_load"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:55 %weight_0_1_load = load i12 %weight_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_load"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:57 %weight_0_3_load = load i12 %weight_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_load"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:58 %weight_0_4_load = load i12 %weight_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_load"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:60 %weight_1_1_load = load i12 %weight_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_load"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:61 %weight_1_2_load = load i12 %weight_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_load"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:62 %weight_1_3_load = load i12 %weight_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_load"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:63 %weight_1_4_load = load i12 %weight_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_load"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:64 %weight_2_0_load = load i12 %weight_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_load"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:65 %weight_2_1_load = load i12 %weight_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_load"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:66 %weight_2_2_load = load i12 %weight_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_load"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:67 %weight_2_3_load = load i12 %weight_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_load"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:68 %weight_2_4_load = load i12 %weight_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_load"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:69 %weight_3_0_load = load i12 %weight_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_load"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:70 %weight_3_1_load = load i12 %weight_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_load"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:71 %weight_3_2_load = load i12 %weight_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_load"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:73 %weight_3_4_load = load i12 %weight_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_load"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:75 %weight_4_1_load = load i12 %weight_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_load"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:77 %weight_4_3_load = load i12 %weight_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_load"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:78 %weight_4_4_load = load i12 %weight_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_load"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:124 %zext_ln333_5 = zext i6 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln333_5"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:125 %add_ln333 = add i12 %mul_ln333, i12 %zext_ln333_5

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:126 %zext_ln333_6 = zext i12 %add_ln333

]]></Node>
<StgValue><ssdm name="zext_ln333_6"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:127 %input_0_0_addr = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_0_0_addr"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:128 %add_ln333_1 = add i12 %mul_ln333_1, i12 %zext_ln333_5

]]></Node>
<StgValue><ssdm name="add_ln333_1"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:131 %add_ln333_2 = add i12 %mul_ln333_2, i12 %zext_ln333_5

]]></Node>
<StgValue><ssdm name="add_ln333_2"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:132 %zext_ln333_8 = zext i12 %add_ln333_2

]]></Node>
<StgValue><ssdm name="zext_ln333_8"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:133 %input_0_0_addr_13 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_0_0_addr_13"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:134 %add_ln333_3 = add i12 %mul_ln333_3, i12 %zext_ln333_5

]]></Node>
<StgValue><ssdm name="add_ln333_3"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:135 %zext_ln333_9 = zext i12 %add_ln333_3

]]></Node>
<StgValue><ssdm name="zext_ln333_9"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:136 %input_0_0_addr_18 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_0_0_addr_18"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:137 %add_ln333_4 = add i12 %mul_ln333_4, i12 %zext_ln333_5

]]></Node>
<StgValue><ssdm name="add_ln333_4"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:140 %input_0_1_addr = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_0_1_addr"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:142 %input_0_1_addr_13 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_0_1_addr_13"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:143 %input_0_1_addr_18 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_0_1_addr_18"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:145 %input_0_2_addr = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_0_2_addr"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:147 %input_0_2_addr_13 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_0_2_addr_13"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:148 %input_0_2_addr_18 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_0_2_addr_18"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:150 %input_0_3_addr = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_0_3_addr"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:152 %input_0_3_addr_13 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_0_3_addr_13"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:153 %input_0_3_addr_18 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_0_3_addr_18"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:155 %input_0_4_addr = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_0_4_addr"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:157 %input_0_4_addr_13 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_0_4_addr_13"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:158 %input_0_4_addr_18 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_0_4_addr_18"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:160 %input_1_0_addr = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_1_0_addr"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:162 %input_1_0_addr_13 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_1_0_addr_13"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:163 %input_1_0_addr_18 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_1_0_addr_18"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:165 %input_1_1_addr = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_1_1_addr"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:167 %input_1_1_addr_13 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_1_1_addr_13"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:168 %input_1_1_addr_18 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_1_1_addr_18"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:170 %input_1_2_addr = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_1_2_addr"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:172 %input_1_2_addr_13 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_1_2_addr_13"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:173 %input_1_2_addr_18 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_1_2_addr_18"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:175 %input_1_3_addr = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_1_3_addr"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:177 %input_1_3_addr_13 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_1_3_addr_13"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:178 %input_1_3_addr_18 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_1_3_addr_18"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:180 %input_1_4_addr = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_1_4_addr"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:182 %input_1_4_addr_13 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_1_4_addr_13"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:183 %input_1_4_addr_18 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_1_4_addr_18"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:185 %input_2_0_addr = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_2_0_addr"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:187 %input_2_0_addr_13 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_2_0_addr_13"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:188 %input_2_0_addr_18 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_2_0_addr_18"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:190 %input_2_1_addr = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_2_1_addr"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:192 %input_2_1_addr_13 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_2_1_addr_13"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:193 %input_2_1_addr_18 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_2_1_addr_18"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:195 %input_2_2_addr = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_2_2_addr"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:197 %input_2_2_addr_13 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_2_2_addr_13"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:198 %input_2_2_addr_18 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_2_2_addr_18"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:200 %input_2_3_addr = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_2_3_addr"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:202 %input_2_3_addr_13 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_2_3_addr_13"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:203 %input_2_3_addr_18 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_2_3_addr_18"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:205 %input_2_4_addr = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_2_4_addr"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:207 %input_2_4_addr_13 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_2_4_addr_13"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:208 %input_2_4_addr_18 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_2_4_addr_18"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:210 %input_3_0_addr = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_3_0_addr"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:212 %input_3_0_addr_13 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_3_0_addr_13"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:213 %input_3_0_addr_18 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_3_0_addr_18"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:215 %input_3_1_addr = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_3_1_addr"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:217 %input_3_1_addr_13 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_3_1_addr_13"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:218 %input_3_1_addr_18 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_3_1_addr_18"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:220 %input_3_2_addr = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_3_2_addr"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:222 %input_3_2_addr_13 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_3_2_addr_13"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:223 %input_3_2_addr_18 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_3_2_addr_18"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:225 %input_3_3_addr = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_3_3_addr"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:227 %input_3_3_addr_13 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_3_3_addr_13"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:228 %input_3_3_addr_18 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_3_3_addr_18"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:230 %input_3_4_addr = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_3_4_addr"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:232 %input_3_4_addr_13 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_3_4_addr_13"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:233 %input_3_4_addr_18 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_3_4_addr_18"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:235 %input_4_0_addr = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_4_0_addr"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:237 %input_4_0_addr_13 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_4_0_addr_13"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:238 %input_4_0_addr_18 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_4_0_addr_18"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:240 %input_4_1_addr = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_4_1_addr"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:242 %input_4_1_addr_13 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_4_1_addr_13"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:243 %input_4_1_addr_18 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_4_1_addr_18"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:245 %input_4_2_addr = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_4_2_addr"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:247 %input_4_2_addr_13 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_4_2_addr_13"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:248 %input_4_2_addr_18 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_4_2_addr_18"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:250 %input_4_3_addr = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_4_3_addr"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:252 %input_4_3_addr_13 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_4_3_addr_13"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:253 %input_4_3_addr_18 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_4_3_addr_18"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:255 %input_4_4_addr = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_6

]]></Node>
<StgValue><ssdm name="input_4_4_addr"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:257 %input_4_4_addr_13 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_8

]]></Node>
<StgValue><ssdm name="input_4_4_addr_13"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:258 %input_4_4_addr_18 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_9

]]></Node>
<StgValue><ssdm name="input_4_4_addr_18"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:299 %input_0_0_load = load i12 %input_0_0_addr

]]></Node>
<StgValue><ssdm name="input_0_0_load"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:300 %input_0_1_load = load i12 %input_0_1_addr

]]></Node>
<StgValue><ssdm name="input_0_1_load"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:301 %input_0_2_load = load i12 %input_0_2_addr

]]></Node>
<StgValue><ssdm name="input_0_2_load"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:302 %input_0_3_load = load i12 %input_0_3_addr

]]></Node>
<StgValue><ssdm name="input_0_3_load"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:303 %input_0_4_load = load i12 %input_0_4_addr

]]></Node>
<StgValue><ssdm name="input_0_4_load"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:305 %input_1_0_load = load i12 %input_1_0_addr

]]></Node>
<StgValue><ssdm name="input_1_0_load"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:306 %input_1_1_load = load i12 %input_1_1_addr

]]></Node>
<StgValue><ssdm name="input_1_1_load"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:307 %input_1_2_load = load i12 %input_1_2_addr

]]></Node>
<StgValue><ssdm name="input_1_2_load"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:308 %input_1_3_load = load i12 %input_1_3_addr

]]></Node>
<StgValue><ssdm name="input_1_3_load"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:309 %input_1_4_load = load i12 %input_1_4_addr

]]></Node>
<StgValue><ssdm name="input_1_4_load"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:311 %input_2_0_load = load i12 %input_2_0_addr

]]></Node>
<StgValue><ssdm name="input_2_0_load"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:312 %input_2_1_load = load i12 %input_2_1_addr

]]></Node>
<StgValue><ssdm name="input_2_1_load"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:313 %input_2_2_load = load i12 %input_2_2_addr

]]></Node>
<StgValue><ssdm name="input_2_2_load"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:314 %input_2_3_load = load i12 %input_2_3_addr

]]></Node>
<StgValue><ssdm name="input_2_3_load"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:315 %input_2_4_load = load i12 %input_2_4_addr

]]></Node>
<StgValue><ssdm name="input_2_4_load"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:317 %input_3_0_load = load i12 %input_3_0_addr

]]></Node>
<StgValue><ssdm name="input_3_0_load"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:318 %input_3_1_load = load i12 %input_3_1_addr

]]></Node>
<StgValue><ssdm name="input_3_1_load"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:319 %input_3_2_load = load i12 %input_3_2_addr

]]></Node>
<StgValue><ssdm name="input_3_2_load"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:320 %input_3_3_load = load i12 %input_3_3_addr

]]></Node>
<StgValue><ssdm name="input_3_3_load"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:321 %input_3_4_load = load i12 %input_3_4_addr

]]></Node>
<StgValue><ssdm name="input_3_4_load"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:323 %input_4_0_load = load i12 %input_4_0_addr

]]></Node>
<StgValue><ssdm name="input_4_0_load"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:324 %input_4_1_load = load i12 %input_4_1_addr

]]></Node>
<StgValue><ssdm name="input_4_1_load"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:325 %input_4_2_load = load i12 %input_4_2_addr

]]></Node>
<StgValue><ssdm name="input_4_2_load"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:326 %input_4_3_load = load i12 %input_4_3_addr

]]></Node>
<StgValue><ssdm name="input_4_3_load"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:327 %input_4_4_load = load i12 %input_4_4_addr

]]></Node>
<StgValue><ssdm name="input_4_4_load"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:334 %zext_ln333_12 = zext i6 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln333_12"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:335 %add_ln333_5 = add i12 %mul_ln333, i12 %zext_ln333_12

]]></Node>
<StgValue><ssdm name="add_ln333_5"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:336 %zext_ln333_13 = zext i12 %add_ln333_5

]]></Node>
<StgValue><ssdm name="zext_ln333_13"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:337 %input_0_0_addr_4 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_0_0_addr_4"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:338 %add_ln333_6 = add i12 %mul_ln333_1, i12 %zext_ln333_12

]]></Node>
<StgValue><ssdm name="add_ln333_6"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:339 %zext_ln333_14 = zext i12 %add_ln333_6

]]></Node>
<StgValue><ssdm name="zext_ln333_14"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:340 %input_0_0_addr_9 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_0_0_addr_9"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:341 %add_ln333_7 = add i12 %mul_ln333_2, i12 %zext_ln333_12

]]></Node>
<StgValue><ssdm name="add_ln333_7"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:342 %zext_ln333_15 = zext i12 %add_ln333_7

]]></Node>
<StgValue><ssdm name="zext_ln333_15"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:343 %input_0_0_addr_14 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_0_0_addr_14"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:344 %add_ln333_8 = add i12 %mul_ln333_3, i12 %zext_ln333_12

]]></Node>
<StgValue><ssdm name="add_ln333_8"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:345 %zext_ln333_16 = zext i12 %add_ln333_8

]]></Node>
<StgValue><ssdm name="zext_ln333_16"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:346 %input_0_0_addr_19 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_0_0_addr_19"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:347 %add_ln333_9 = add i12 %mul_ln333_4, i12 %zext_ln333_12

]]></Node>
<StgValue><ssdm name="add_ln333_9"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:348 %zext_ln333_17 = zext i12 %add_ln333_9

]]></Node>
<StgValue><ssdm name="zext_ln333_17"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:349 %input_0_0_addr_24 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_0_0_addr_24"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:350 %input_0_1_addr_4 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_0_1_addr_4"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:351 %input_0_1_addr_9 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_0_1_addr_9"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:352 %input_0_1_addr_14 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_0_1_addr_14"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:353 %input_0_1_addr_19 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_0_1_addr_19"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:354 %input_0_1_addr_24 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_0_1_addr_24"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:355 %input_0_2_addr_4 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_0_2_addr_4"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:356 %input_0_2_addr_9 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_0_2_addr_9"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:357 %input_0_2_addr_14 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_0_2_addr_14"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:358 %input_0_2_addr_19 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_0_2_addr_19"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:359 %input_0_2_addr_24 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_0_2_addr_24"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:360 %input_0_3_addr_4 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_0_3_addr_4"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:361 %input_0_3_addr_9 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_0_3_addr_9"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:362 %input_0_3_addr_14 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_0_3_addr_14"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:363 %input_0_3_addr_19 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_0_3_addr_19"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:364 %input_0_3_addr_24 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_0_3_addr_24"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:365 %input_0_4_addr_4 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_0_4_addr_4"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:366 %input_0_4_addr_9 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_0_4_addr_9"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:367 %input_0_4_addr_14 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_0_4_addr_14"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:368 %input_0_4_addr_19 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_0_4_addr_19"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:369 %input_0_4_addr_24 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_0_4_addr_24"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:370 %input_1_0_addr_4 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_1_0_addr_4"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:371 %input_1_0_addr_9 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_1_0_addr_9"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:372 %input_1_0_addr_14 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_1_0_addr_14"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:373 %input_1_0_addr_19 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_1_0_addr_19"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:374 %input_1_0_addr_24 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_1_0_addr_24"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:375 %input_1_1_addr_4 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_1_1_addr_4"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:376 %input_1_1_addr_9 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_1_1_addr_9"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:377 %input_1_1_addr_14 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_1_1_addr_14"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:378 %input_1_1_addr_19 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_1_1_addr_19"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:379 %input_1_1_addr_24 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_1_1_addr_24"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:380 %input_1_2_addr_4 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_1_2_addr_4"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:381 %input_1_2_addr_9 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_1_2_addr_9"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:382 %input_1_2_addr_14 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_1_2_addr_14"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:383 %input_1_2_addr_19 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_1_2_addr_19"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:384 %input_1_2_addr_24 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_1_2_addr_24"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:385 %input_1_3_addr_4 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_1_3_addr_4"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:386 %input_1_3_addr_9 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_1_3_addr_9"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:387 %input_1_3_addr_14 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_1_3_addr_14"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:388 %input_1_3_addr_19 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_1_3_addr_19"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:389 %input_1_3_addr_24 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_1_3_addr_24"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:390 %input_1_4_addr_4 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_1_4_addr_4"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:391 %input_1_4_addr_9 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_1_4_addr_9"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:392 %input_1_4_addr_14 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_1_4_addr_14"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:393 %input_1_4_addr_19 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_1_4_addr_19"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:394 %input_1_4_addr_24 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_1_4_addr_24"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:395 %input_2_0_addr_4 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_2_0_addr_4"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:396 %input_2_0_addr_9 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_2_0_addr_9"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:397 %input_2_0_addr_14 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_2_0_addr_14"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:398 %input_2_0_addr_19 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_2_0_addr_19"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:399 %input_2_0_addr_24 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_2_0_addr_24"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:400 %input_2_1_addr_4 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_2_1_addr_4"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:401 %input_2_1_addr_9 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_2_1_addr_9"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:402 %input_2_1_addr_14 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_2_1_addr_14"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:403 %input_2_1_addr_19 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_2_1_addr_19"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:404 %input_2_1_addr_24 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_2_1_addr_24"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:405 %input_2_2_addr_4 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_2_2_addr_4"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:406 %input_2_2_addr_9 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_2_2_addr_9"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:407 %input_2_2_addr_14 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_2_2_addr_14"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:408 %input_2_2_addr_19 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_2_2_addr_19"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:409 %input_2_2_addr_24 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_2_2_addr_24"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:410 %input_2_3_addr_4 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_2_3_addr_4"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:411 %input_2_3_addr_9 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_2_3_addr_9"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:412 %input_2_3_addr_14 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_2_3_addr_14"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:413 %input_2_3_addr_19 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_2_3_addr_19"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:414 %input_2_3_addr_24 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_2_3_addr_24"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:415 %input_2_4_addr_4 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_2_4_addr_4"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:416 %input_2_4_addr_9 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_2_4_addr_9"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:417 %input_2_4_addr_14 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_2_4_addr_14"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:418 %input_2_4_addr_19 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_2_4_addr_19"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:419 %input_2_4_addr_24 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_2_4_addr_24"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:420 %input_3_0_addr_4 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_3_0_addr_4"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:421 %input_3_0_addr_9 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_3_0_addr_9"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:422 %input_3_0_addr_14 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_3_0_addr_14"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:423 %input_3_0_addr_19 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_3_0_addr_19"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:424 %input_3_0_addr_24 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_3_0_addr_24"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:425 %input_3_1_addr_4 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_3_1_addr_4"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:426 %input_3_1_addr_9 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_3_1_addr_9"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:427 %input_3_1_addr_14 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_3_1_addr_14"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:428 %input_3_1_addr_19 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_3_1_addr_19"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:429 %input_3_1_addr_24 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_3_1_addr_24"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:430 %input_3_2_addr_4 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_3_2_addr_4"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:431 %input_3_2_addr_9 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_3_2_addr_9"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:432 %input_3_2_addr_14 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_3_2_addr_14"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:433 %input_3_2_addr_19 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_3_2_addr_19"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:434 %input_3_2_addr_24 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_3_2_addr_24"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:435 %input_3_3_addr_4 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_3_3_addr_4"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:436 %input_3_3_addr_9 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_3_3_addr_9"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:437 %input_3_3_addr_14 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_3_3_addr_14"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:438 %input_3_3_addr_19 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_3_3_addr_19"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:439 %input_3_3_addr_24 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_3_3_addr_24"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:440 %input_3_4_addr_4 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_3_4_addr_4"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:441 %input_3_4_addr_9 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_3_4_addr_9"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:442 %input_3_4_addr_14 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_3_4_addr_14"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:443 %input_3_4_addr_19 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_3_4_addr_19"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:444 %input_3_4_addr_24 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_3_4_addr_24"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:445 %input_4_0_addr_4 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_4_0_addr_4"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:446 %input_4_0_addr_9 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_4_0_addr_9"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:447 %input_4_0_addr_14 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_4_0_addr_14"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:448 %input_4_0_addr_19 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_4_0_addr_19"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:449 %input_4_0_addr_24 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_4_0_addr_24"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:450 %input_4_1_addr_4 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_4_1_addr_4"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:451 %input_4_1_addr_9 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_4_1_addr_9"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:452 %input_4_1_addr_14 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_4_1_addr_14"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:453 %input_4_1_addr_19 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_4_1_addr_19"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:454 %input_4_1_addr_24 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_4_1_addr_24"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:455 %input_4_2_addr_4 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_4_2_addr_4"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:456 %input_4_2_addr_9 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_4_2_addr_9"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:457 %input_4_2_addr_14 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_4_2_addr_14"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:458 %input_4_2_addr_19 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_4_2_addr_19"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:459 %input_4_2_addr_24 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_4_2_addr_24"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:460 %input_4_3_addr_4 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_4_3_addr_4"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:461 %input_4_3_addr_9 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_4_3_addr_9"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:462 %input_4_3_addr_14 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_4_3_addr_14"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:463 %input_4_3_addr_19 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_4_3_addr_19"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:464 %input_4_3_addr_24 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_4_3_addr_24"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:465 %input_4_4_addr_4 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_13

]]></Node>
<StgValue><ssdm name="input_4_4_addr_4"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:466 %input_4_4_addr_9 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_14

]]></Node>
<StgValue><ssdm name="input_4_4_addr_9"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:467 %input_4_4_addr_14 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_15

]]></Node>
<StgValue><ssdm name="input_4_4_addr_14"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:468 %input_4_4_addr_19 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_16

]]></Node>
<StgValue><ssdm name="input_4_4_addr_19"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:469 %input_4_4_addr_24 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_17

]]></Node>
<StgValue><ssdm name="input_4_4_addr_24"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:470 %input_0_0_load_1 = load i12 %input_0_0_addr_4

]]></Node>
<StgValue><ssdm name="input_0_0_load_1"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:471 %input_0_1_load_1 = load i12 %input_0_1_addr_4

]]></Node>
<StgValue><ssdm name="input_0_1_load_1"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:472 %input_0_2_load_1 = load i12 %input_0_2_addr_4

]]></Node>
<StgValue><ssdm name="input_0_2_load_1"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:473 %input_0_3_load_1 = load i12 %input_0_3_addr_4

]]></Node>
<StgValue><ssdm name="input_0_3_load_1"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:474 %input_0_4_load_1 = load i12 %input_0_4_addr_4

]]></Node>
<StgValue><ssdm name="input_0_4_load_1"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:476 %input_1_0_load_1 = load i12 %input_1_0_addr_4

]]></Node>
<StgValue><ssdm name="input_1_0_load_1"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:477 %input_1_1_load_1 = load i12 %input_1_1_addr_4

]]></Node>
<StgValue><ssdm name="input_1_1_load_1"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:478 %input_1_2_load_1 = load i12 %input_1_2_addr_4

]]></Node>
<StgValue><ssdm name="input_1_2_load_1"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:479 %input_1_3_load_1 = load i12 %input_1_3_addr_4

]]></Node>
<StgValue><ssdm name="input_1_3_load_1"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:480 %input_1_4_load_1 = load i12 %input_1_4_addr_4

]]></Node>
<StgValue><ssdm name="input_1_4_load_1"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:482 %input_2_0_load_1 = load i12 %input_2_0_addr_4

]]></Node>
<StgValue><ssdm name="input_2_0_load_1"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:483 %input_2_1_load_1 = load i12 %input_2_1_addr_4

]]></Node>
<StgValue><ssdm name="input_2_1_load_1"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:484 %input_2_2_load_1 = load i12 %input_2_2_addr_4

]]></Node>
<StgValue><ssdm name="input_2_2_load_1"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:485 %input_2_3_load_1 = load i12 %input_2_3_addr_4

]]></Node>
<StgValue><ssdm name="input_2_3_load_1"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:486 %input_2_4_load_1 = load i12 %input_2_4_addr_4

]]></Node>
<StgValue><ssdm name="input_2_4_load_1"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:488 %input_3_0_load_1 = load i12 %input_3_0_addr_4

]]></Node>
<StgValue><ssdm name="input_3_0_load_1"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:489 %input_3_1_load_1 = load i12 %input_3_1_addr_4

]]></Node>
<StgValue><ssdm name="input_3_1_load_1"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:490 %input_3_2_load_1 = load i12 %input_3_2_addr_4

]]></Node>
<StgValue><ssdm name="input_3_2_load_1"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:491 %input_3_3_load_1 = load i12 %input_3_3_addr_4

]]></Node>
<StgValue><ssdm name="input_3_3_load_1"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:492 %input_3_4_load_1 = load i12 %input_3_4_addr_4

]]></Node>
<StgValue><ssdm name="input_3_4_load_1"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:494 %input_4_0_load_1 = load i12 %input_4_0_addr_4

]]></Node>
<StgValue><ssdm name="input_4_0_load_1"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:495 %input_4_1_load_1 = load i12 %input_4_1_addr_4

]]></Node>
<StgValue><ssdm name="input_4_1_load_1"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:496 %input_4_2_load_1 = load i12 %input_4_2_addr_4

]]></Node>
<StgValue><ssdm name="input_4_2_load_1"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:497 %input_4_3_load_1 = load i12 %input_4_3_addr_4

]]></Node>
<StgValue><ssdm name="input_4_3_load_1"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:498 %input_4_4_load_1 = load i12 %input_4_4_addr_4

]]></Node>
<StgValue><ssdm name="input_4_4_load_1"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:505 %zext_ln333_19 = zext i6 %tmp_162

]]></Node>
<StgValue><ssdm name="zext_ln333_19"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:506 %add_ln333_10 = add i12 %mul_ln333, i12 %zext_ln333_19

]]></Node>
<StgValue><ssdm name="add_ln333_10"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:509 %add_ln333_11 = add i12 %mul_ln333_1, i12 %zext_ln333_19

]]></Node>
<StgValue><ssdm name="add_ln333_11"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:510 %zext_ln333_21 = zext i12 %add_ln333_11

]]></Node>
<StgValue><ssdm name="zext_ln333_21"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:511 %input_0_0_addr_10 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_0_0_addr_10"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:512 %add_ln333_12 = add i12 %mul_ln333_2, i12 %zext_ln333_19

]]></Node>
<StgValue><ssdm name="add_ln333_12"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:513 %zext_ln333_22 = zext i12 %add_ln333_12

]]></Node>
<StgValue><ssdm name="zext_ln333_22"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:514 %input_0_0_addr_15 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_0_0_addr_15"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:515 %add_ln333_13 = add i12 %mul_ln333_3, i12 %zext_ln333_19

]]></Node>
<StgValue><ssdm name="add_ln333_13"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:516 %zext_ln333_23 = zext i12 %add_ln333_13

]]></Node>
<StgValue><ssdm name="zext_ln333_23"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:517 %input_0_0_addr_20 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_0_0_addr_20"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:518 %add_ln333_14 = add i12 %mul_ln333_4, i12 %zext_ln333_19

]]></Node>
<StgValue><ssdm name="add_ln333_14"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:522 %input_0_1_addr_10 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_0_1_addr_10"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:523 %input_0_1_addr_15 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_0_1_addr_15"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:524 %input_0_1_addr_20 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_0_1_addr_20"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:527 %input_0_2_addr_10 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_0_2_addr_10"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:528 %input_0_2_addr_15 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_0_2_addr_15"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:529 %input_0_2_addr_20 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_0_2_addr_20"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:532 %input_0_3_addr_10 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_0_3_addr_10"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:533 %input_0_3_addr_15 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_0_3_addr_15"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:534 %input_0_3_addr_20 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_0_3_addr_20"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:537 %input_0_4_addr_10 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_0_4_addr_10"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:538 %input_0_4_addr_15 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_0_4_addr_15"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:539 %input_0_4_addr_20 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_0_4_addr_20"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:542 %input_1_0_addr_10 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_1_0_addr_10"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:543 %input_1_0_addr_15 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_1_0_addr_15"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:544 %input_1_0_addr_20 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_1_0_addr_20"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:547 %input_1_1_addr_10 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_1_1_addr_10"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:548 %input_1_1_addr_15 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_1_1_addr_15"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:549 %input_1_1_addr_20 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_1_1_addr_20"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:552 %input_1_2_addr_10 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_1_2_addr_10"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:553 %input_1_2_addr_15 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_1_2_addr_15"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:554 %input_1_2_addr_20 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_1_2_addr_20"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:557 %input_1_3_addr_10 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_1_3_addr_10"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:558 %input_1_3_addr_15 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_1_3_addr_15"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:559 %input_1_3_addr_20 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_1_3_addr_20"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:562 %input_1_4_addr_10 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_1_4_addr_10"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:563 %input_1_4_addr_15 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_1_4_addr_15"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:564 %input_1_4_addr_20 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_1_4_addr_20"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:567 %input_2_0_addr_10 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_2_0_addr_10"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:568 %input_2_0_addr_15 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_2_0_addr_15"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:569 %input_2_0_addr_20 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_2_0_addr_20"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:572 %input_2_1_addr_10 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_2_1_addr_10"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:573 %input_2_1_addr_15 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_2_1_addr_15"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:574 %input_2_1_addr_20 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_2_1_addr_20"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:577 %input_2_2_addr_10 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_2_2_addr_10"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:578 %input_2_2_addr_15 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_2_2_addr_15"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:579 %input_2_2_addr_20 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_2_2_addr_20"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:582 %input_2_3_addr_10 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_2_3_addr_10"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:583 %input_2_3_addr_15 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_2_3_addr_15"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:584 %input_2_3_addr_20 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_2_3_addr_20"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:587 %input_2_4_addr_10 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_2_4_addr_10"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:588 %input_2_4_addr_15 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_2_4_addr_15"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:589 %input_2_4_addr_20 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_2_4_addr_20"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:592 %input_3_0_addr_10 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_3_0_addr_10"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:593 %input_3_0_addr_15 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_3_0_addr_15"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:594 %input_3_0_addr_20 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_3_0_addr_20"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:597 %input_3_1_addr_10 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_3_1_addr_10"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:598 %input_3_1_addr_15 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_3_1_addr_15"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:599 %input_3_1_addr_20 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_3_1_addr_20"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:602 %input_3_2_addr_10 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_3_2_addr_10"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:603 %input_3_2_addr_15 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_3_2_addr_15"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:604 %input_3_2_addr_20 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_3_2_addr_20"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:607 %input_3_3_addr_10 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_3_3_addr_10"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:608 %input_3_3_addr_15 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_3_3_addr_15"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:609 %input_3_3_addr_20 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_3_3_addr_20"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:612 %input_3_4_addr_10 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_3_4_addr_10"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:613 %input_3_4_addr_15 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_3_4_addr_15"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:614 %input_3_4_addr_20 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_3_4_addr_20"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:617 %input_4_0_addr_10 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_4_0_addr_10"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:618 %input_4_0_addr_15 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_4_0_addr_15"/></StgValue>
</operation>

<operation id="559" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:619 %input_4_0_addr_20 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_4_0_addr_20"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:622 %input_4_1_addr_10 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_4_1_addr_10"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:623 %input_4_1_addr_15 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_4_1_addr_15"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:624 %input_4_1_addr_20 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_4_1_addr_20"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:627 %input_4_2_addr_10 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_4_2_addr_10"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:628 %input_4_2_addr_15 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_4_2_addr_15"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:629 %input_4_2_addr_20 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_4_2_addr_20"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:632 %input_4_3_addr_10 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_4_3_addr_10"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:633 %input_4_3_addr_15 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_4_3_addr_15"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:634 %input_4_3_addr_20 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_4_3_addr_20"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:637 %input_4_4_addr_10 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_21

]]></Node>
<StgValue><ssdm name="input_4_4_addr_10"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:638 %input_4_4_addr_15 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_22

]]></Node>
<StgValue><ssdm name="input_4_4_addr_15"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:639 %input_4_4_addr_20 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_23

]]></Node>
<StgValue><ssdm name="input_4_4_addr_20"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:676 %zext_ln333_26 = zext i6 %tmp_163

]]></Node>
<StgValue><ssdm name="zext_ln333_26"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:677 %add_ln333_15 = add i12 %mul_ln333, i12 %zext_ln333_26

]]></Node>
<StgValue><ssdm name="add_ln333_15"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:678 %zext_ln333_27 = zext i12 %add_ln333_15

]]></Node>
<StgValue><ssdm name="zext_ln333_27"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:679 %input_0_0_addr_6 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_0_0_addr_6"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:680 %add_ln333_16 = add i12 %mul_ln333_1, i12 %zext_ln333_26

]]></Node>
<StgValue><ssdm name="add_ln333_16"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:681 %zext_ln333_28 = zext i12 %add_ln333_16

]]></Node>
<StgValue><ssdm name="zext_ln333_28"/></StgValue>
</operation>

<operation id="578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:682 %input_0_0_addr_11 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_0_0_addr_11"/></StgValue>
</operation>

<operation id="579" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:683 %add_ln333_17 = add i12 %mul_ln333_2, i12 %zext_ln333_26

]]></Node>
<StgValue><ssdm name="add_ln333_17"/></StgValue>
</operation>

<operation id="580" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:684 %zext_ln333_29 = zext i12 %add_ln333_17

]]></Node>
<StgValue><ssdm name="zext_ln333_29"/></StgValue>
</operation>

<operation id="581" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:685 %input_0_0_addr_16 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_0_0_addr_16"/></StgValue>
</operation>

<operation id="582" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:686 %add_ln333_18 = add i12 %mul_ln333_3, i12 %zext_ln333_26

]]></Node>
<StgValue><ssdm name="add_ln333_18"/></StgValue>
</operation>

<operation id="583" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:689 %add_ln333_19 = add i12 %mul_ln333_4, i12 %zext_ln333_26

]]></Node>
<StgValue><ssdm name="add_ln333_19"/></StgValue>
</operation>

<operation id="584" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:690 %zext_ln333_31 = zext i12 %add_ln333_19

]]></Node>
<StgValue><ssdm name="zext_ln333_31"/></StgValue>
</operation>

<operation id="585" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:691 %input_0_0_addr_26 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_0_0_addr_26"/></StgValue>
</operation>

<operation id="586" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:692 %input_0_1_addr_6 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_0_1_addr_6"/></StgValue>
</operation>

<operation id="587" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:693 %input_0_1_addr_11 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_0_1_addr_11"/></StgValue>
</operation>

<operation id="588" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:694 %input_0_1_addr_16 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_0_1_addr_16"/></StgValue>
</operation>

<operation id="589" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:696 %input_0_1_addr_26 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_0_1_addr_26"/></StgValue>
</operation>

<operation id="590" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:697 %input_0_2_addr_6 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_0_2_addr_6"/></StgValue>
</operation>

<operation id="591" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:698 %input_0_2_addr_11 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_0_2_addr_11"/></StgValue>
</operation>

<operation id="592" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:699 %input_0_2_addr_16 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_0_2_addr_16"/></StgValue>
</operation>

<operation id="593" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:701 %input_0_2_addr_26 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_0_2_addr_26"/></StgValue>
</operation>

<operation id="594" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:702 %input_0_3_addr_6 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_0_3_addr_6"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:703 %input_0_3_addr_11 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_0_3_addr_11"/></StgValue>
</operation>

<operation id="596" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:704 %input_0_3_addr_16 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_0_3_addr_16"/></StgValue>
</operation>

<operation id="597" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:706 %input_0_3_addr_26 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_0_3_addr_26"/></StgValue>
</operation>

<operation id="598" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:707 %input_0_4_addr_6 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_0_4_addr_6"/></StgValue>
</operation>

<operation id="599" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:708 %input_0_4_addr_11 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_0_4_addr_11"/></StgValue>
</operation>

<operation id="600" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:709 %input_0_4_addr_16 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_0_4_addr_16"/></StgValue>
</operation>

<operation id="601" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:711 %input_0_4_addr_26 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_0_4_addr_26"/></StgValue>
</operation>

<operation id="602" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:712 %input_1_0_addr_6 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_1_0_addr_6"/></StgValue>
</operation>

<operation id="603" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:713 %input_1_0_addr_11 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_1_0_addr_11"/></StgValue>
</operation>

<operation id="604" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:714 %input_1_0_addr_16 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_1_0_addr_16"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:716 %input_1_0_addr_26 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_1_0_addr_26"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:717 %input_1_1_addr_6 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_1_1_addr_6"/></StgValue>
</operation>

<operation id="607" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:718 %input_1_1_addr_11 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_1_1_addr_11"/></StgValue>
</operation>

<operation id="608" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:719 %input_1_1_addr_16 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_1_1_addr_16"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:721 %input_1_1_addr_26 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_1_1_addr_26"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:722 %input_1_2_addr_6 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_1_2_addr_6"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:723 %input_1_2_addr_11 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_1_2_addr_11"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:724 %input_1_2_addr_16 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_1_2_addr_16"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:726 %input_1_2_addr_26 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_1_2_addr_26"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:727 %input_1_3_addr_6 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_1_3_addr_6"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:728 %input_1_3_addr_11 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_1_3_addr_11"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:729 %input_1_3_addr_16 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_1_3_addr_16"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:731 %input_1_3_addr_26 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_1_3_addr_26"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:732 %input_1_4_addr_6 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_1_4_addr_6"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:733 %input_1_4_addr_11 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_1_4_addr_11"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:734 %input_1_4_addr_16 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_1_4_addr_16"/></StgValue>
</operation>

<operation id="621" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:736 %input_1_4_addr_26 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_1_4_addr_26"/></StgValue>
</operation>

<operation id="622" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:737 %input_2_0_addr_6 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_2_0_addr_6"/></StgValue>
</operation>

<operation id="623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:738 %input_2_0_addr_11 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_2_0_addr_11"/></StgValue>
</operation>

<operation id="624" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:739 %input_2_0_addr_16 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_2_0_addr_16"/></StgValue>
</operation>

<operation id="625" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:741 %input_2_0_addr_26 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_2_0_addr_26"/></StgValue>
</operation>

<operation id="626" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:742 %input_2_1_addr_6 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_2_1_addr_6"/></StgValue>
</operation>

<operation id="627" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:743 %input_2_1_addr_11 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_2_1_addr_11"/></StgValue>
</operation>

<operation id="628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:744 %input_2_1_addr_16 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_2_1_addr_16"/></StgValue>
</operation>

<operation id="629" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:746 %input_2_1_addr_26 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_2_1_addr_26"/></StgValue>
</operation>

<operation id="630" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:747 %input_2_2_addr_6 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_2_2_addr_6"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:748 %input_2_2_addr_11 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_2_2_addr_11"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:749 %input_2_2_addr_16 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_2_2_addr_16"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:751 %input_2_2_addr_26 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_2_2_addr_26"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:752 %input_2_3_addr_6 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_2_3_addr_6"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:753 %input_2_3_addr_11 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_2_3_addr_11"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:754 %input_2_3_addr_16 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_2_3_addr_16"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:756 %input_2_3_addr_26 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_2_3_addr_26"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:757 %input_2_4_addr_6 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_2_4_addr_6"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:758 %input_2_4_addr_11 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_2_4_addr_11"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:759 %input_2_4_addr_16 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_2_4_addr_16"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:761 %input_2_4_addr_26 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_2_4_addr_26"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:762 %input_3_0_addr_6 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_3_0_addr_6"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:763 %input_3_0_addr_11 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_3_0_addr_11"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:764 %input_3_0_addr_16 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_3_0_addr_16"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:766 %input_3_0_addr_26 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_3_0_addr_26"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:767 %input_3_1_addr_6 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_3_1_addr_6"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:768 %input_3_1_addr_11 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_3_1_addr_11"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:769 %input_3_1_addr_16 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_3_1_addr_16"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:771 %input_3_1_addr_26 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_3_1_addr_26"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:772 %input_3_2_addr_6 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_3_2_addr_6"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:773 %input_3_2_addr_11 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_3_2_addr_11"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:774 %input_3_2_addr_16 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_3_2_addr_16"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:776 %input_3_2_addr_26 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_3_2_addr_26"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:777 %input_3_3_addr_6 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_3_3_addr_6"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:778 %input_3_3_addr_11 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_3_3_addr_11"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:779 %input_3_3_addr_16 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_3_3_addr_16"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:781 %input_3_3_addr_26 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_3_3_addr_26"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:782 %input_3_4_addr_6 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_3_4_addr_6"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:783 %input_3_4_addr_11 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_3_4_addr_11"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:784 %input_3_4_addr_16 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_3_4_addr_16"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:786 %input_3_4_addr_26 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_3_4_addr_26"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:787 %input_4_0_addr_6 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_4_0_addr_6"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:788 %input_4_0_addr_11 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_4_0_addr_11"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:789 %input_4_0_addr_16 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_4_0_addr_16"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:791 %input_4_0_addr_26 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_4_0_addr_26"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:792 %input_4_1_addr_6 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_4_1_addr_6"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:793 %input_4_1_addr_11 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_4_1_addr_11"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:794 %input_4_1_addr_16 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_4_1_addr_16"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:796 %input_4_1_addr_26 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_4_1_addr_26"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:797 %input_4_2_addr_6 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_4_2_addr_6"/></StgValue>
</operation>

<operation id="671" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:798 %input_4_2_addr_11 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_4_2_addr_11"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:799 %input_4_2_addr_16 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_4_2_addr_16"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:801 %input_4_2_addr_26 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_4_2_addr_26"/></StgValue>
</operation>

<operation id="674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:802 %input_4_3_addr_6 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_4_3_addr_6"/></StgValue>
</operation>

<operation id="675" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:803 %input_4_3_addr_11 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_4_3_addr_11"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:804 %input_4_3_addr_16 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_4_3_addr_16"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:806 %input_4_3_addr_26 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_4_3_addr_26"/></StgValue>
</operation>

<operation id="678" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:807 %input_4_4_addr_6 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_27

]]></Node>
<StgValue><ssdm name="input_4_4_addr_6"/></StgValue>
</operation>

<operation id="679" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:808 %input_4_4_addr_11 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_28

]]></Node>
<StgValue><ssdm name="input_4_4_addr_11"/></StgValue>
</operation>

<operation id="680" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:809 %input_4_4_addr_16 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_29

]]></Node>
<StgValue><ssdm name="input_4_4_addr_16"/></StgValue>
</operation>

<operation id="681" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:811 %input_4_4_addr_26 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_31

]]></Node>
<StgValue><ssdm name="input_4_4_addr_26"/></StgValue>
</operation>

<operation id="682" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:812 %input_0_0_load_3 = load i12 %input_0_0_addr_6

]]></Node>
<StgValue><ssdm name="input_0_0_load_3"/></StgValue>
</operation>

<operation id="683" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:813 %input_0_1_load_3 = load i12 %input_0_1_addr_6

]]></Node>
<StgValue><ssdm name="input_0_1_load_3"/></StgValue>
</operation>

<operation id="684" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:814 %input_0_2_load_3 = load i12 %input_0_2_addr_6

]]></Node>
<StgValue><ssdm name="input_0_2_load_3"/></StgValue>
</operation>

<operation id="685" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:815 %input_0_3_load_3 = load i12 %input_0_3_addr_6

]]></Node>
<StgValue><ssdm name="input_0_3_load_3"/></StgValue>
</operation>

<operation id="686" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:816 %input_0_4_load_3 = load i12 %input_0_4_addr_6

]]></Node>
<StgValue><ssdm name="input_0_4_load_3"/></StgValue>
</operation>

<operation id="687" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:818 %input_1_0_load_3 = load i12 %input_1_0_addr_6

]]></Node>
<StgValue><ssdm name="input_1_0_load_3"/></StgValue>
</operation>

<operation id="688" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:819 %input_1_1_load_3 = load i12 %input_1_1_addr_6

]]></Node>
<StgValue><ssdm name="input_1_1_load_3"/></StgValue>
</operation>

<operation id="689" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:820 %input_1_2_load_3 = load i12 %input_1_2_addr_6

]]></Node>
<StgValue><ssdm name="input_1_2_load_3"/></StgValue>
</operation>

<operation id="690" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:821 %input_1_3_load_3 = load i12 %input_1_3_addr_6

]]></Node>
<StgValue><ssdm name="input_1_3_load_3"/></StgValue>
</operation>

<operation id="691" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:822 %input_1_4_load_3 = load i12 %input_1_4_addr_6

]]></Node>
<StgValue><ssdm name="input_1_4_load_3"/></StgValue>
</operation>

<operation id="692" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:824 %input_2_0_load_3 = load i12 %input_2_0_addr_6

]]></Node>
<StgValue><ssdm name="input_2_0_load_3"/></StgValue>
</operation>

<operation id="693" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:825 %input_2_1_load_3 = load i12 %input_2_1_addr_6

]]></Node>
<StgValue><ssdm name="input_2_1_load_3"/></StgValue>
</operation>

<operation id="694" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:826 %input_2_2_load_3 = load i12 %input_2_2_addr_6

]]></Node>
<StgValue><ssdm name="input_2_2_load_3"/></StgValue>
</operation>

<operation id="695" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:827 %input_2_3_load_3 = load i12 %input_2_3_addr_6

]]></Node>
<StgValue><ssdm name="input_2_3_load_3"/></StgValue>
</operation>

<operation id="696" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:828 %input_2_4_load_3 = load i12 %input_2_4_addr_6

]]></Node>
<StgValue><ssdm name="input_2_4_load_3"/></StgValue>
</operation>

<operation id="697" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:830 %input_3_0_load_3 = load i12 %input_3_0_addr_6

]]></Node>
<StgValue><ssdm name="input_3_0_load_3"/></StgValue>
</operation>

<operation id="698" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:831 %input_3_1_load_3 = load i12 %input_3_1_addr_6

]]></Node>
<StgValue><ssdm name="input_3_1_load_3"/></StgValue>
</operation>

<operation id="699" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:832 %input_3_2_load_3 = load i12 %input_3_2_addr_6

]]></Node>
<StgValue><ssdm name="input_3_2_load_3"/></StgValue>
</operation>

<operation id="700" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:833 %input_3_3_load_3 = load i12 %input_3_3_addr_6

]]></Node>
<StgValue><ssdm name="input_3_3_load_3"/></StgValue>
</operation>

<operation id="701" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:834 %input_3_4_load_3 = load i12 %input_3_4_addr_6

]]></Node>
<StgValue><ssdm name="input_3_4_load_3"/></StgValue>
</operation>

<operation id="702" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:836 %input_4_0_load_3 = load i12 %input_4_0_addr_6

]]></Node>
<StgValue><ssdm name="input_4_0_load_3"/></StgValue>
</operation>

<operation id="703" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:837 %input_4_1_load_3 = load i12 %input_4_1_addr_6

]]></Node>
<StgValue><ssdm name="input_4_1_load_3"/></StgValue>
</operation>

<operation id="704" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:838 %input_4_2_load_3 = load i12 %input_4_2_addr_6

]]></Node>
<StgValue><ssdm name="input_4_2_load_3"/></StgValue>
</operation>

<operation id="705" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:839 %input_4_3_load_3 = load i12 %input_4_3_addr_6

]]></Node>
<StgValue><ssdm name="input_4_3_load_3"/></StgValue>
</operation>

<operation id="706" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:840 %input_4_4_load_3 = load i12 %input_4_4_addr_6

]]></Node>
<StgValue><ssdm name="input_4_4_load_3"/></StgValue>
</operation>

<operation id="707" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="6">
<![CDATA[
for.inc55:847 %zext_ln333_33 = zext i6 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln333_33"/></StgValue>
</operation>

<operation id="708" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:848 %add_ln333_20 = add i12 %mul_ln333, i12 %zext_ln333_33

]]></Node>
<StgValue><ssdm name="add_ln333_20"/></StgValue>
</operation>

<operation id="709" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:849 %zext_ln333_34 = zext i12 %add_ln333_20

]]></Node>
<StgValue><ssdm name="zext_ln333_34"/></StgValue>
</operation>

<operation id="710" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:850 %input_0_0_addr_7 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_0_0_addr_7"/></StgValue>
</operation>

<operation id="711" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:851 %add_ln333_21 = add i12 %mul_ln333_1, i12 %zext_ln333_33

]]></Node>
<StgValue><ssdm name="add_ln333_21"/></StgValue>
</operation>

<operation id="712" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:852 %zext_ln333_35 = zext i12 %add_ln333_21

]]></Node>
<StgValue><ssdm name="zext_ln333_35"/></StgValue>
</operation>

<operation id="713" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:853 %input_0_0_addr_12 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_0_0_addr_12"/></StgValue>
</operation>

<operation id="714" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:854 %add_ln333_22 = add i12 %mul_ln333_2, i12 %zext_ln333_33

]]></Node>
<StgValue><ssdm name="add_ln333_22"/></StgValue>
</operation>

<operation id="715" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:855 %zext_ln333_36 = zext i12 %add_ln333_22

]]></Node>
<StgValue><ssdm name="zext_ln333_36"/></StgValue>
</operation>

<operation id="716" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:856 %input_0_0_addr_17 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_0_0_addr_17"/></StgValue>
</operation>

<operation id="717" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:857 %add_ln333_23 = add i12 %mul_ln333_3, i12 %zext_ln333_33

]]></Node>
<StgValue><ssdm name="add_ln333_23"/></StgValue>
</operation>

<operation id="718" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:858 %zext_ln333_37 = zext i12 %add_ln333_23

]]></Node>
<StgValue><ssdm name="zext_ln333_37"/></StgValue>
</operation>

<operation id="719" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:859 %input_0_0_addr_22 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_0_0_addr_22"/></StgValue>
</operation>

<operation id="720" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:860 %add_ln333_24 = add i12 %mul_ln333_4, i12 %zext_ln333_33

]]></Node>
<StgValue><ssdm name="add_ln333_24"/></StgValue>
</operation>

<operation id="721" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:861 %zext_ln333_38 = zext i12 %add_ln333_24

]]></Node>
<StgValue><ssdm name="zext_ln333_38"/></StgValue>
</operation>

<operation id="722" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:862 %input_0_0_addr_27 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_0_0_addr_27"/></StgValue>
</operation>

<operation id="723" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:863 %input_0_1_addr_7 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_0_1_addr_7"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:864 %input_0_1_addr_12 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_0_1_addr_12"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:865 %input_0_1_addr_17 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_0_1_addr_17"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:866 %input_0_1_addr_22 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_0_1_addr_22"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:867 %input_0_1_addr_27 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_0_1_addr_27"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:868 %input_0_2_addr_7 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_0_2_addr_7"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:869 %input_0_2_addr_12 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_0_2_addr_12"/></StgValue>
</operation>

<operation id="730" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:870 %input_0_2_addr_17 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_0_2_addr_17"/></StgValue>
</operation>

<operation id="731" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:871 %input_0_2_addr_22 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_0_2_addr_22"/></StgValue>
</operation>

<operation id="732" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:872 %input_0_2_addr_27 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_0_2_addr_27"/></StgValue>
</operation>

<operation id="733" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:873 %input_0_3_addr_7 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_0_3_addr_7"/></StgValue>
</operation>

<operation id="734" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:874 %input_0_3_addr_12 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_0_3_addr_12"/></StgValue>
</operation>

<operation id="735" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:875 %input_0_3_addr_17 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_0_3_addr_17"/></StgValue>
</operation>

<operation id="736" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:876 %input_0_3_addr_22 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_0_3_addr_22"/></StgValue>
</operation>

<operation id="737" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:877 %input_0_3_addr_27 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_0_3_addr_27"/></StgValue>
</operation>

<operation id="738" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:878 %input_0_4_addr_7 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_0_4_addr_7"/></StgValue>
</operation>

<operation id="739" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:879 %input_0_4_addr_12 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_0_4_addr_12"/></StgValue>
</operation>

<operation id="740" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:880 %input_0_4_addr_17 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_0_4_addr_17"/></StgValue>
</operation>

<operation id="741" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:881 %input_0_4_addr_22 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_0_4_addr_22"/></StgValue>
</operation>

<operation id="742" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:882 %input_0_4_addr_27 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_0_4_addr_27"/></StgValue>
</operation>

<operation id="743" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:883 %input_1_0_addr_7 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_1_0_addr_7"/></StgValue>
</operation>

<operation id="744" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:884 %input_1_0_addr_12 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_1_0_addr_12"/></StgValue>
</operation>

<operation id="745" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:885 %input_1_0_addr_17 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_1_0_addr_17"/></StgValue>
</operation>

<operation id="746" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:886 %input_1_0_addr_22 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_1_0_addr_22"/></StgValue>
</operation>

<operation id="747" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:887 %input_1_0_addr_27 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_1_0_addr_27"/></StgValue>
</operation>

<operation id="748" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:888 %input_1_1_addr_7 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_1_1_addr_7"/></StgValue>
</operation>

<operation id="749" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:889 %input_1_1_addr_12 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_1_1_addr_12"/></StgValue>
</operation>

<operation id="750" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:890 %input_1_1_addr_17 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_1_1_addr_17"/></StgValue>
</operation>

<operation id="751" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:891 %input_1_1_addr_22 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_1_1_addr_22"/></StgValue>
</operation>

<operation id="752" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:892 %input_1_1_addr_27 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_1_1_addr_27"/></StgValue>
</operation>

<operation id="753" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:893 %input_1_2_addr_7 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_1_2_addr_7"/></StgValue>
</operation>

<operation id="754" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:894 %input_1_2_addr_12 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_1_2_addr_12"/></StgValue>
</operation>

<operation id="755" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:895 %input_1_2_addr_17 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_1_2_addr_17"/></StgValue>
</operation>

<operation id="756" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:896 %input_1_2_addr_22 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_1_2_addr_22"/></StgValue>
</operation>

<operation id="757" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:897 %input_1_2_addr_27 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_1_2_addr_27"/></StgValue>
</operation>

<operation id="758" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:898 %input_1_3_addr_7 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_1_3_addr_7"/></StgValue>
</operation>

<operation id="759" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:899 %input_1_3_addr_12 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_1_3_addr_12"/></StgValue>
</operation>

<operation id="760" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:900 %input_1_3_addr_17 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_1_3_addr_17"/></StgValue>
</operation>

<operation id="761" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:901 %input_1_3_addr_22 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_1_3_addr_22"/></StgValue>
</operation>

<operation id="762" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:902 %input_1_3_addr_27 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_1_3_addr_27"/></StgValue>
</operation>

<operation id="763" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:903 %input_1_4_addr_7 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_1_4_addr_7"/></StgValue>
</operation>

<operation id="764" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:904 %input_1_4_addr_12 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_1_4_addr_12"/></StgValue>
</operation>

<operation id="765" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:905 %input_1_4_addr_17 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_1_4_addr_17"/></StgValue>
</operation>

<operation id="766" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:906 %input_1_4_addr_22 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_1_4_addr_22"/></StgValue>
</operation>

<operation id="767" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:907 %input_1_4_addr_27 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_1_4_addr_27"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:908 %input_2_0_addr_7 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_2_0_addr_7"/></StgValue>
</operation>

<operation id="769" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:909 %input_2_0_addr_12 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_2_0_addr_12"/></StgValue>
</operation>

<operation id="770" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:910 %input_2_0_addr_17 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_2_0_addr_17"/></StgValue>
</operation>

<operation id="771" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:911 %input_2_0_addr_22 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_2_0_addr_22"/></StgValue>
</operation>

<operation id="772" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:912 %input_2_0_addr_27 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_2_0_addr_27"/></StgValue>
</operation>

<operation id="773" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:913 %input_2_1_addr_7 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_2_1_addr_7"/></StgValue>
</operation>

<operation id="774" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:914 %input_2_1_addr_12 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_2_1_addr_12"/></StgValue>
</operation>

<operation id="775" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:915 %input_2_1_addr_17 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_2_1_addr_17"/></StgValue>
</operation>

<operation id="776" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:916 %input_2_1_addr_22 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_2_1_addr_22"/></StgValue>
</operation>

<operation id="777" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:917 %input_2_1_addr_27 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_2_1_addr_27"/></StgValue>
</operation>

<operation id="778" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:918 %input_2_2_addr_7 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_2_2_addr_7"/></StgValue>
</operation>

<operation id="779" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:919 %input_2_2_addr_12 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_2_2_addr_12"/></StgValue>
</operation>

<operation id="780" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:920 %input_2_2_addr_17 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_2_2_addr_17"/></StgValue>
</operation>

<operation id="781" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:921 %input_2_2_addr_22 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_2_2_addr_22"/></StgValue>
</operation>

<operation id="782" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:922 %input_2_2_addr_27 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_2_2_addr_27"/></StgValue>
</operation>

<operation id="783" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:923 %input_2_3_addr_7 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_2_3_addr_7"/></StgValue>
</operation>

<operation id="784" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:924 %input_2_3_addr_12 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_2_3_addr_12"/></StgValue>
</operation>

<operation id="785" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:925 %input_2_3_addr_17 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_2_3_addr_17"/></StgValue>
</operation>

<operation id="786" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:926 %input_2_3_addr_22 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_2_3_addr_22"/></StgValue>
</operation>

<operation id="787" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:927 %input_2_3_addr_27 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_2_3_addr_27"/></StgValue>
</operation>

<operation id="788" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:928 %input_2_4_addr_7 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_2_4_addr_7"/></StgValue>
</operation>

<operation id="789" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:929 %input_2_4_addr_12 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_2_4_addr_12"/></StgValue>
</operation>

<operation id="790" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:930 %input_2_4_addr_17 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_2_4_addr_17"/></StgValue>
</operation>

<operation id="791" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:931 %input_2_4_addr_22 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_2_4_addr_22"/></StgValue>
</operation>

<operation id="792" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:932 %input_2_4_addr_27 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_2_4_addr_27"/></StgValue>
</operation>

<operation id="793" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:933 %input_3_0_addr_7 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_3_0_addr_7"/></StgValue>
</operation>

<operation id="794" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:934 %input_3_0_addr_12 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_3_0_addr_12"/></StgValue>
</operation>

<operation id="795" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:935 %input_3_0_addr_17 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_3_0_addr_17"/></StgValue>
</operation>

<operation id="796" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:936 %input_3_0_addr_22 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_3_0_addr_22"/></StgValue>
</operation>

<operation id="797" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:937 %input_3_0_addr_27 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_3_0_addr_27"/></StgValue>
</operation>

<operation id="798" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:938 %input_3_1_addr_7 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_3_1_addr_7"/></StgValue>
</operation>

<operation id="799" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:939 %input_3_1_addr_12 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_3_1_addr_12"/></StgValue>
</operation>

<operation id="800" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:940 %input_3_1_addr_17 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_3_1_addr_17"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:941 %input_3_1_addr_22 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_3_1_addr_22"/></StgValue>
</operation>

<operation id="802" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:942 %input_3_1_addr_27 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_3_1_addr_27"/></StgValue>
</operation>

<operation id="803" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:943 %input_3_2_addr_7 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_3_2_addr_7"/></StgValue>
</operation>

<operation id="804" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:944 %input_3_2_addr_12 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_3_2_addr_12"/></StgValue>
</operation>

<operation id="805" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:945 %input_3_2_addr_17 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_3_2_addr_17"/></StgValue>
</operation>

<operation id="806" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:946 %input_3_2_addr_22 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_3_2_addr_22"/></StgValue>
</operation>

<operation id="807" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:947 %input_3_2_addr_27 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_3_2_addr_27"/></StgValue>
</operation>

<operation id="808" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:948 %input_3_3_addr_7 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_3_3_addr_7"/></StgValue>
</operation>

<operation id="809" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:949 %input_3_3_addr_12 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_3_3_addr_12"/></StgValue>
</operation>

<operation id="810" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:950 %input_3_3_addr_17 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_3_3_addr_17"/></StgValue>
</operation>

<operation id="811" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:951 %input_3_3_addr_22 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_3_3_addr_22"/></StgValue>
</operation>

<operation id="812" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:952 %input_3_3_addr_27 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_3_3_addr_27"/></StgValue>
</operation>

<operation id="813" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:953 %input_3_4_addr_7 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_3_4_addr_7"/></StgValue>
</operation>

<operation id="814" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:954 %input_3_4_addr_12 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_3_4_addr_12"/></StgValue>
</operation>

<operation id="815" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:955 %input_3_4_addr_17 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_3_4_addr_17"/></StgValue>
</operation>

<operation id="816" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:956 %input_3_4_addr_22 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_3_4_addr_22"/></StgValue>
</operation>

<operation id="817" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:957 %input_3_4_addr_27 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_3_4_addr_27"/></StgValue>
</operation>

<operation id="818" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:958 %input_4_0_addr_7 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_4_0_addr_7"/></StgValue>
</operation>

<operation id="819" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:959 %input_4_0_addr_12 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_4_0_addr_12"/></StgValue>
</operation>

<operation id="820" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:960 %input_4_0_addr_17 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_4_0_addr_17"/></StgValue>
</operation>

<operation id="821" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:961 %input_4_0_addr_22 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_4_0_addr_22"/></StgValue>
</operation>

<operation id="822" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:962 %input_4_0_addr_27 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_4_0_addr_27"/></StgValue>
</operation>

<operation id="823" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:963 %input_4_1_addr_7 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_4_1_addr_7"/></StgValue>
</operation>

<operation id="824" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:964 %input_4_1_addr_12 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_4_1_addr_12"/></StgValue>
</operation>

<operation id="825" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:965 %input_4_1_addr_17 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_4_1_addr_17"/></StgValue>
</operation>

<operation id="826" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:966 %input_4_1_addr_22 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_4_1_addr_22"/></StgValue>
</operation>

<operation id="827" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:967 %input_4_1_addr_27 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_4_1_addr_27"/></StgValue>
</operation>

<operation id="828" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:968 %input_4_2_addr_7 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_4_2_addr_7"/></StgValue>
</operation>

<operation id="829" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:969 %input_4_2_addr_12 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_4_2_addr_12"/></StgValue>
</operation>

<operation id="830" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:970 %input_4_2_addr_17 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_4_2_addr_17"/></StgValue>
</operation>

<operation id="831" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:971 %input_4_2_addr_22 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_4_2_addr_22"/></StgValue>
</operation>

<operation id="832" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:972 %input_4_2_addr_27 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_4_2_addr_27"/></StgValue>
</operation>

<operation id="833" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:973 %input_4_3_addr_7 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_4_3_addr_7"/></StgValue>
</operation>

<operation id="834" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:974 %input_4_3_addr_12 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_4_3_addr_12"/></StgValue>
</operation>

<operation id="835" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:975 %input_4_3_addr_17 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_4_3_addr_17"/></StgValue>
</operation>

<operation id="836" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:976 %input_4_3_addr_22 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_4_3_addr_22"/></StgValue>
</operation>

<operation id="837" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:977 %input_4_3_addr_27 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_4_3_addr_27"/></StgValue>
</operation>

<operation id="838" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:978 %input_4_4_addr_7 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_34

]]></Node>
<StgValue><ssdm name="input_4_4_addr_7"/></StgValue>
</operation>

<operation id="839" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:979 %input_4_4_addr_12 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_35

]]></Node>
<StgValue><ssdm name="input_4_4_addr_12"/></StgValue>
</operation>

<operation id="840" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:980 %input_4_4_addr_17 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_36

]]></Node>
<StgValue><ssdm name="input_4_4_addr_17"/></StgValue>
</operation>

<operation id="841" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:981 %input_4_4_addr_22 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_37

]]></Node>
<StgValue><ssdm name="input_4_4_addr_22"/></StgValue>
</operation>

<operation id="842" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:982 %input_4_4_addr_27 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_38

]]></Node>
<StgValue><ssdm name="input_4_4_addr_27"/></StgValue>
</operation>

<operation id="843" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:983 %input_0_0_load_4 = load i12 %input_0_0_addr_7

]]></Node>
<StgValue><ssdm name="input_0_0_load_4"/></StgValue>
</operation>

<operation id="844" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:984 %input_0_1_load_4 = load i12 %input_0_1_addr_7

]]></Node>
<StgValue><ssdm name="input_0_1_load_4"/></StgValue>
</operation>

<operation id="845" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:985 %input_0_2_load_4 = load i12 %input_0_2_addr_7

]]></Node>
<StgValue><ssdm name="input_0_2_load_4"/></StgValue>
</operation>

<operation id="846" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:986 %input_0_3_load_4 = load i12 %input_0_3_addr_7

]]></Node>
<StgValue><ssdm name="input_0_3_load_4"/></StgValue>
</operation>

<operation id="847" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:987 %input_0_4_load_4 = load i12 %input_0_4_addr_7

]]></Node>
<StgValue><ssdm name="input_0_4_load_4"/></StgValue>
</operation>

<operation id="848" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:989 %input_1_0_load_4 = load i12 %input_1_0_addr_7

]]></Node>
<StgValue><ssdm name="input_1_0_load_4"/></StgValue>
</operation>

<operation id="849" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:990 %input_1_1_load_4 = load i12 %input_1_1_addr_7

]]></Node>
<StgValue><ssdm name="input_1_1_load_4"/></StgValue>
</operation>

<operation id="850" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:991 %input_1_2_load_4 = load i12 %input_1_2_addr_7

]]></Node>
<StgValue><ssdm name="input_1_2_load_4"/></StgValue>
</operation>

<operation id="851" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:992 %input_1_3_load_4 = load i12 %input_1_3_addr_7

]]></Node>
<StgValue><ssdm name="input_1_3_load_4"/></StgValue>
</operation>

<operation id="852" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:993 %input_1_4_load_4 = load i12 %input_1_4_addr_7

]]></Node>
<StgValue><ssdm name="input_1_4_load_4"/></StgValue>
</operation>

<operation id="853" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:995 %input_2_0_load_4 = load i12 %input_2_0_addr_7

]]></Node>
<StgValue><ssdm name="input_2_0_load_4"/></StgValue>
</operation>

<operation id="854" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:996 %input_2_1_load_4 = load i12 %input_2_1_addr_7

]]></Node>
<StgValue><ssdm name="input_2_1_load_4"/></StgValue>
</operation>

<operation id="855" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:997 %input_2_2_load_4 = load i12 %input_2_2_addr_7

]]></Node>
<StgValue><ssdm name="input_2_2_load_4"/></StgValue>
</operation>

<operation id="856" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:998 %input_2_3_load_4 = load i12 %input_2_3_addr_7

]]></Node>
<StgValue><ssdm name="input_2_3_load_4"/></StgValue>
</operation>

<operation id="857" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:999 %input_2_4_load_4 = load i12 %input_2_4_addr_7

]]></Node>
<StgValue><ssdm name="input_2_4_load_4"/></StgValue>
</operation>

<operation id="858" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1001 %input_3_0_load_4 = load i12 %input_3_0_addr_7

]]></Node>
<StgValue><ssdm name="input_3_0_load_4"/></StgValue>
</operation>

<operation id="859" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1002 %input_3_1_load_4 = load i12 %input_3_1_addr_7

]]></Node>
<StgValue><ssdm name="input_3_1_load_4"/></StgValue>
</operation>

<operation id="860" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1003 %input_3_2_load_4 = load i12 %input_3_2_addr_7

]]></Node>
<StgValue><ssdm name="input_3_2_load_4"/></StgValue>
</operation>

<operation id="861" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1004 %input_3_3_load_4 = load i12 %input_3_3_addr_7

]]></Node>
<StgValue><ssdm name="input_3_3_load_4"/></StgValue>
</operation>

<operation id="862" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1005 %input_3_4_load_4 = load i12 %input_3_4_addr_7

]]></Node>
<StgValue><ssdm name="input_3_4_load_4"/></StgValue>
</operation>

<operation id="863" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1007 %input_4_0_load_4 = load i12 %input_4_0_addr_7

]]></Node>
<StgValue><ssdm name="input_4_0_load_4"/></StgValue>
</operation>

<operation id="864" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1008 %input_4_1_load_4 = load i12 %input_4_1_addr_7

]]></Node>
<StgValue><ssdm name="input_4_1_load_4"/></StgValue>
</operation>

<operation id="865" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1009 %input_4_2_load_4 = load i12 %input_4_2_addr_7

]]></Node>
<StgValue><ssdm name="input_4_2_load_4"/></StgValue>
</operation>

<operation id="866" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1010 %input_4_3_load_4 = load i12 %input_4_3_addr_7

]]></Node>
<StgValue><ssdm name="input_4_3_load_4"/></StgValue>
</operation>

<operation id="867" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1011 %input_4_4_load_4 = load i12 %input_4_4_addr_7

]]></Node>
<StgValue><ssdm name="input_4_4_load_4"/></StgValue>
</operation>

<operation id="868" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1047 %input_0_0_load_6 = load i12 %input_0_0_addr_9

]]></Node>
<StgValue><ssdm name="input_0_0_load_6"/></StgValue>
</operation>

<operation id="869" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1048 %input_0_1_load_6 = load i12 %input_0_1_addr_9

]]></Node>
<StgValue><ssdm name="input_0_1_load_6"/></StgValue>
</operation>

<operation id="870" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1049 %input_0_2_load_6 = load i12 %input_0_2_addr_9

]]></Node>
<StgValue><ssdm name="input_0_2_load_6"/></StgValue>
</operation>

<operation id="871" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1050 %input_0_3_load_6 = load i12 %input_0_3_addr_9

]]></Node>
<StgValue><ssdm name="input_0_3_load_6"/></StgValue>
</operation>

<operation id="872" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1051 %input_0_4_load_6 = load i12 %input_0_4_addr_9

]]></Node>
<StgValue><ssdm name="input_0_4_load_6"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1053 %input_1_0_load_6 = load i12 %input_1_0_addr_9

]]></Node>
<StgValue><ssdm name="input_1_0_load_6"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1054 %input_1_1_load_6 = load i12 %input_1_1_addr_9

]]></Node>
<StgValue><ssdm name="input_1_1_load_6"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1055 %input_1_2_load_6 = load i12 %input_1_2_addr_9

]]></Node>
<StgValue><ssdm name="input_1_2_load_6"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1056 %input_1_3_load_6 = load i12 %input_1_3_addr_9

]]></Node>
<StgValue><ssdm name="input_1_3_load_6"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1057 %input_1_4_load_6 = load i12 %input_1_4_addr_9

]]></Node>
<StgValue><ssdm name="input_1_4_load_6"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1059 %input_2_0_load_6 = load i12 %input_2_0_addr_9

]]></Node>
<StgValue><ssdm name="input_2_0_load_6"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1060 %input_2_1_load_6 = load i12 %input_2_1_addr_9

]]></Node>
<StgValue><ssdm name="input_2_1_load_6"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1061 %input_2_2_load_6 = load i12 %input_2_2_addr_9

]]></Node>
<StgValue><ssdm name="input_2_2_load_6"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1062 %input_2_3_load_6 = load i12 %input_2_3_addr_9

]]></Node>
<StgValue><ssdm name="input_2_3_load_6"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1063 %input_2_4_load_6 = load i12 %input_2_4_addr_9

]]></Node>
<StgValue><ssdm name="input_2_4_load_6"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1065 %input_3_0_load_6 = load i12 %input_3_0_addr_9

]]></Node>
<StgValue><ssdm name="input_3_0_load_6"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1066 %input_3_1_load_6 = load i12 %input_3_1_addr_9

]]></Node>
<StgValue><ssdm name="input_3_1_load_6"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1067 %input_3_2_load_6 = load i12 %input_3_2_addr_9

]]></Node>
<StgValue><ssdm name="input_3_2_load_6"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1068 %input_3_3_load_6 = load i12 %input_3_3_addr_9

]]></Node>
<StgValue><ssdm name="input_3_3_load_6"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1069 %input_3_4_load_6 = load i12 %input_3_4_addr_9

]]></Node>
<StgValue><ssdm name="input_3_4_load_6"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1071 %input_4_0_load_6 = load i12 %input_4_0_addr_9

]]></Node>
<StgValue><ssdm name="input_4_0_load_6"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1072 %input_4_1_load_6 = load i12 %input_4_1_addr_9

]]></Node>
<StgValue><ssdm name="input_4_1_load_6"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1073 %input_4_2_load_6 = load i12 %input_4_2_addr_9

]]></Node>
<StgValue><ssdm name="input_4_2_load_6"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1074 %input_4_3_load_6 = load i12 %input_4_3_addr_9

]]></Node>
<StgValue><ssdm name="input_4_3_load_6"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1075 %input_4_4_load_6 = load i12 %input_4_4_addr_9

]]></Node>
<StgValue><ssdm name="input_4_4_load_6"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1079 %input_0_0_load_7 = load i12 %input_0_0_addr_10

]]></Node>
<StgValue><ssdm name="input_0_0_load_7"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1080 %input_0_1_load_7 = load i12 %input_0_1_addr_10

]]></Node>
<StgValue><ssdm name="input_0_1_load_7"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1081 %input_0_2_load_7 = load i12 %input_0_2_addr_10

]]></Node>
<StgValue><ssdm name="input_0_2_load_7"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1082 %input_0_3_load_7 = load i12 %input_0_3_addr_10

]]></Node>
<StgValue><ssdm name="input_0_3_load_7"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1083 %input_0_4_load_7 = load i12 %input_0_4_addr_10

]]></Node>
<StgValue><ssdm name="input_0_4_load_7"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1085 %input_1_0_load_7 = load i12 %input_1_0_addr_10

]]></Node>
<StgValue><ssdm name="input_1_0_load_7"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1086 %input_1_1_load_7 = load i12 %input_1_1_addr_10

]]></Node>
<StgValue><ssdm name="input_1_1_load_7"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1087 %input_1_2_load_7 = load i12 %input_1_2_addr_10

]]></Node>
<StgValue><ssdm name="input_1_2_load_7"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1088 %input_1_3_load_7 = load i12 %input_1_3_addr_10

]]></Node>
<StgValue><ssdm name="input_1_3_load_7"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1089 %input_1_4_load_7 = load i12 %input_1_4_addr_10

]]></Node>
<StgValue><ssdm name="input_1_4_load_7"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1091 %input_2_0_load_7 = load i12 %input_2_0_addr_10

]]></Node>
<StgValue><ssdm name="input_2_0_load_7"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1092 %input_2_1_load_7 = load i12 %input_2_1_addr_10

]]></Node>
<StgValue><ssdm name="input_2_1_load_7"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1093 %input_2_2_load_7 = load i12 %input_2_2_addr_10

]]></Node>
<StgValue><ssdm name="input_2_2_load_7"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1094 %input_2_3_load_7 = load i12 %input_2_3_addr_10

]]></Node>
<StgValue><ssdm name="input_2_3_load_7"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1095 %input_2_4_load_7 = load i12 %input_2_4_addr_10

]]></Node>
<StgValue><ssdm name="input_2_4_load_7"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1097 %input_3_0_load_7 = load i12 %input_3_0_addr_10

]]></Node>
<StgValue><ssdm name="input_3_0_load_7"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1098 %input_3_1_load_7 = load i12 %input_3_1_addr_10

]]></Node>
<StgValue><ssdm name="input_3_1_load_7"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1099 %input_3_2_load_7 = load i12 %input_3_2_addr_10

]]></Node>
<StgValue><ssdm name="input_3_2_load_7"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1100 %input_3_3_load_7 = load i12 %input_3_3_addr_10

]]></Node>
<StgValue><ssdm name="input_3_3_load_7"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1101 %input_3_4_load_7 = load i12 %input_3_4_addr_10

]]></Node>
<StgValue><ssdm name="input_3_4_load_7"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1103 %input_4_0_load_7 = load i12 %input_4_0_addr_10

]]></Node>
<StgValue><ssdm name="input_4_0_load_7"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1104 %input_4_1_load_7 = load i12 %input_4_1_addr_10

]]></Node>
<StgValue><ssdm name="input_4_1_load_7"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1105 %input_4_2_load_7 = load i12 %input_4_2_addr_10

]]></Node>
<StgValue><ssdm name="input_4_2_load_7"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1106 %input_4_3_load_7 = load i12 %input_4_3_addr_10

]]></Node>
<StgValue><ssdm name="input_4_3_load_7"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1107 %input_4_4_load_7 = load i12 %input_4_4_addr_10

]]></Node>
<StgValue><ssdm name="input_4_4_load_7"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1111 %input_0_0_load_8 = load i12 %input_0_0_addr_11

]]></Node>
<StgValue><ssdm name="input_0_0_load_8"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1112 %input_0_1_load_8 = load i12 %input_0_1_addr_11

]]></Node>
<StgValue><ssdm name="input_0_1_load_8"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1113 %input_0_2_load_8 = load i12 %input_0_2_addr_11

]]></Node>
<StgValue><ssdm name="input_0_2_load_8"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1114 %input_0_3_load_8 = load i12 %input_0_3_addr_11

]]></Node>
<StgValue><ssdm name="input_0_3_load_8"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1115 %input_0_4_load_8 = load i12 %input_0_4_addr_11

]]></Node>
<StgValue><ssdm name="input_0_4_load_8"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1117 %input_1_0_load_8 = load i12 %input_1_0_addr_11

]]></Node>
<StgValue><ssdm name="input_1_0_load_8"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1118 %input_1_1_load_8 = load i12 %input_1_1_addr_11

]]></Node>
<StgValue><ssdm name="input_1_1_load_8"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1119 %input_1_2_load_8 = load i12 %input_1_2_addr_11

]]></Node>
<StgValue><ssdm name="input_1_2_load_8"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1120 %input_1_3_load_8 = load i12 %input_1_3_addr_11

]]></Node>
<StgValue><ssdm name="input_1_3_load_8"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1121 %input_1_4_load_8 = load i12 %input_1_4_addr_11

]]></Node>
<StgValue><ssdm name="input_1_4_load_8"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1123 %input_2_0_load_8 = load i12 %input_2_0_addr_11

]]></Node>
<StgValue><ssdm name="input_2_0_load_8"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1124 %input_2_1_load_8 = load i12 %input_2_1_addr_11

]]></Node>
<StgValue><ssdm name="input_2_1_load_8"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1125 %input_2_2_load_8 = load i12 %input_2_2_addr_11

]]></Node>
<StgValue><ssdm name="input_2_2_load_8"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1126 %input_2_3_load_8 = load i12 %input_2_3_addr_11

]]></Node>
<StgValue><ssdm name="input_2_3_load_8"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1127 %input_2_4_load_8 = load i12 %input_2_4_addr_11

]]></Node>
<StgValue><ssdm name="input_2_4_load_8"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1129 %input_3_0_load_8 = load i12 %input_3_0_addr_11

]]></Node>
<StgValue><ssdm name="input_3_0_load_8"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1130 %input_3_1_load_8 = load i12 %input_3_1_addr_11

]]></Node>
<StgValue><ssdm name="input_3_1_load_8"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1131 %input_3_2_load_8 = load i12 %input_3_2_addr_11

]]></Node>
<StgValue><ssdm name="input_3_2_load_8"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1132 %input_3_3_load_8 = load i12 %input_3_3_addr_11

]]></Node>
<StgValue><ssdm name="input_3_3_load_8"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1133 %input_3_4_load_8 = load i12 %input_3_4_addr_11

]]></Node>
<StgValue><ssdm name="input_3_4_load_8"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1135 %input_4_0_load_8 = load i12 %input_4_0_addr_11

]]></Node>
<StgValue><ssdm name="input_4_0_load_8"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1136 %input_4_1_load_8 = load i12 %input_4_1_addr_11

]]></Node>
<StgValue><ssdm name="input_4_1_load_8"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1137 %input_4_2_load_8 = load i12 %input_4_2_addr_11

]]></Node>
<StgValue><ssdm name="input_4_2_load_8"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1138 %input_4_3_load_8 = load i12 %input_4_3_addr_11

]]></Node>
<StgValue><ssdm name="input_4_3_load_8"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1139 %input_4_4_load_8 = load i12 %input_4_4_addr_11

]]></Node>
<StgValue><ssdm name="input_4_4_load_8"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1143 %input_0_0_load_9 = load i12 %input_0_0_addr_12

]]></Node>
<StgValue><ssdm name="input_0_0_load_9"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1144 %input_0_1_load_9 = load i12 %input_0_1_addr_12

]]></Node>
<StgValue><ssdm name="input_0_1_load_9"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1145 %input_0_2_load_9 = load i12 %input_0_2_addr_12

]]></Node>
<StgValue><ssdm name="input_0_2_load_9"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1146 %input_0_3_load_9 = load i12 %input_0_3_addr_12

]]></Node>
<StgValue><ssdm name="input_0_3_load_9"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1147 %input_0_4_load_9 = load i12 %input_0_4_addr_12

]]></Node>
<StgValue><ssdm name="input_0_4_load_9"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1149 %input_1_0_load_9 = load i12 %input_1_0_addr_12

]]></Node>
<StgValue><ssdm name="input_1_0_load_9"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1150 %input_1_1_load_9 = load i12 %input_1_1_addr_12

]]></Node>
<StgValue><ssdm name="input_1_1_load_9"/></StgValue>
</operation>

<operation id="950" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1151 %input_1_2_load_9 = load i12 %input_1_2_addr_12

]]></Node>
<StgValue><ssdm name="input_1_2_load_9"/></StgValue>
</operation>

<operation id="951" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1152 %input_1_3_load_9 = load i12 %input_1_3_addr_12

]]></Node>
<StgValue><ssdm name="input_1_3_load_9"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1153 %input_1_4_load_9 = load i12 %input_1_4_addr_12

]]></Node>
<StgValue><ssdm name="input_1_4_load_9"/></StgValue>
</operation>

<operation id="953" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1155 %input_2_0_load_9 = load i12 %input_2_0_addr_12

]]></Node>
<StgValue><ssdm name="input_2_0_load_9"/></StgValue>
</operation>

<operation id="954" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1156 %input_2_1_load_9 = load i12 %input_2_1_addr_12

]]></Node>
<StgValue><ssdm name="input_2_1_load_9"/></StgValue>
</operation>

<operation id="955" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1157 %input_2_2_load_9 = load i12 %input_2_2_addr_12

]]></Node>
<StgValue><ssdm name="input_2_2_load_9"/></StgValue>
</operation>

<operation id="956" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1158 %input_2_3_load_9 = load i12 %input_2_3_addr_12

]]></Node>
<StgValue><ssdm name="input_2_3_load_9"/></StgValue>
</operation>

<operation id="957" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1159 %input_2_4_load_9 = load i12 %input_2_4_addr_12

]]></Node>
<StgValue><ssdm name="input_2_4_load_9"/></StgValue>
</operation>

<operation id="958" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1161 %input_3_0_load_9 = load i12 %input_3_0_addr_12

]]></Node>
<StgValue><ssdm name="input_3_0_load_9"/></StgValue>
</operation>

<operation id="959" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1162 %input_3_1_load_9 = load i12 %input_3_1_addr_12

]]></Node>
<StgValue><ssdm name="input_3_1_load_9"/></StgValue>
</operation>

<operation id="960" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1163 %input_3_2_load_9 = load i12 %input_3_2_addr_12

]]></Node>
<StgValue><ssdm name="input_3_2_load_9"/></StgValue>
</operation>

<operation id="961" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1164 %input_3_3_load_9 = load i12 %input_3_3_addr_12

]]></Node>
<StgValue><ssdm name="input_3_3_load_9"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1165 %input_3_4_load_9 = load i12 %input_3_4_addr_12

]]></Node>
<StgValue><ssdm name="input_3_4_load_9"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1167 %input_4_0_load_9 = load i12 %input_4_0_addr_12

]]></Node>
<StgValue><ssdm name="input_4_0_load_9"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1168 %input_4_1_load_9 = load i12 %input_4_1_addr_12

]]></Node>
<StgValue><ssdm name="input_4_1_load_9"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1169 %input_4_2_load_9 = load i12 %input_4_2_addr_12

]]></Node>
<StgValue><ssdm name="input_4_2_load_9"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1170 %input_4_3_load_9 = load i12 %input_4_3_addr_12

]]></Node>
<StgValue><ssdm name="input_4_3_load_9"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1171 %input_4_4_load_9 = load i12 %input_4_4_addr_12

]]></Node>
<StgValue><ssdm name="input_4_4_load_9"/></StgValue>
</operation>

<operation id="968" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1175 %input_0_0_load_10 = load i12 %input_0_0_addr_13

]]></Node>
<StgValue><ssdm name="input_0_0_load_10"/></StgValue>
</operation>

<operation id="969" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1176 %input_0_1_load_10 = load i12 %input_0_1_addr_13

]]></Node>
<StgValue><ssdm name="input_0_1_load_10"/></StgValue>
</operation>

<operation id="970" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1177 %input_0_2_load_10 = load i12 %input_0_2_addr_13

]]></Node>
<StgValue><ssdm name="input_0_2_load_10"/></StgValue>
</operation>

<operation id="971" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1178 %input_0_3_load_10 = load i12 %input_0_3_addr_13

]]></Node>
<StgValue><ssdm name="input_0_3_load_10"/></StgValue>
</operation>

<operation id="972" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1179 %input_0_4_load_10 = load i12 %input_0_4_addr_13

]]></Node>
<StgValue><ssdm name="input_0_4_load_10"/></StgValue>
</operation>

<operation id="973" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1181 %input_1_0_load_10 = load i12 %input_1_0_addr_13

]]></Node>
<StgValue><ssdm name="input_1_0_load_10"/></StgValue>
</operation>

<operation id="974" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1182 %input_1_1_load_10 = load i12 %input_1_1_addr_13

]]></Node>
<StgValue><ssdm name="input_1_1_load_10"/></StgValue>
</operation>

<operation id="975" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1183 %input_1_2_load_10 = load i12 %input_1_2_addr_13

]]></Node>
<StgValue><ssdm name="input_1_2_load_10"/></StgValue>
</operation>

<operation id="976" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1184 %input_1_3_load_10 = load i12 %input_1_3_addr_13

]]></Node>
<StgValue><ssdm name="input_1_3_load_10"/></StgValue>
</operation>

<operation id="977" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1185 %input_1_4_load_10 = load i12 %input_1_4_addr_13

]]></Node>
<StgValue><ssdm name="input_1_4_load_10"/></StgValue>
</operation>

<operation id="978" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1187 %input_2_0_load_10 = load i12 %input_2_0_addr_13

]]></Node>
<StgValue><ssdm name="input_2_0_load_10"/></StgValue>
</operation>

<operation id="979" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1188 %input_2_1_load_10 = load i12 %input_2_1_addr_13

]]></Node>
<StgValue><ssdm name="input_2_1_load_10"/></StgValue>
</operation>

<operation id="980" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1189 %input_2_2_load_10 = load i12 %input_2_2_addr_13

]]></Node>
<StgValue><ssdm name="input_2_2_load_10"/></StgValue>
</operation>

<operation id="981" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1190 %input_2_3_load_10 = load i12 %input_2_3_addr_13

]]></Node>
<StgValue><ssdm name="input_2_3_load_10"/></StgValue>
</operation>

<operation id="982" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1191 %input_2_4_load_10 = load i12 %input_2_4_addr_13

]]></Node>
<StgValue><ssdm name="input_2_4_load_10"/></StgValue>
</operation>

<operation id="983" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1193 %input_3_0_load_10 = load i12 %input_3_0_addr_13

]]></Node>
<StgValue><ssdm name="input_3_0_load_10"/></StgValue>
</operation>

<operation id="984" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1194 %input_3_1_load_10 = load i12 %input_3_1_addr_13

]]></Node>
<StgValue><ssdm name="input_3_1_load_10"/></StgValue>
</operation>

<operation id="985" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1195 %input_3_2_load_10 = load i12 %input_3_2_addr_13

]]></Node>
<StgValue><ssdm name="input_3_2_load_10"/></StgValue>
</operation>

<operation id="986" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1196 %input_3_3_load_10 = load i12 %input_3_3_addr_13

]]></Node>
<StgValue><ssdm name="input_3_3_load_10"/></StgValue>
</operation>

<operation id="987" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1197 %input_3_4_load_10 = load i12 %input_3_4_addr_13

]]></Node>
<StgValue><ssdm name="input_3_4_load_10"/></StgValue>
</operation>

<operation id="988" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1199 %input_4_0_load_10 = load i12 %input_4_0_addr_13

]]></Node>
<StgValue><ssdm name="input_4_0_load_10"/></StgValue>
</operation>

<operation id="989" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1200 %input_4_1_load_10 = load i12 %input_4_1_addr_13

]]></Node>
<StgValue><ssdm name="input_4_1_load_10"/></StgValue>
</operation>

<operation id="990" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1201 %input_4_2_load_10 = load i12 %input_4_2_addr_13

]]></Node>
<StgValue><ssdm name="input_4_2_load_10"/></StgValue>
</operation>

<operation id="991" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1202 %input_4_3_load_10 = load i12 %input_4_3_addr_13

]]></Node>
<StgValue><ssdm name="input_4_3_load_10"/></StgValue>
</operation>

<operation id="992" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1203 %input_4_4_load_10 = load i12 %input_4_4_addr_13

]]></Node>
<StgValue><ssdm name="input_4_4_load_10"/></StgValue>
</operation>

<operation id="993" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1207 %input_0_0_load_11 = load i12 %input_0_0_addr_14

]]></Node>
<StgValue><ssdm name="input_0_0_load_11"/></StgValue>
</operation>

<operation id="994" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1208 %input_0_1_load_11 = load i12 %input_0_1_addr_14

]]></Node>
<StgValue><ssdm name="input_0_1_load_11"/></StgValue>
</operation>

<operation id="995" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1209 %input_0_2_load_11 = load i12 %input_0_2_addr_14

]]></Node>
<StgValue><ssdm name="input_0_2_load_11"/></StgValue>
</operation>

<operation id="996" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1210 %input_0_3_load_11 = load i12 %input_0_3_addr_14

]]></Node>
<StgValue><ssdm name="input_0_3_load_11"/></StgValue>
</operation>

<operation id="997" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1211 %input_0_4_load_11 = load i12 %input_0_4_addr_14

]]></Node>
<StgValue><ssdm name="input_0_4_load_11"/></StgValue>
</operation>

<operation id="998" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1213 %input_1_0_load_11 = load i12 %input_1_0_addr_14

]]></Node>
<StgValue><ssdm name="input_1_0_load_11"/></StgValue>
</operation>

<operation id="999" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1214 %input_1_1_load_11 = load i12 %input_1_1_addr_14

]]></Node>
<StgValue><ssdm name="input_1_1_load_11"/></StgValue>
</operation>

<operation id="1000" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1215 %input_1_2_load_11 = load i12 %input_1_2_addr_14

]]></Node>
<StgValue><ssdm name="input_1_2_load_11"/></StgValue>
</operation>

<operation id="1001" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1216 %input_1_3_load_11 = load i12 %input_1_3_addr_14

]]></Node>
<StgValue><ssdm name="input_1_3_load_11"/></StgValue>
</operation>

<operation id="1002" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1217 %input_1_4_load_11 = load i12 %input_1_4_addr_14

]]></Node>
<StgValue><ssdm name="input_1_4_load_11"/></StgValue>
</operation>

<operation id="1003" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1219 %input_2_0_load_11 = load i12 %input_2_0_addr_14

]]></Node>
<StgValue><ssdm name="input_2_0_load_11"/></StgValue>
</operation>

<operation id="1004" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1220 %input_2_1_load_11 = load i12 %input_2_1_addr_14

]]></Node>
<StgValue><ssdm name="input_2_1_load_11"/></StgValue>
</operation>

<operation id="1005" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1221 %input_2_2_load_11 = load i12 %input_2_2_addr_14

]]></Node>
<StgValue><ssdm name="input_2_2_load_11"/></StgValue>
</operation>

<operation id="1006" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1222 %input_2_3_load_11 = load i12 %input_2_3_addr_14

]]></Node>
<StgValue><ssdm name="input_2_3_load_11"/></StgValue>
</operation>

<operation id="1007" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1223 %input_2_4_load_11 = load i12 %input_2_4_addr_14

]]></Node>
<StgValue><ssdm name="input_2_4_load_11"/></StgValue>
</operation>

<operation id="1008" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1225 %input_3_0_load_11 = load i12 %input_3_0_addr_14

]]></Node>
<StgValue><ssdm name="input_3_0_load_11"/></StgValue>
</operation>

<operation id="1009" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1226 %input_3_1_load_11 = load i12 %input_3_1_addr_14

]]></Node>
<StgValue><ssdm name="input_3_1_load_11"/></StgValue>
</operation>

<operation id="1010" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1227 %input_3_2_load_11 = load i12 %input_3_2_addr_14

]]></Node>
<StgValue><ssdm name="input_3_2_load_11"/></StgValue>
</operation>

<operation id="1011" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1228 %input_3_3_load_11 = load i12 %input_3_3_addr_14

]]></Node>
<StgValue><ssdm name="input_3_3_load_11"/></StgValue>
</operation>

<operation id="1012" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1229 %input_3_4_load_11 = load i12 %input_3_4_addr_14

]]></Node>
<StgValue><ssdm name="input_3_4_load_11"/></StgValue>
</operation>

<operation id="1013" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1231 %input_4_0_load_11 = load i12 %input_4_0_addr_14

]]></Node>
<StgValue><ssdm name="input_4_0_load_11"/></StgValue>
</operation>

<operation id="1014" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1232 %input_4_1_load_11 = load i12 %input_4_1_addr_14

]]></Node>
<StgValue><ssdm name="input_4_1_load_11"/></StgValue>
</operation>

<operation id="1015" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1233 %input_4_2_load_11 = load i12 %input_4_2_addr_14

]]></Node>
<StgValue><ssdm name="input_4_2_load_11"/></StgValue>
</operation>

<operation id="1016" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1234 %input_4_3_load_11 = load i12 %input_4_3_addr_14

]]></Node>
<StgValue><ssdm name="input_4_3_load_11"/></StgValue>
</operation>

<operation id="1017" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1235 %input_4_4_load_11 = load i12 %input_4_4_addr_14

]]></Node>
<StgValue><ssdm name="input_4_4_load_11"/></StgValue>
</operation>

<operation id="1018" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1239 %input_0_0_load_12 = load i12 %input_0_0_addr_15

]]></Node>
<StgValue><ssdm name="input_0_0_load_12"/></StgValue>
</operation>

<operation id="1019" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1240 %input_0_1_load_12 = load i12 %input_0_1_addr_15

]]></Node>
<StgValue><ssdm name="input_0_1_load_12"/></StgValue>
</operation>

<operation id="1020" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1241 %input_0_2_load_12 = load i12 %input_0_2_addr_15

]]></Node>
<StgValue><ssdm name="input_0_2_load_12"/></StgValue>
</operation>

<operation id="1021" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1242 %input_0_3_load_12 = load i12 %input_0_3_addr_15

]]></Node>
<StgValue><ssdm name="input_0_3_load_12"/></StgValue>
</operation>

<operation id="1022" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1243 %input_0_4_load_12 = load i12 %input_0_4_addr_15

]]></Node>
<StgValue><ssdm name="input_0_4_load_12"/></StgValue>
</operation>

<operation id="1023" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1245 %input_1_0_load_12 = load i12 %input_1_0_addr_15

]]></Node>
<StgValue><ssdm name="input_1_0_load_12"/></StgValue>
</operation>

<operation id="1024" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1246 %input_1_1_load_12 = load i12 %input_1_1_addr_15

]]></Node>
<StgValue><ssdm name="input_1_1_load_12"/></StgValue>
</operation>

<operation id="1025" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1247 %input_1_2_load_12 = load i12 %input_1_2_addr_15

]]></Node>
<StgValue><ssdm name="input_1_2_load_12"/></StgValue>
</operation>

<operation id="1026" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1248 %input_1_3_load_12 = load i12 %input_1_3_addr_15

]]></Node>
<StgValue><ssdm name="input_1_3_load_12"/></StgValue>
</operation>

<operation id="1027" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1249 %input_1_4_load_12 = load i12 %input_1_4_addr_15

]]></Node>
<StgValue><ssdm name="input_1_4_load_12"/></StgValue>
</operation>

<operation id="1028" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1251 %input_2_0_load_12 = load i12 %input_2_0_addr_15

]]></Node>
<StgValue><ssdm name="input_2_0_load_12"/></StgValue>
</operation>

<operation id="1029" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1252 %input_2_1_load_12 = load i12 %input_2_1_addr_15

]]></Node>
<StgValue><ssdm name="input_2_1_load_12"/></StgValue>
</operation>

<operation id="1030" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1253 %input_2_2_load_12 = load i12 %input_2_2_addr_15

]]></Node>
<StgValue><ssdm name="input_2_2_load_12"/></StgValue>
</operation>

<operation id="1031" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1254 %input_2_3_load_12 = load i12 %input_2_3_addr_15

]]></Node>
<StgValue><ssdm name="input_2_3_load_12"/></StgValue>
</operation>

<operation id="1032" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1255 %input_2_4_load_12 = load i12 %input_2_4_addr_15

]]></Node>
<StgValue><ssdm name="input_2_4_load_12"/></StgValue>
</operation>

<operation id="1033" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1257 %input_3_0_load_12 = load i12 %input_3_0_addr_15

]]></Node>
<StgValue><ssdm name="input_3_0_load_12"/></StgValue>
</operation>

<operation id="1034" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1258 %input_3_1_load_12 = load i12 %input_3_1_addr_15

]]></Node>
<StgValue><ssdm name="input_3_1_load_12"/></StgValue>
</operation>

<operation id="1035" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1259 %input_3_2_load_12 = load i12 %input_3_2_addr_15

]]></Node>
<StgValue><ssdm name="input_3_2_load_12"/></StgValue>
</operation>

<operation id="1036" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1260 %input_3_3_load_12 = load i12 %input_3_3_addr_15

]]></Node>
<StgValue><ssdm name="input_3_3_load_12"/></StgValue>
</operation>

<operation id="1037" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1261 %input_3_4_load_12 = load i12 %input_3_4_addr_15

]]></Node>
<StgValue><ssdm name="input_3_4_load_12"/></StgValue>
</operation>

<operation id="1038" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1263 %input_4_0_load_12 = load i12 %input_4_0_addr_15

]]></Node>
<StgValue><ssdm name="input_4_0_load_12"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1264 %input_4_1_load_12 = load i12 %input_4_1_addr_15

]]></Node>
<StgValue><ssdm name="input_4_1_load_12"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1265 %input_4_2_load_12 = load i12 %input_4_2_addr_15

]]></Node>
<StgValue><ssdm name="input_4_2_load_12"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1266 %input_4_3_load_12 = load i12 %input_4_3_addr_15

]]></Node>
<StgValue><ssdm name="input_4_3_load_12"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1267 %input_4_4_load_12 = load i12 %input_4_4_addr_15

]]></Node>
<StgValue><ssdm name="input_4_4_load_12"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1271 %input_0_0_load_13 = load i12 %input_0_0_addr_16

]]></Node>
<StgValue><ssdm name="input_0_0_load_13"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1272 %input_0_1_load_13 = load i12 %input_0_1_addr_16

]]></Node>
<StgValue><ssdm name="input_0_1_load_13"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1273 %input_0_2_load_13 = load i12 %input_0_2_addr_16

]]></Node>
<StgValue><ssdm name="input_0_2_load_13"/></StgValue>
</operation>

<operation id="1046" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1274 %input_0_3_load_13 = load i12 %input_0_3_addr_16

]]></Node>
<StgValue><ssdm name="input_0_3_load_13"/></StgValue>
</operation>

<operation id="1047" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1275 %input_0_4_load_13 = load i12 %input_0_4_addr_16

]]></Node>
<StgValue><ssdm name="input_0_4_load_13"/></StgValue>
</operation>

<operation id="1048" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1277 %input_1_0_load_13 = load i12 %input_1_0_addr_16

]]></Node>
<StgValue><ssdm name="input_1_0_load_13"/></StgValue>
</operation>

<operation id="1049" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1278 %input_1_1_load_13 = load i12 %input_1_1_addr_16

]]></Node>
<StgValue><ssdm name="input_1_1_load_13"/></StgValue>
</operation>

<operation id="1050" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1279 %input_1_2_load_13 = load i12 %input_1_2_addr_16

]]></Node>
<StgValue><ssdm name="input_1_2_load_13"/></StgValue>
</operation>

<operation id="1051" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1280 %input_1_3_load_13 = load i12 %input_1_3_addr_16

]]></Node>
<StgValue><ssdm name="input_1_3_load_13"/></StgValue>
</operation>

<operation id="1052" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1281 %input_1_4_load_13 = load i12 %input_1_4_addr_16

]]></Node>
<StgValue><ssdm name="input_1_4_load_13"/></StgValue>
</operation>

<operation id="1053" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1283 %input_2_0_load_13 = load i12 %input_2_0_addr_16

]]></Node>
<StgValue><ssdm name="input_2_0_load_13"/></StgValue>
</operation>

<operation id="1054" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1284 %input_2_1_load_13 = load i12 %input_2_1_addr_16

]]></Node>
<StgValue><ssdm name="input_2_1_load_13"/></StgValue>
</operation>

<operation id="1055" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1285 %input_2_2_load_13 = load i12 %input_2_2_addr_16

]]></Node>
<StgValue><ssdm name="input_2_2_load_13"/></StgValue>
</operation>

<operation id="1056" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1286 %input_2_3_load_13 = load i12 %input_2_3_addr_16

]]></Node>
<StgValue><ssdm name="input_2_3_load_13"/></StgValue>
</operation>

<operation id="1057" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1287 %input_2_4_load_13 = load i12 %input_2_4_addr_16

]]></Node>
<StgValue><ssdm name="input_2_4_load_13"/></StgValue>
</operation>

<operation id="1058" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1289 %input_3_0_load_13 = load i12 %input_3_0_addr_16

]]></Node>
<StgValue><ssdm name="input_3_0_load_13"/></StgValue>
</operation>

<operation id="1059" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1290 %input_3_1_load_13 = load i12 %input_3_1_addr_16

]]></Node>
<StgValue><ssdm name="input_3_1_load_13"/></StgValue>
</operation>

<operation id="1060" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1291 %input_3_2_load_13 = load i12 %input_3_2_addr_16

]]></Node>
<StgValue><ssdm name="input_3_2_load_13"/></StgValue>
</operation>

<operation id="1061" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1292 %input_3_3_load_13 = load i12 %input_3_3_addr_16

]]></Node>
<StgValue><ssdm name="input_3_3_load_13"/></StgValue>
</operation>

<operation id="1062" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1293 %input_3_4_load_13 = load i12 %input_3_4_addr_16

]]></Node>
<StgValue><ssdm name="input_3_4_load_13"/></StgValue>
</operation>

<operation id="1063" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1295 %input_4_0_load_13 = load i12 %input_4_0_addr_16

]]></Node>
<StgValue><ssdm name="input_4_0_load_13"/></StgValue>
</operation>

<operation id="1064" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1296 %input_4_1_load_13 = load i12 %input_4_1_addr_16

]]></Node>
<StgValue><ssdm name="input_4_1_load_13"/></StgValue>
</operation>

<operation id="1065" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1297 %input_4_2_load_13 = load i12 %input_4_2_addr_16

]]></Node>
<StgValue><ssdm name="input_4_2_load_13"/></StgValue>
</operation>

<operation id="1066" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1298 %input_4_3_load_13 = load i12 %input_4_3_addr_16

]]></Node>
<StgValue><ssdm name="input_4_3_load_13"/></StgValue>
</operation>

<operation id="1067" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1299 %input_4_4_load_13 = load i12 %input_4_4_addr_16

]]></Node>
<StgValue><ssdm name="input_4_4_load_13"/></StgValue>
</operation>

<operation id="1068" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1303 %input_0_0_load_14 = load i12 %input_0_0_addr_17

]]></Node>
<StgValue><ssdm name="input_0_0_load_14"/></StgValue>
</operation>

<operation id="1069" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1304 %input_0_1_load_14 = load i12 %input_0_1_addr_17

]]></Node>
<StgValue><ssdm name="input_0_1_load_14"/></StgValue>
</operation>

<operation id="1070" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1305 %input_0_2_load_14 = load i12 %input_0_2_addr_17

]]></Node>
<StgValue><ssdm name="input_0_2_load_14"/></StgValue>
</operation>

<operation id="1071" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1306 %input_0_3_load_14 = load i12 %input_0_3_addr_17

]]></Node>
<StgValue><ssdm name="input_0_3_load_14"/></StgValue>
</operation>

<operation id="1072" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1307 %input_0_4_load_14 = load i12 %input_0_4_addr_17

]]></Node>
<StgValue><ssdm name="input_0_4_load_14"/></StgValue>
</operation>

<operation id="1073" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1309 %input_1_0_load_14 = load i12 %input_1_0_addr_17

]]></Node>
<StgValue><ssdm name="input_1_0_load_14"/></StgValue>
</operation>

<operation id="1074" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1310 %input_1_1_load_14 = load i12 %input_1_1_addr_17

]]></Node>
<StgValue><ssdm name="input_1_1_load_14"/></StgValue>
</operation>

<operation id="1075" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1311 %input_1_2_load_14 = load i12 %input_1_2_addr_17

]]></Node>
<StgValue><ssdm name="input_1_2_load_14"/></StgValue>
</operation>

<operation id="1076" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1312 %input_1_3_load_14 = load i12 %input_1_3_addr_17

]]></Node>
<StgValue><ssdm name="input_1_3_load_14"/></StgValue>
</operation>

<operation id="1077" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1313 %input_1_4_load_14 = load i12 %input_1_4_addr_17

]]></Node>
<StgValue><ssdm name="input_1_4_load_14"/></StgValue>
</operation>

<operation id="1078" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1315 %input_2_0_load_14 = load i12 %input_2_0_addr_17

]]></Node>
<StgValue><ssdm name="input_2_0_load_14"/></StgValue>
</operation>

<operation id="1079" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1316 %input_2_1_load_14 = load i12 %input_2_1_addr_17

]]></Node>
<StgValue><ssdm name="input_2_1_load_14"/></StgValue>
</operation>

<operation id="1080" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1317 %input_2_2_load_14 = load i12 %input_2_2_addr_17

]]></Node>
<StgValue><ssdm name="input_2_2_load_14"/></StgValue>
</operation>

<operation id="1081" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1318 %input_2_3_load_14 = load i12 %input_2_3_addr_17

]]></Node>
<StgValue><ssdm name="input_2_3_load_14"/></StgValue>
</operation>

<operation id="1082" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1319 %input_2_4_load_14 = load i12 %input_2_4_addr_17

]]></Node>
<StgValue><ssdm name="input_2_4_load_14"/></StgValue>
</operation>

<operation id="1083" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1321 %input_3_0_load_14 = load i12 %input_3_0_addr_17

]]></Node>
<StgValue><ssdm name="input_3_0_load_14"/></StgValue>
</operation>

<operation id="1084" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1322 %input_3_1_load_14 = load i12 %input_3_1_addr_17

]]></Node>
<StgValue><ssdm name="input_3_1_load_14"/></StgValue>
</operation>

<operation id="1085" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1323 %input_3_2_load_14 = load i12 %input_3_2_addr_17

]]></Node>
<StgValue><ssdm name="input_3_2_load_14"/></StgValue>
</operation>

<operation id="1086" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1324 %input_3_3_load_14 = load i12 %input_3_3_addr_17

]]></Node>
<StgValue><ssdm name="input_3_3_load_14"/></StgValue>
</operation>

<operation id="1087" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1325 %input_3_4_load_14 = load i12 %input_3_4_addr_17

]]></Node>
<StgValue><ssdm name="input_3_4_load_14"/></StgValue>
</operation>

<operation id="1088" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1327 %input_4_0_load_14 = load i12 %input_4_0_addr_17

]]></Node>
<StgValue><ssdm name="input_4_0_load_14"/></StgValue>
</operation>

<operation id="1089" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1328 %input_4_1_load_14 = load i12 %input_4_1_addr_17

]]></Node>
<StgValue><ssdm name="input_4_1_load_14"/></StgValue>
</operation>

<operation id="1090" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1329 %input_4_2_load_14 = load i12 %input_4_2_addr_17

]]></Node>
<StgValue><ssdm name="input_4_2_load_14"/></StgValue>
</operation>

<operation id="1091" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1330 %input_4_3_load_14 = load i12 %input_4_3_addr_17

]]></Node>
<StgValue><ssdm name="input_4_3_load_14"/></StgValue>
</operation>

<operation id="1092" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1331 %input_4_4_load_14 = load i12 %input_4_4_addr_17

]]></Node>
<StgValue><ssdm name="input_4_4_load_14"/></StgValue>
</operation>

<operation id="1093" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1335 %input_0_0_load_15 = load i12 %input_0_0_addr_18

]]></Node>
<StgValue><ssdm name="input_0_0_load_15"/></StgValue>
</operation>

<operation id="1094" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1336 %input_0_1_load_15 = load i12 %input_0_1_addr_18

]]></Node>
<StgValue><ssdm name="input_0_1_load_15"/></StgValue>
</operation>

<operation id="1095" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1337 %input_0_2_load_15 = load i12 %input_0_2_addr_18

]]></Node>
<StgValue><ssdm name="input_0_2_load_15"/></StgValue>
</operation>

<operation id="1096" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1338 %input_0_3_load_15 = load i12 %input_0_3_addr_18

]]></Node>
<StgValue><ssdm name="input_0_3_load_15"/></StgValue>
</operation>

<operation id="1097" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1339 %input_0_4_load_15 = load i12 %input_0_4_addr_18

]]></Node>
<StgValue><ssdm name="input_0_4_load_15"/></StgValue>
</operation>

<operation id="1098" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1341 %input_1_0_load_15 = load i12 %input_1_0_addr_18

]]></Node>
<StgValue><ssdm name="input_1_0_load_15"/></StgValue>
</operation>

<operation id="1099" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1342 %input_1_1_load_15 = load i12 %input_1_1_addr_18

]]></Node>
<StgValue><ssdm name="input_1_1_load_15"/></StgValue>
</operation>

<operation id="1100" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1343 %input_1_2_load_15 = load i12 %input_1_2_addr_18

]]></Node>
<StgValue><ssdm name="input_1_2_load_15"/></StgValue>
</operation>

<operation id="1101" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1344 %input_1_3_load_15 = load i12 %input_1_3_addr_18

]]></Node>
<StgValue><ssdm name="input_1_3_load_15"/></StgValue>
</operation>

<operation id="1102" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1345 %input_1_4_load_15 = load i12 %input_1_4_addr_18

]]></Node>
<StgValue><ssdm name="input_1_4_load_15"/></StgValue>
</operation>

<operation id="1103" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1347 %input_2_0_load_15 = load i12 %input_2_0_addr_18

]]></Node>
<StgValue><ssdm name="input_2_0_load_15"/></StgValue>
</operation>

<operation id="1104" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1348 %input_2_1_load_15 = load i12 %input_2_1_addr_18

]]></Node>
<StgValue><ssdm name="input_2_1_load_15"/></StgValue>
</operation>

<operation id="1105" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1349 %input_2_2_load_15 = load i12 %input_2_2_addr_18

]]></Node>
<StgValue><ssdm name="input_2_2_load_15"/></StgValue>
</operation>

<operation id="1106" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1350 %input_2_3_load_15 = load i12 %input_2_3_addr_18

]]></Node>
<StgValue><ssdm name="input_2_3_load_15"/></StgValue>
</operation>

<operation id="1107" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1351 %input_2_4_load_15 = load i12 %input_2_4_addr_18

]]></Node>
<StgValue><ssdm name="input_2_4_load_15"/></StgValue>
</operation>

<operation id="1108" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1353 %input_3_0_load_15 = load i12 %input_3_0_addr_18

]]></Node>
<StgValue><ssdm name="input_3_0_load_15"/></StgValue>
</operation>

<operation id="1109" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1354 %input_3_1_load_15 = load i12 %input_3_1_addr_18

]]></Node>
<StgValue><ssdm name="input_3_1_load_15"/></StgValue>
</operation>

<operation id="1110" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1355 %input_3_2_load_15 = load i12 %input_3_2_addr_18

]]></Node>
<StgValue><ssdm name="input_3_2_load_15"/></StgValue>
</operation>

<operation id="1111" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1356 %input_3_3_load_15 = load i12 %input_3_3_addr_18

]]></Node>
<StgValue><ssdm name="input_3_3_load_15"/></StgValue>
</operation>

<operation id="1112" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1357 %input_3_4_load_15 = load i12 %input_3_4_addr_18

]]></Node>
<StgValue><ssdm name="input_3_4_load_15"/></StgValue>
</operation>

<operation id="1113" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1359 %input_4_0_load_15 = load i12 %input_4_0_addr_18

]]></Node>
<StgValue><ssdm name="input_4_0_load_15"/></StgValue>
</operation>

<operation id="1114" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1360 %input_4_1_load_15 = load i12 %input_4_1_addr_18

]]></Node>
<StgValue><ssdm name="input_4_1_load_15"/></StgValue>
</operation>

<operation id="1115" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1361 %input_4_2_load_15 = load i12 %input_4_2_addr_18

]]></Node>
<StgValue><ssdm name="input_4_2_load_15"/></StgValue>
</operation>

<operation id="1116" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1362 %input_4_3_load_15 = load i12 %input_4_3_addr_18

]]></Node>
<StgValue><ssdm name="input_4_3_load_15"/></StgValue>
</operation>

<operation id="1117" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1363 %input_4_4_load_15 = load i12 %input_4_4_addr_18

]]></Node>
<StgValue><ssdm name="input_4_4_load_15"/></StgValue>
</operation>

<operation id="1118" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1367 %input_0_0_load_16 = load i12 %input_0_0_addr_19

]]></Node>
<StgValue><ssdm name="input_0_0_load_16"/></StgValue>
</operation>

<operation id="1119" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1368 %input_0_1_load_16 = load i12 %input_0_1_addr_19

]]></Node>
<StgValue><ssdm name="input_0_1_load_16"/></StgValue>
</operation>

<operation id="1120" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1369 %input_0_2_load_16 = load i12 %input_0_2_addr_19

]]></Node>
<StgValue><ssdm name="input_0_2_load_16"/></StgValue>
</operation>

<operation id="1121" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1370 %input_0_3_load_16 = load i12 %input_0_3_addr_19

]]></Node>
<StgValue><ssdm name="input_0_3_load_16"/></StgValue>
</operation>

<operation id="1122" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1371 %input_0_4_load_16 = load i12 %input_0_4_addr_19

]]></Node>
<StgValue><ssdm name="input_0_4_load_16"/></StgValue>
</operation>

<operation id="1123" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1373 %input_1_0_load_16 = load i12 %input_1_0_addr_19

]]></Node>
<StgValue><ssdm name="input_1_0_load_16"/></StgValue>
</operation>

<operation id="1124" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1374 %input_1_1_load_16 = load i12 %input_1_1_addr_19

]]></Node>
<StgValue><ssdm name="input_1_1_load_16"/></StgValue>
</operation>

<operation id="1125" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1375 %input_1_2_load_16 = load i12 %input_1_2_addr_19

]]></Node>
<StgValue><ssdm name="input_1_2_load_16"/></StgValue>
</operation>

<operation id="1126" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1376 %input_1_3_load_16 = load i12 %input_1_3_addr_19

]]></Node>
<StgValue><ssdm name="input_1_3_load_16"/></StgValue>
</operation>

<operation id="1127" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1377 %input_1_4_load_16 = load i12 %input_1_4_addr_19

]]></Node>
<StgValue><ssdm name="input_1_4_load_16"/></StgValue>
</operation>

<operation id="1128" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1379 %input_2_0_load_16 = load i12 %input_2_0_addr_19

]]></Node>
<StgValue><ssdm name="input_2_0_load_16"/></StgValue>
</operation>

<operation id="1129" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1380 %input_2_1_load_16 = load i12 %input_2_1_addr_19

]]></Node>
<StgValue><ssdm name="input_2_1_load_16"/></StgValue>
</operation>

<operation id="1130" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1381 %input_2_2_load_16 = load i12 %input_2_2_addr_19

]]></Node>
<StgValue><ssdm name="input_2_2_load_16"/></StgValue>
</operation>

<operation id="1131" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1382 %input_2_3_load_16 = load i12 %input_2_3_addr_19

]]></Node>
<StgValue><ssdm name="input_2_3_load_16"/></StgValue>
</operation>

<operation id="1132" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1383 %input_2_4_load_16 = load i12 %input_2_4_addr_19

]]></Node>
<StgValue><ssdm name="input_2_4_load_16"/></StgValue>
</operation>

<operation id="1133" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1385 %input_3_0_load_16 = load i12 %input_3_0_addr_19

]]></Node>
<StgValue><ssdm name="input_3_0_load_16"/></StgValue>
</operation>

<operation id="1134" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1386 %input_3_1_load_16 = load i12 %input_3_1_addr_19

]]></Node>
<StgValue><ssdm name="input_3_1_load_16"/></StgValue>
</operation>

<operation id="1135" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1387 %input_3_2_load_16 = load i12 %input_3_2_addr_19

]]></Node>
<StgValue><ssdm name="input_3_2_load_16"/></StgValue>
</operation>

<operation id="1136" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1388 %input_3_3_load_16 = load i12 %input_3_3_addr_19

]]></Node>
<StgValue><ssdm name="input_3_3_load_16"/></StgValue>
</operation>

<operation id="1137" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1389 %input_3_4_load_16 = load i12 %input_3_4_addr_19

]]></Node>
<StgValue><ssdm name="input_3_4_load_16"/></StgValue>
</operation>

<operation id="1138" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1391 %input_4_0_load_16 = load i12 %input_4_0_addr_19

]]></Node>
<StgValue><ssdm name="input_4_0_load_16"/></StgValue>
</operation>

<operation id="1139" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1392 %input_4_1_load_16 = load i12 %input_4_1_addr_19

]]></Node>
<StgValue><ssdm name="input_4_1_load_16"/></StgValue>
</operation>

<operation id="1140" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1393 %input_4_2_load_16 = load i12 %input_4_2_addr_19

]]></Node>
<StgValue><ssdm name="input_4_2_load_16"/></StgValue>
</operation>

<operation id="1141" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1394 %input_4_3_load_16 = load i12 %input_4_3_addr_19

]]></Node>
<StgValue><ssdm name="input_4_3_load_16"/></StgValue>
</operation>

<operation id="1142" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1395 %input_4_4_load_16 = load i12 %input_4_4_addr_19

]]></Node>
<StgValue><ssdm name="input_4_4_load_16"/></StgValue>
</operation>

<operation id="1143" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1399 %input_0_0_load_17 = load i12 %input_0_0_addr_20

]]></Node>
<StgValue><ssdm name="input_0_0_load_17"/></StgValue>
</operation>

<operation id="1144" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1400 %input_0_1_load_17 = load i12 %input_0_1_addr_20

]]></Node>
<StgValue><ssdm name="input_0_1_load_17"/></StgValue>
</operation>

<operation id="1145" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1401 %input_0_2_load_17 = load i12 %input_0_2_addr_20

]]></Node>
<StgValue><ssdm name="input_0_2_load_17"/></StgValue>
</operation>

<operation id="1146" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1402 %input_0_3_load_17 = load i12 %input_0_3_addr_20

]]></Node>
<StgValue><ssdm name="input_0_3_load_17"/></StgValue>
</operation>

<operation id="1147" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1403 %input_0_4_load_17 = load i12 %input_0_4_addr_20

]]></Node>
<StgValue><ssdm name="input_0_4_load_17"/></StgValue>
</operation>

<operation id="1148" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1405 %input_1_0_load_17 = load i12 %input_1_0_addr_20

]]></Node>
<StgValue><ssdm name="input_1_0_load_17"/></StgValue>
</operation>

<operation id="1149" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1406 %input_1_1_load_17 = load i12 %input_1_1_addr_20

]]></Node>
<StgValue><ssdm name="input_1_1_load_17"/></StgValue>
</operation>

<operation id="1150" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1407 %input_1_2_load_17 = load i12 %input_1_2_addr_20

]]></Node>
<StgValue><ssdm name="input_1_2_load_17"/></StgValue>
</operation>

<operation id="1151" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1408 %input_1_3_load_17 = load i12 %input_1_3_addr_20

]]></Node>
<StgValue><ssdm name="input_1_3_load_17"/></StgValue>
</operation>

<operation id="1152" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1409 %input_1_4_load_17 = load i12 %input_1_4_addr_20

]]></Node>
<StgValue><ssdm name="input_1_4_load_17"/></StgValue>
</operation>

<operation id="1153" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1411 %input_2_0_load_17 = load i12 %input_2_0_addr_20

]]></Node>
<StgValue><ssdm name="input_2_0_load_17"/></StgValue>
</operation>

<operation id="1154" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1412 %input_2_1_load_17 = load i12 %input_2_1_addr_20

]]></Node>
<StgValue><ssdm name="input_2_1_load_17"/></StgValue>
</operation>

<operation id="1155" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1413 %input_2_2_load_17 = load i12 %input_2_2_addr_20

]]></Node>
<StgValue><ssdm name="input_2_2_load_17"/></StgValue>
</operation>

<operation id="1156" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1414 %input_2_3_load_17 = load i12 %input_2_3_addr_20

]]></Node>
<StgValue><ssdm name="input_2_3_load_17"/></StgValue>
</operation>

<operation id="1157" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1415 %input_2_4_load_17 = load i12 %input_2_4_addr_20

]]></Node>
<StgValue><ssdm name="input_2_4_load_17"/></StgValue>
</operation>

<operation id="1158" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1417 %input_3_0_load_17 = load i12 %input_3_0_addr_20

]]></Node>
<StgValue><ssdm name="input_3_0_load_17"/></StgValue>
</operation>

<operation id="1159" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1418 %input_3_1_load_17 = load i12 %input_3_1_addr_20

]]></Node>
<StgValue><ssdm name="input_3_1_load_17"/></StgValue>
</operation>

<operation id="1160" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1419 %input_3_2_load_17 = load i12 %input_3_2_addr_20

]]></Node>
<StgValue><ssdm name="input_3_2_load_17"/></StgValue>
</operation>

<operation id="1161" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1420 %input_3_3_load_17 = load i12 %input_3_3_addr_20

]]></Node>
<StgValue><ssdm name="input_3_3_load_17"/></StgValue>
</operation>

<operation id="1162" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1421 %input_3_4_load_17 = load i12 %input_3_4_addr_20

]]></Node>
<StgValue><ssdm name="input_3_4_load_17"/></StgValue>
</operation>

<operation id="1163" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1423 %input_4_0_load_17 = load i12 %input_4_0_addr_20

]]></Node>
<StgValue><ssdm name="input_4_0_load_17"/></StgValue>
</operation>

<operation id="1164" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1424 %input_4_1_load_17 = load i12 %input_4_1_addr_20

]]></Node>
<StgValue><ssdm name="input_4_1_load_17"/></StgValue>
</operation>

<operation id="1165" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1425 %input_4_2_load_17 = load i12 %input_4_2_addr_20

]]></Node>
<StgValue><ssdm name="input_4_2_load_17"/></StgValue>
</operation>

<operation id="1166" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1426 %input_4_3_load_17 = load i12 %input_4_3_addr_20

]]></Node>
<StgValue><ssdm name="input_4_3_load_17"/></StgValue>
</operation>

<operation id="1167" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1427 %input_4_4_load_17 = load i12 %input_4_4_addr_20

]]></Node>
<StgValue><ssdm name="input_4_4_load_17"/></StgValue>
</operation>

<operation id="1168" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1463 %input_0_0_load_19 = load i12 %input_0_0_addr_22

]]></Node>
<StgValue><ssdm name="input_0_0_load_19"/></StgValue>
</operation>

<operation id="1169" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1464 %input_0_1_load_19 = load i12 %input_0_1_addr_22

]]></Node>
<StgValue><ssdm name="input_0_1_load_19"/></StgValue>
</operation>

<operation id="1170" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1465 %input_0_2_load_19 = load i12 %input_0_2_addr_22

]]></Node>
<StgValue><ssdm name="input_0_2_load_19"/></StgValue>
</operation>

<operation id="1171" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1466 %input_0_3_load_19 = load i12 %input_0_3_addr_22

]]></Node>
<StgValue><ssdm name="input_0_3_load_19"/></StgValue>
</operation>

<operation id="1172" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1467 %input_0_4_load_19 = load i12 %input_0_4_addr_22

]]></Node>
<StgValue><ssdm name="input_0_4_load_19"/></StgValue>
</operation>

<operation id="1173" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1469 %input_1_0_load_19 = load i12 %input_1_0_addr_22

]]></Node>
<StgValue><ssdm name="input_1_0_load_19"/></StgValue>
</operation>

<operation id="1174" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1470 %input_1_1_load_19 = load i12 %input_1_1_addr_22

]]></Node>
<StgValue><ssdm name="input_1_1_load_19"/></StgValue>
</operation>

<operation id="1175" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1471 %input_1_2_load_19 = load i12 %input_1_2_addr_22

]]></Node>
<StgValue><ssdm name="input_1_2_load_19"/></StgValue>
</operation>

<operation id="1176" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1472 %input_1_3_load_19 = load i12 %input_1_3_addr_22

]]></Node>
<StgValue><ssdm name="input_1_3_load_19"/></StgValue>
</operation>

<operation id="1177" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1473 %input_1_4_load_19 = load i12 %input_1_4_addr_22

]]></Node>
<StgValue><ssdm name="input_1_4_load_19"/></StgValue>
</operation>

<operation id="1178" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1475 %input_2_0_load_19 = load i12 %input_2_0_addr_22

]]></Node>
<StgValue><ssdm name="input_2_0_load_19"/></StgValue>
</operation>

<operation id="1179" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1476 %input_2_1_load_19 = load i12 %input_2_1_addr_22

]]></Node>
<StgValue><ssdm name="input_2_1_load_19"/></StgValue>
</operation>

<operation id="1180" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1477 %input_2_2_load_19 = load i12 %input_2_2_addr_22

]]></Node>
<StgValue><ssdm name="input_2_2_load_19"/></StgValue>
</operation>

<operation id="1181" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1478 %input_2_3_load_19 = load i12 %input_2_3_addr_22

]]></Node>
<StgValue><ssdm name="input_2_3_load_19"/></StgValue>
</operation>

<operation id="1182" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1479 %input_2_4_load_19 = load i12 %input_2_4_addr_22

]]></Node>
<StgValue><ssdm name="input_2_4_load_19"/></StgValue>
</operation>

<operation id="1183" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1481 %input_3_0_load_19 = load i12 %input_3_0_addr_22

]]></Node>
<StgValue><ssdm name="input_3_0_load_19"/></StgValue>
</operation>

<operation id="1184" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1482 %input_3_1_load_19 = load i12 %input_3_1_addr_22

]]></Node>
<StgValue><ssdm name="input_3_1_load_19"/></StgValue>
</operation>

<operation id="1185" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1483 %input_3_2_load_19 = load i12 %input_3_2_addr_22

]]></Node>
<StgValue><ssdm name="input_3_2_load_19"/></StgValue>
</operation>

<operation id="1186" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1484 %input_3_3_load_19 = load i12 %input_3_3_addr_22

]]></Node>
<StgValue><ssdm name="input_3_3_load_19"/></StgValue>
</operation>

<operation id="1187" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1485 %input_3_4_load_19 = load i12 %input_3_4_addr_22

]]></Node>
<StgValue><ssdm name="input_3_4_load_19"/></StgValue>
</operation>

<operation id="1188" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1487 %input_4_0_load_19 = load i12 %input_4_0_addr_22

]]></Node>
<StgValue><ssdm name="input_4_0_load_19"/></StgValue>
</operation>

<operation id="1189" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1488 %input_4_1_load_19 = load i12 %input_4_1_addr_22

]]></Node>
<StgValue><ssdm name="input_4_1_load_19"/></StgValue>
</operation>

<operation id="1190" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1489 %input_4_2_load_19 = load i12 %input_4_2_addr_22

]]></Node>
<StgValue><ssdm name="input_4_2_load_19"/></StgValue>
</operation>

<operation id="1191" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1490 %input_4_3_load_19 = load i12 %input_4_3_addr_22

]]></Node>
<StgValue><ssdm name="input_4_3_load_19"/></StgValue>
</operation>

<operation id="1192" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1491 %input_4_4_load_19 = load i12 %input_4_4_addr_22

]]></Node>
<StgValue><ssdm name="input_4_4_load_19"/></StgValue>
</operation>

<operation id="1193" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1527 %input_0_0_load_21 = load i12 %input_0_0_addr_24

]]></Node>
<StgValue><ssdm name="input_0_0_load_21"/></StgValue>
</operation>

<operation id="1194" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1528 %input_0_1_load_21 = load i12 %input_0_1_addr_24

]]></Node>
<StgValue><ssdm name="input_0_1_load_21"/></StgValue>
</operation>

<operation id="1195" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1529 %input_0_2_load_21 = load i12 %input_0_2_addr_24

]]></Node>
<StgValue><ssdm name="input_0_2_load_21"/></StgValue>
</operation>

<operation id="1196" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1530 %input_0_3_load_21 = load i12 %input_0_3_addr_24

]]></Node>
<StgValue><ssdm name="input_0_3_load_21"/></StgValue>
</operation>

<operation id="1197" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1531 %input_0_4_load_21 = load i12 %input_0_4_addr_24

]]></Node>
<StgValue><ssdm name="input_0_4_load_21"/></StgValue>
</operation>

<operation id="1198" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1533 %input_1_0_load_21 = load i12 %input_1_0_addr_24

]]></Node>
<StgValue><ssdm name="input_1_0_load_21"/></StgValue>
</operation>

<operation id="1199" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1534 %input_1_1_load_21 = load i12 %input_1_1_addr_24

]]></Node>
<StgValue><ssdm name="input_1_1_load_21"/></StgValue>
</operation>

<operation id="1200" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1535 %input_1_2_load_21 = load i12 %input_1_2_addr_24

]]></Node>
<StgValue><ssdm name="input_1_2_load_21"/></StgValue>
</operation>

<operation id="1201" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1536 %input_1_3_load_21 = load i12 %input_1_3_addr_24

]]></Node>
<StgValue><ssdm name="input_1_3_load_21"/></StgValue>
</operation>

<operation id="1202" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1537 %input_1_4_load_21 = load i12 %input_1_4_addr_24

]]></Node>
<StgValue><ssdm name="input_1_4_load_21"/></StgValue>
</operation>

<operation id="1203" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1539 %input_2_0_load_21 = load i12 %input_2_0_addr_24

]]></Node>
<StgValue><ssdm name="input_2_0_load_21"/></StgValue>
</operation>

<operation id="1204" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1540 %input_2_1_load_21 = load i12 %input_2_1_addr_24

]]></Node>
<StgValue><ssdm name="input_2_1_load_21"/></StgValue>
</operation>

<operation id="1205" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1541 %input_2_2_load_21 = load i12 %input_2_2_addr_24

]]></Node>
<StgValue><ssdm name="input_2_2_load_21"/></StgValue>
</operation>

<operation id="1206" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1542 %input_2_3_load_21 = load i12 %input_2_3_addr_24

]]></Node>
<StgValue><ssdm name="input_2_3_load_21"/></StgValue>
</operation>

<operation id="1207" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1543 %input_2_4_load_21 = load i12 %input_2_4_addr_24

]]></Node>
<StgValue><ssdm name="input_2_4_load_21"/></StgValue>
</operation>

<operation id="1208" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1545 %input_3_0_load_21 = load i12 %input_3_0_addr_24

]]></Node>
<StgValue><ssdm name="input_3_0_load_21"/></StgValue>
</operation>

<operation id="1209" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1546 %input_3_1_load_21 = load i12 %input_3_1_addr_24

]]></Node>
<StgValue><ssdm name="input_3_1_load_21"/></StgValue>
</operation>

<operation id="1210" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1547 %input_3_2_load_21 = load i12 %input_3_2_addr_24

]]></Node>
<StgValue><ssdm name="input_3_2_load_21"/></StgValue>
</operation>

<operation id="1211" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1548 %input_3_3_load_21 = load i12 %input_3_3_addr_24

]]></Node>
<StgValue><ssdm name="input_3_3_load_21"/></StgValue>
</operation>

<operation id="1212" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1549 %input_3_4_load_21 = load i12 %input_3_4_addr_24

]]></Node>
<StgValue><ssdm name="input_3_4_load_21"/></StgValue>
</operation>

<operation id="1213" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1551 %input_4_0_load_21 = load i12 %input_4_0_addr_24

]]></Node>
<StgValue><ssdm name="input_4_0_load_21"/></StgValue>
</operation>

<operation id="1214" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1552 %input_4_1_load_21 = load i12 %input_4_1_addr_24

]]></Node>
<StgValue><ssdm name="input_4_1_load_21"/></StgValue>
</operation>

<operation id="1215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1553 %input_4_2_load_21 = load i12 %input_4_2_addr_24

]]></Node>
<StgValue><ssdm name="input_4_2_load_21"/></StgValue>
</operation>

<operation id="1216" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1554 %input_4_3_load_21 = load i12 %input_4_3_addr_24

]]></Node>
<StgValue><ssdm name="input_4_3_load_21"/></StgValue>
</operation>

<operation id="1217" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1555 %input_4_4_load_21 = load i12 %input_4_4_addr_24

]]></Node>
<StgValue><ssdm name="input_4_4_load_21"/></StgValue>
</operation>

<operation id="1218" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1591 %input_0_0_load_23 = load i12 %input_0_0_addr_26

]]></Node>
<StgValue><ssdm name="input_0_0_load_23"/></StgValue>
</operation>

<operation id="1219" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1592 %input_0_1_load_23 = load i12 %input_0_1_addr_26

]]></Node>
<StgValue><ssdm name="input_0_1_load_23"/></StgValue>
</operation>

<operation id="1220" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1593 %input_0_2_load_23 = load i12 %input_0_2_addr_26

]]></Node>
<StgValue><ssdm name="input_0_2_load_23"/></StgValue>
</operation>

<operation id="1221" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1594 %input_0_3_load_23 = load i12 %input_0_3_addr_26

]]></Node>
<StgValue><ssdm name="input_0_3_load_23"/></StgValue>
</operation>

<operation id="1222" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1595 %input_0_4_load_23 = load i12 %input_0_4_addr_26

]]></Node>
<StgValue><ssdm name="input_0_4_load_23"/></StgValue>
</operation>

<operation id="1223" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1597 %input_1_0_load_23 = load i12 %input_1_0_addr_26

]]></Node>
<StgValue><ssdm name="input_1_0_load_23"/></StgValue>
</operation>

<operation id="1224" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1598 %input_1_1_load_23 = load i12 %input_1_1_addr_26

]]></Node>
<StgValue><ssdm name="input_1_1_load_23"/></StgValue>
</operation>

<operation id="1225" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1599 %input_1_2_load_23 = load i12 %input_1_2_addr_26

]]></Node>
<StgValue><ssdm name="input_1_2_load_23"/></StgValue>
</operation>

<operation id="1226" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1600 %input_1_3_load_23 = load i12 %input_1_3_addr_26

]]></Node>
<StgValue><ssdm name="input_1_3_load_23"/></StgValue>
</operation>

<operation id="1227" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1601 %input_1_4_load_23 = load i12 %input_1_4_addr_26

]]></Node>
<StgValue><ssdm name="input_1_4_load_23"/></StgValue>
</operation>

<operation id="1228" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1603 %input_2_0_load_23 = load i12 %input_2_0_addr_26

]]></Node>
<StgValue><ssdm name="input_2_0_load_23"/></StgValue>
</operation>

<operation id="1229" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1604 %input_2_1_load_23 = load i12 %input_2_1_addr_26

]]></Node>
<StgValue><ssdm name="input_2_1_load_23"/></StgValue>
</operation>

<operation id="1230" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1605 %input_2_2_load_23 = load i12 %input_2_2_addr_26

]]></Node>
<StgValue><ssdm name="input_2_2_load_23"/></StgValue>
</operation>

<operation id="1231" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1606 %input_2_3_load_23 = load i12 %input_2_3_addr_26

]]></Node>
<StgValue><ssdm name="input_2_3_load_23"/></StgValue>
</operation>

<operation id="1232" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1607 %input_2_4_load_23 = load i12 %input_2_4_addr_26

]]></Node>
<StgValue><ssdm name="input_2_4_load_23"/></StgValue>
</operation>

<operation id="1233" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1609 %input_3_0_load_23 = load i12 %input_3_0_addr_26

]]></Node>
<StgValue><ssdm name="input_3_0_load_23"/></StgValue>
</operation>

<operation id="1234" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1610 %input_3_1_load_23 = load i12 %input_3_1_addr_26

]]></Node>
<StgValue><ssdm name="input_3_1_load_23"/></StgValue>
</operation>

<operation id="1235" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1611 %input_3_2_load_23 = load i12 %input_3_2_addr_26

]]></Node>
<StgValue><ssdm name="input_3_2_load_23"/></StgValue>
</operation>

<operation id="1236" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1612 %input_3_3_load_23 = load i12 %input_3_3_addr_26

]]></Node>
<StgValue><ssdm name="input_3_3_load_23"/></StgValue>
</operation>

<operation id="1237" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1613 %input_3_4_load_23 = load i12 %input_3_4_addr_26

]]></Node>
<StgValue><ssdm name="input_3_4_load_23"/></StgValue>
</operation>

<operation id="1238" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1615 %input_4_0_load_23 = load i12 %input_4_0_addr_26

]]></Node>
<StgValue><ssdm name="input_4_0_load_23"/></StgValue>
</operation>

<operation id="1239" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1616 %input_4_1_load_23 = load i12 %input_4_1_addr_26

]]></Node>
<StgValue><ssdm name="input_4_1_load_23"/></StgValue>
</operation>

<operation id="1240" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1617 %input_4_2_load_23 = load i12 %input_4_2_addr_26

]]></Node>
<StgValue><ssdm name="input_4_2_load_23"/></StgValue>
</operation>

<operation id="1241" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1618 %input_4_3_load_23 = load i12 %input_4_3_addr_26

]]></Node>
<StgValue><ssdm name="input_4_3_load_23"/></StgValue>
</operation>

<operation id="1242" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1619 %input_4_4_load_23 = load i12 %input_4_4_addr_26

]]></Node>
<StgValue><ssdm name="input_4_4_load_23"/></StgValue>
</operation>

<operation id="1243" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1623 %input_0_0_load_24 = load i12 %input_0_0_addr_27

]]></Node>
<StgValue><ssdm name="input_0_0_load_24"/></StgValue>
</operation>

<operation id="1244" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1624 %input_0_1_load_24 = load i12 %input_0_1_addr_27

]]></Node>
<StgValue><ssdm name="input_0_1_load_24"/></StgValue>
</operation>

<operation id="1245" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1625 %input_0_2_load_24 = load i12 %input_0_2_addr_27

]]></Node>
<StgValue><ssdm name="input_0_2_load_24"/></StgValue>
</operation>

<operation id="1246" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1626 %input_0_3_load_24 = load i12 %input_0_3_addr_27

]]></Node>
<StgValue><ssdm name="input_0_3_load_24"/></StgValue>
</operation>

<operation id="1247" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1627 %input_0_4_load_24 = load i12 %input_0_4_addr_27

]]></Node>
<StgValue><ssdm name="input_0_4_load_24"/></StgValue>
</operation>

<operation id="1248" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1629 %input_1_0_load_24 = load i12 %input_1_0_addr_27

]]></Node>
<StgValue><ssdm name="input_1_0_load_24"/></StgValue>
</operation>

<operation id="1249" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1630 %input_1_1_load_24 = load i12 %input_1_1_addr_27

]]></Node>
<StgValue><ssdm name="input_1_1_load_24"/></StgValue>
</operation>

<operation id="1250" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1631 %input_1_2_load_24 = load i12 %input_1_2_addr_27

]]></Node>
<StgValue><ssdm name="input_1_2_load_24"/></StgValue>
</operation>

<operation id="1251" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1632 %input_1_3_load_24 = load i12 %input_1_3_addr_27

]]></Node>
<StgValue><ssdm name="input_1_3_load_24"/></StgValue>
</operation>

<operation id="1252" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1633 %input_1_4_load_24 = load i12 %input_1_4_addr_27

]]></Node>
<StgValue><ssdm name="input_1_4_load_24"/></StgValue>
</operation>

<operation id="1253" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1635 %input_2_0_load_24 = load i12 %input_2_0_addr_27

]]></Node>
<StgValue><ssdm name="input_2_0_load_24"/></StgValue>
</operation>

<operation id="1254" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1636 %input_2_1_load_24 = load i12 %input_2_1_addr_27

]]></Node>
<StgValue><ssdm name="input_2_1_load_24"/></StgValue>
</operation>

<operation id="1255" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1637 %input_2_2_load_24 = load i12 %input_2_2_addr_27

]]></Node>
<StgValue><ssdm name="input_2_2_load_24"/></StgValue>
</operation>

<operation id="1256" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1638 %input_2_3_load_24 = load i12 %input_2_3_addr_27

]]></Node>
<StgValue><ssdm name="input_2_3_load_24"/></StgValue>
</operation>

<operation id="1257" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1639 %input_2_4_load_24 = load i12 %input_2_4_addr_27

]]></Node>
<StgValue><ssdm name="input_2_4_load_24"/></StgValue>
</operation>

<operation id="1258" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1641 %input_3_0_load_24 = load i12 %input_3_0_addr_27

]]></Node>
<StgValue><ssdm name="input_3_0_load_24"/></StgValue>
</operation>

<operation id="1259" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1642 %input_3_1_load_24 = load i12 %input_3_1_addr_27

]]></Node>
<StgValue><ssdm name="input_3_1_load_24"/></StgValue>
</operation>

<operation id="1260" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1643 %input_3_2_load_24 = load i12 %input_3_2_addr_27

]]></Node>
<StgValue><ssdm name="input_3_2_load_24"/></StgValue>
</operation>

<operation id="1261" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1644 %input_3_3_load_24 = load i12 %input_3_3_addr_27

]]></Node>
<StgValue><ssdm name="input_3_3_load_24"/></StgValue>
</operation>

<operation id="1262" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1645 %input_3_4_load_24 = load i12 %input_3_4_addr_27

]]></Node>
<StgValue><ssdm name="input_3_4_load_24"/></StgValue>
</operation>

<operation id="1263" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1647 %input_4_0_load_24 = load i12 %input_4_0_addr_27

]]></Node>
<StgValue><ssdm name="input_4_0_load_24"/></StgValue>
</operation>

<operation id="1264" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1648 %input_4_1_load_24 = load i12 %input_4_1_addr_27

]]></Node>
<StgValue><ssdm name="input_4_1_load_24"/></StgValue>
</operation>

<operation id="1265" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1649 %input_4_2_load_24 = load i12 %input_4_2_addr_27

]]></Node>
<StgValue><ssdm name="input_4_2_load_24"/></StgValue>
</operation>

<operation id="1266" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1650 %input_4_3_load_24 = load i12 %input_4_3_addr_27

]]></Node>
<StgValue><ssdm name="input_4_3_load_24"/></StgValue>
</operation>

<operation id="1267" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1651 %input_4_4_load_24 = load i12 %input_4_4_addr_27

]]></Node>
<StgValue><ssdm name="input_4_4_load_24"/></StgValue>
</operation>

<operation id="1268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:3 %store_ln317 = store i5 %select_ln317_2, i5 %i1

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="1269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.exit:7 %br_ln320 = br void %VITIS_LOOP_322_6

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1270" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:54 %weight_0_0_load = load i12 %weight_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_load"/></StgValue>
</operation>

<operation id="1271" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:55 %weight_0_1_load = load i12 %weight_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_load"/></StgValue>
</operation>

<operation id="1272" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:57 %weight_0_3_load = load i12 %weight_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_load"/></StgValue>
</operation>

<operation id="1273" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:58 %weight_0_4_load = load i12 %weight_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_load"/></StgValue>
</operation>

<operation id="1274" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:60 %weight_1_1_load = load i12 %weight_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_load"/></StgValue>
</operation>

<operation id="1275" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:61 %weight_1_2_load = load i12 %weight_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_load"/></StgValue>
</operation>

<operation id="1276" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:62 %weight_1_3_load = load i12 %weight_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_load"/></StgValue>
</operation>

<operation id="1277" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:63 %weight_1_4_load = load i12 %weight_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_load"/></StgValue>
</operation>

<operation id="1278" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:64 %weight_2_0_load = load i12 %weight_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_load"/></StgValue>
</operation>

<operation id="1279" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:65 %weight_2_1_load = load i12 %weight_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_load"/></StgValue>
</operation>

<operation id="1280" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:66 %weight_2_2_load = load i12 %weight_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_load"/></StgValue>
</operation>

<operation id="1281" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:67 %weight_2_3_load = load i12 %weight_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_load"/></StgValue>
</operation>

<operation id="1282" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:68 %weight_2_4_load = load i12 %weight_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_load"/></StgValue>
</operation>

<operation id="1283" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:69 %weight_3_0_load = load i12 %weight_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_load"/></StgValue>
</operation>

<operation id="1284" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:70 %weight_3_1_load = load i12 %weight_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_load"/></StgValue>
</operation>

<operation id="1285" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:71 %weight_3_2_load = load i12 %weight_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_load"/></StgValue>
</operation>

<operation id="1286" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:73 %weight_3_4_load = load i12 %weight_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_load"/></StgValue>
</operation>

<operation id="1287" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:75 %weight_4_1_load = load i12 %weight_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_load"/></StgValue>
</operation>

<operation id="1288" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:77 %weight_4_3_load = load i12 %weight_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_load"/></StgValue>
</operation>

<operation id="1289" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:78 %weight_4_4_load = load i12 %weight_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_load"/></StgValue>
</operation>

<operation id="1290" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:299 %input_0_0_load = load i12 %input_0_0_addr

]]></Node>
<StgValue><ssdm name="input_0_0_load"/></StgValue>
</operation>

<operation id="1291" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:300 %input_0_1_load = load i12 %input_0_1_addr

]]></Node>
<StgValue><ssdm name="input_0_1_load"/></StgValue>
</operation>

<operation id="1292" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:301 %input_0_2_load = load i12 %input_0_2_addr

]]></Node>
<StgValue><ssdm name="input_0_2_load"/></StgValue>
</operation>

<operation id="1293" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:302 %input_0_3_load = load i12 %input_0_3_addr

]]></Node>
<StgValue><ssdm name="input_0_3_load"/></StgValue>
</operation>

<operation id="1294" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:303 %input_0_4_load = load i12 %input_0_4_addr

]]></Node>
<StgValue><ssdm name="input_0_4_load"/></StgValue>
</operation>

<operation id="1295" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:304 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_0_0_load, i3 1, i32 %input_0_1_load, i3 2, i32 %input_0_2_load, i3 3, i32 %input_0_3_load, i3 4, i32 %input_0_4_load, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1296" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:305 %input_1_0_load = load i12 %input_1_0_addr

]]></Node>
<StgValue><ssdm name="input_1_0_load"/></StgValue>
</operation>

<operation id="1297" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:306 %input_1_1_load = load i12 %input_1_1_addr

]]></Node>
<StgValue><ssdm name="input_1_1_load"/></StgValue>
</operation>

<operation id="1298" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:307 %input_1_2_load = load i12 %input_1_2_addr

]]></Node>
<StgValue><ssdm name="input_1_2_load"/></StgValue>
</operation>

<operation id="1299" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:308 %input_1_3_load = load i12 %input_1_3_addr

]]></Node>
<StgValue><ssdm name="input_1_3_load"/></StgValue>
</operation>

<operation id="1300" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:309 %input_1_4_load = load i12 %input_1_4_addr

]]></Node>
<StgValue><ssdm name="input_1_4_load"/></StgValue>
</operation>

<operation id="1301" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:310 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_1_0_load, i3 1, i32 %input_1_1_load, i3 2, i32 %input_1_2_load, i3 3, i32 %input_1_3_load, i3 4, i32 %input_1_4_load, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1302" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:311 %input_2_0_load = load i12 %input_2_0_addr

]]></Node>
<StgValue><ssdm name="input_2_0_load"/></StgValue>
</operation>

<operation id="1303" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:312 %input_2_1_load = load i12 %input_2_1_addr

]]></Node>
<StgValue><ssdm name="input_2_1_load"/></StgValue>
</operation>

<operation id="1304" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:313 %input_2_2_load = load i12 %input_2_2_addr

]]></Node>
<StgValue><ssdm name="input_2_2_load"/></StgValue>
</operation>

<operation id="1305" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:314 %input_2_3_load = load i12 %input_2_3_addr

]]></Node>
<StgValue><ssdm name="input_2_3_load"/></StgValue>
</operation>

<operation id="1306" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:315 %input_2_4_load = load i12 %input_2_4_addr

]]></Node>
<StgValue><ssdm name="input_2_4_load"/></StgValue>
</operation>

<operation id="1307" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:316 %tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_2_0_load, i3 1, i32 %input_2_1_load, i3 2, i32 %input_2_2_load, i3 3, i32 %input_2_3_load, i3 4, i32 %input_2_4_load, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1308" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:317 %input_3_0_load = load i12 %input_3_0_addr

]]></Node>
<StgValue><ssdm name="input_3_0_load"/></StgValue>
</operation>

<operation id="1309" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:318 %input_3_1_load = load i12 %input_3_1_addr

]]></Node>
<StgValue><ssdm name="input_3_1_load"/></StgValue>
</operation>

<operation id="1310" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:319 %input_3_2_load = load i12 %input_3_2_addr

]]></Node>
<StgValue><ssdm name="input_3_2_load"/></StgValue>
</operation>

<operation id="1311" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:320 %input_3_3_load = load i12 %input_3_3_addr

]]></Node>
<StgValue><ssdm name="input_3_3_load"/></StgValue>
</operation>

<operation id="1312" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:321 %input_3_4_load = load i12 %input_3_4_addr

]]></Node>
<StgValue><ssdm name="input_3_4_load"/></StgValue>
</operation>

<operation id="1313" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:322 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_3_0_load, i3 1, i32 %input_3_1_load, i3 2, i32 %input_3_2_load, i3 3, i32 %input_3_3_load, i3 4, i32 %input_3_4_load, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1314" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:323 %input_4_0_load = load i12 %input_4_0_addr

]]></Node>
<StgValue><ssdm name="input_4_0_load"/></StgValue>
</operation>

<operation id="1315" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:324 %input_4_1_load = load i12 %input_4_1_addr

]]></Node>
<StgValue><ssdm name="input_4_1_load"/></StgValue>
</operation>

<operation id="1316" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:325 %input_4_2_load = load i12 %input_4_2_addr

]]></Node>
<StgValue><ssdm name="input_4_2_load"/></StgValue>
</operation>

<operation id="1317" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:326 %input_4_3_load = load i12 %input_4_3_addr

]]></Node>
<StgValue><ssdm name="input_4_3_load"/></StgValue>
</operation>

<operation id="1318" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:327 %input_4_4_load = load i12 %input_4_4_addr

]]></Node>
<StgValue><ssdm name="input_4_4_load"/></StgValue>
</operation>

<operation id="1319" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:328 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_4_0_load, i3 1, i32 %input_4_1_load, i3 2, i32 %input_4_2_load, i3 3, i32 %input_4_3_load, i3 4, i32 %input_4_4_load, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1320" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:329 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %tmp_s, i3 1, i32 %tmp_1, i3 2, i32 %tmp_2, i3 3, i32 %tmp_3, i3 4, i32 %tmp_4, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1321" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:470 %input_0_0_load_1 = load i12 %input_0_0_addr_4

]]></Node>
<StgValue><ssdm name="input_0_0_load_1"/></StgValue>
</operation>

<operation id="1322" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:471 %input_0_1_load_1 = load i12 %input_0_1_addr_4

]]></Node>
<StgValue><ssdm name="input_0_1_load_1"/></StgValue>
</operation>

<operation id="1323" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:472 %input_0_2_load_1 = load i12 %input_0_2_addr_4

]]></Node>
<StgValue><ssdm name="input_0_2_load_1"/></StgValue>
</operation>

<operation id="1324" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:473 %input_0_3_load_1 = load i12 %input_0_3_addr_4

]]></Node>
<StgValue><ssdm name="input_0_3_load_1"/></StgValue>
</operation>

<operation id="1325" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:474 %input_0_4_load_1 = load i12 %input_0_4_addr_4

]]></Node>
<StgValue><ssdm name="input_0_4_load_1"/></StgValue>
</operation>

<operation id="1326" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:475 %tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_0_0_load_1, i3 0, i32 %input_0_1_load_1, i3 1, i32 %input_0_2_load_1, i3 2, i32 %input_0_3_load_1, i3 3, i32 %input_0_4_load_1, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1327" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:476 %input_1_0_load_1 = load i12 %input_1_0_addr_4

]]></Node>
<StgValue><ssdm name="input_1_0_load_1"/></StgValue>
</operation>

<operation id="1328" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:477 %input_1_1_load_1 = load i12 %input_1_1_addr_4

]]></Node>
<StgValue><ssdm name="input_1_1_load_1"/></StgValue>
</operation>

<operation id="1329" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:478 %input_1_2_load_1 = load i12 %input_1_2_addr_4

]]></Node>
<StgValue><ssdm name="input_1_2_load_1"/></StgValue>
</operation>

<operation id="1330" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:479 %input_1_3_load_1 = load i12 %input_1_3_addr_4

]]></Node>
<StgValue><ssdm name="input_1_3_load_1"/></StgValue>
</operation>

<operation id="1331" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:480 %input_1_4_load_1 = load i12 %input_1_4_addr_4

]]></Node>
<StgValue><ssdm name="input_1_4_load_1"/></StgValue>
</operation>

<operation id="1332" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:481 %tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_1_0_load_1, i3 0, i32 %input_1_1_load_1, i3 1, i32 %input_1_2_load_1, i3 2, i32 %input_1_3_load_1, i3 3, i32 %input_1_4_load_1, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1333" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:482 %input_2_0_load_1 = load i12 %input_2_0_addr_4

]]></Node>
<StgValue><ssdm name="input_2_0_load_1"/></StgValue>
</operation>

<operation id="1334" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:483 %input_2_1_load_1 = load i12 %input_2_1_addr_4

]]></Node>
<StgValue><ssdm name="input_2_1_load_1"/></StgValue>
</operation>

<operation id="1335" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:484 %input_2_2_load_1 = load i12 %input_2_2_addr_4

]]></Node>
<StgValue><ssdm name="input_2_2_load_1"/></StgValue>
</operation>

<operation id="1336" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:485 %input_2_3_load_1 = load i12 %input_2_3_addr_4

]]></Node>
<StgValue><ssdm name="input_2_3_load_1"/></StgValue>
</operation>

<operation id="1337" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:486 %input_2_4_load_1 = load i12 %input_2_4_addr_4

]]></Node>
<StgValue><ssdm name="input_2_4_load_1"/></StgValue>
</operation>

<operation id="1338" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:487 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_2_0_load_1, i3 0, i32 %input_2_1_load_1, i3 1, i32 %input_2_2_load_1, i3 2, i32 %input_2_3_load_1, i3 3, i32 %input_2_4_load_1, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1339" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:488 %input_3_0_load_1 = load i12 %input_3_0_addr_4

]]></Node>
<StgValue><ssdm name="input_3_0_load_1"/></StgValue>
</operation>

<operation id="1340" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:489 %input_3_1_load_1 = load i12 %input_3_1_addr_4

]]></Node>
<StgValue><ssdm name="input_3_1_load_1"/></StgValue>
</operation>

<operation id="1341" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:490 %input_3_2_load_1 = load i12 %input_3_2_addr_4

]]></Node>
<StgValue><ssdm name="input_3_2_load_1"/></StgValue>
</operation>

<operation id="1342" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:491 %input_3_3_load_1 = load i12 %input_3_3_addr_4

]]></Node>
<StgValue><ssdm name="input_3_3_load_1"/></StgValue>
</operation>

<operation id="1343" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:492 %input_3_4_load_1 = load i12 %input_3_4_addr_4

]]></Node>
<StgValue><ssdm name="input_3_4_load_1"/></StgValue>
</operation>

<operation id="1344" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:493 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_3_0_load_1, i3 0, i32 %input_3_1_load_1, i3 1, i32 %input_3_2_load_1, i3 2, i32 %input_3_3_load_1, i3 3, i32 %input_3_4_load_1, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1345" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:494 %input_4_0_load_1 = load i12 %input_4_0_addr_4

]]></Node>
<StgValue><ssdm name="input_4_0_load_1"/></StgValue>
</operation>

<operation id="1346" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:495 %input_4_1_load_1 = load i12 %input_4_1_addr_4

]]></Node>
<StgValue><ssdm name="input_4_1_load_1"/></StgValue>
</operation>

<operation id="1347" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:496 %input_4_2_load_1 = load i12 %input_4_2_addr_4

]]></Node>
<StgValue><ssdm name="input_4_2_load_1"/></StgValue>
</operation>

<operation id="1348" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:497 %input_4_3_load_1 = load i12 %input_4_3_addr_4

]]></Node>
<StgValue><ssdm name="input_4_3_load_1"/></StgValue>
</operation>

<operation id="1349" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:498 %input_4_4_load_1 = load i12 %input_4_4_addr_4

]]></Node>
<StgValue><ssdm name="input_4_4_load_1"/></StgValue>
</operation>

<operation id="1350" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:499 %tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_4_0_load_1, i3 0, i32 %input_4_1_load_1, i3 1, i32 %input_4_2_load_1, i3 2, i32 %input_4_3_load_1, i3 3, i32 %input_4_4_load_1, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1351" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:500 %tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %tmp_6, i3 1, i32 %tmp_7, i3 2, i32 %tmp_8, i3 3, i32 %tmp_9, i3 4, i32 %tmp_10, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1352" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:812 %input_0_0_load_3 = load i12 %input_0_0_addr_6

]]></Node>
<StgValue><ssdm name="input_0_0_load_3"/></StgValue>
</operation>

<operation id="1353" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:813 %input_0_1_load_3 = load i12 %input_0_1_addr_6

]]></Node>
<StgValue><ssdm name="input_0_1_load_3"/></StgValue>
</operation>

<operation id="1354" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:814 %input_0_2_load_3 = load i12 %input_0_2_addr_6

]]></Node>
<StgValue><ssdm name="input_0_2_load_3"/></StgValue>
</operation>

<operation id="1355" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:815 %input_0_3_load_3 = load i12 %input_0_3_addr_6

]]></Node>
<StgValue><ssdm name="input_0_3_load_3"/></StgValue>
</operation>

<operation id="1356" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:816 %input_0_4_load_3 = load i12 %input_0_4_addr_6

]]></Node>
<StgValue><ssdm name="input_0_4_load_3"/></StgValue>
</operation>

<operation id="1357" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:817 %tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_0_0_load_3, i3 3, i32 %input_0_1_load_3, i3 4, i32 %input_0_2_load_3, i3 0, i32 %input_0_3_load_3, i3 1, i32 %input_0_4_load_3, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1358" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:818 %input_1_0_load_3 = load i12 %input_1_0_addr_6

]]></Node>
<StgValue><ssdm name="input_1_0_load_3"/></StgValue>
</operation>

<operation id="1359" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:819 %input_1_1_load_3 = load i12 %input_1_1_addr_6

]]></Node>
<StgValue><ssdm name="input_1_1_load_3"/></StgValue>
</operation>

<operation id="1360" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:820 %input_1_2_load_3 = load i12 %input_1_2_addr_6

]]></Node>
<StgValue><ssdm name="input_1_2_load_3"/></StgValue>
</operation>

<operation id="1361" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:821 %input_1_3_load_3 = load i12 %input_1_3_addr_6

]]></Node>
<StgValue><ssdm name="input_1_3_load_3"/></StgValue>
</operation>

<operation id="1362" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:822 %input_1_4_load_3 = load i12 %input_1_4_addr_6

]]></Node>
<StgValue><ssdm name="input_1_4_load_3"/></StgValue>
</operation>

<operation id="1363" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:823 %tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_1_0_load_3, i3 3, i32 %input_1_1_load_3, i3 4, i32 %input_1_2_load_3, i3 0, i32 %input_1_3_load_3, i3 1, i32 %input_1_4_load_3, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1364" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:824 %input_2_0_load_3 = load i12 %input_2_0_addr_6

]]></Node>
<StgValue><ssdm name="input_2_0_load_3"/></StgValue>
</operation>

<operation id="1365" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:825 %input_2_1_load_3 = load i12 %input_2_1_addr_6

]]></Node>
<StgValue><ssdm name="input_2_1_load_3"/></StgValue>
</operation>

<operation id="1366" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:826 %input_2_2_load_3 = load i12 %input_2_2_addr_6

]]></Node>
<StgValue><ssdm name="input_2_2_load_3"/></StgValue>
</operation>

<operation id="1367" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:827 %input_2_3_load_3 = load i12 %input_2_3_addr_6

]]></Node>
<StgValue><ssdm name="input_2_3_load_3"/></StgValue>
</operation>

<operation id="1368" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:828 %input_2_4_load_3 = load i12 %input_2_4_addr_6

]]></Node>
<StgValue><ssdm name="input_2_4_load_3"/></StgValue>
</operation>

<operation id="1369" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:829 %tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_2_0_load_3, i3 3, i32 %input_2_1_load_3, i3 4, i32 %input_2_2_load_3, i3 0, i32 %input_2_3_load_3, i3 1, i32 %input_2_4_load_3, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1370" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:830 %input_3_0_load_3 = load i12 %input_3_0_addr_6

]]></Node>
<StgValue><ssdm name="input_3_0_load_3"/></StgValue>
</operation>

<operation id="1371" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:831 %input_3_1_load_3 = load i12 %input_3_1_addr_6

]]></Node>
<StgValue><ssdm name="input_3_1_load_3"/></StgValue>
</operation>

<operation id="1372" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:832 %input_3_2_load_3 = load i12 %input_3_2_addr_6

]]></Node>
<StgValue><ssdm name="input_3_2_load_3"/></StgValue>
</operation>

<operation id="1373" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:833 %input_3_3_load_3 = load i12 %input_3_3_addr_6

]]></Node>
<StgValue><ssdm name="input_3_3_load_3"/></StgValue>
</operation>

<operation id="1374" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:834 %input_3_4_load_3 = load i12 %input_3_4_addr_6

]]></Node>
<StgValue><ssdm name="input_3_4_load_3"/></StgValue>
</operation>

<operation id="1375" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:835 %tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_3_0_load_3, i3 3, i32 %input_3_1_load_3, i3 4, i32 %input_3_2_load_3, i3 0, i32 %input_3_3_load_3, i3 1, i32 %input_3_4_load_3, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1376" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:836 %input_4_0_load_3 = load i12 %input_4_0_addr_6

]]></Node>
<StgValue><ssdm name="input_4_0_load_3"/></StgValue>
</operation>

<operation id="1377" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:837 %input_4_1_load_3 = load i12 %input_4_1_addr_6

]]></Node>
<StgValue><ssdm name="input_4_1_load_3"/></StgValue>
</operation>

<operation id="1378" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:838 %input_4_2_load_3 = load i12 %input_4_2_addr_6

]]></Node>
<StgValue><ssdm name="input_4_2_load_3"/></StgValue>
</operation>

<operation id="1379" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:839 %input_4_3_load_3 = load i12 %input_4_3_addr_6

]]></Node>
<StgValue><ssdm name="input_4_3_load_3"/></StgValue>
</operation>

<operation id="1380" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:840 %input_4_4_load_3 = load i12 %input_4_4_addr_6

]]></Node>
<StgValue><ssdm name="input_4_4_load_3"/></StgValue>
</operation>

<operation id="1381" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:841 %tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_4_0_load_3, i3 3, i32 %input_4_1_load_3, i3 4, i32 %input_4_2_load_3, i3 0, i32 %input_4_3_load_3, i3 1, i32 %input_4_4_load_3, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1382" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:842 %tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %tmp_18, i3 1, i32 %tmp_19, i3 2, i32 %tmp_20, i3 3, i32 %tmp_21, i3 4, i32 %tmp_22, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1383" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:983 %input_0_0_load_4 = load i12 %input_0_0_addr_7

]]></Node>
<StgValue><ssdm name="input_0_0_load_4"/></StgValue>
</operation>

<operation id="1384" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:984 %input_0_1_load_4 = load i12 %input_0_1_addr_7

]]></Node>
<StgValue><ssdm name="input_0_1_load_4"/></StgValue>
</operation>

<operation id="1385" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:985 %input_0_2_load_4 = load i12 %input_0_2_addr_7

]]></Node>
<StgValue><ssdm name="input_0_2_load_4"/></StgValue>
</operation>

<operation id="1386" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:986 %input_0_3_load_4 = load i12 %input_0_3_addr_7

]]></Node>
<StgValue><ssdm name="input_0_3_load_4"/></StgValue>
</operation>

<operation id="1387" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:987 %input_0_4_load_4 = load i12 %input_0_4_addr_7

]]></Node>
<StgValue><ssdm name="input_0_4_load_4"/></StgValue>
</operation>

<operation id="1388" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:988 %tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_0_0_load_4, i3 2, i32 %input_0_1_load_4, i3 3, i32 %input_0_2_load_4, i3 4, i32 %input_0_3_load_4, i3 0, i32 %input_0_4_load_4, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1389" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:989 %input_1_0_load_4 = load i12 %input_1_0_addr_7

]]></Node>
<StgValue><ssdm name="input_1_0_load_4"/></StgValue>
</operation>

<operation id="1390" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:990 %input_1_1_load_4 = load i12 %input_1_1_addr_7

]]></Node>
<StgValue><ssdm name="input_1_1_load_4"/></StgValue>
</operation>

<operation id="1391" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:991 %input_1_2_load_4 = load i12 %input_1_2_addr_7

]]></Node>
<StgValue><ssdm name="input_1_2_load_4"/></StgValue>
</operation>

<operation id="1392" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:992 %input_1_3_load_4 = load i12 %input_1_3_addr_7

]]></Node>
<StgValue><ssdm name="input_1_3_load_4"/></StgValue>
</operation>

<operation id="1393" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:993 %input_1_4_load_4 = load i12 %input_1_4_addr_7

]]></Node>
<StgValue><ssdm name="input_1_4_load_4"/></StgValue>
</operation>

<operation id="1394" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:994 %tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_1_0_load_4, i3 2, i32 %input_1_1_load_4, i3 3, i32 %input_1_2_load_4, i3 4, i32 %input_1_3_load_4, i3 0, i32 %input_1_4_load_4, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1395" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:995 %input_2_0_load_4 = load i12 %input_2_0_addr_7

]]></Node>
<StgValue><ssdm name="input_2_0_load_4"/></StgValue>
</operation>

<operation id="1396" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:996 %input_2_1_load_4 = load i12 %input_2_1_addr_7

]]></Node>
<StgValue><ssdm name="input_2_1_load_4"/></StgValue>
</operation>

<operation id="1397" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:997 %input_2_2_load_4 = load i12 %input_2_2_addr_7

]]></Node>
<StgValue><ssdm name="input_2_2_load_4"/></StgValue>
</operation>

<operation id="1398" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:998 %input_2_3_load_4 = load i12 %input_2_3_addr_7

]]></Node>
<StgValue><ssdm name="input_2_3_load_4"/></StgValue>
</operation>

<operation id="1399" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:999 %input_2_4_load_4 = load i12 %input_2_4_addr_7

]]></Node>
<StgValue><ssdm name="input_2_4_load_4"/></StgValue>
</operation>

<operation id="1400" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1000 %tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_2_0_load_4, i3 2, i32 %input_2_1_load_4, i3 3, i32 %input_2_2_load_4, i3 4, i32 %input_2_3_load_4, i3 0, i32 %input_2_4_load_4, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1401" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1001 %input_3_0_load_4 = load i12 %input_3_0_addr_7

]]></Node>
<StgValue><ssdm name="input_3_0_load_4"/></StgValue>
</operation>

<operation id="1402" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1002 %input_3_1_load_4 = load i12 %input_3_1_addr_7

]]></Node>
<StgValue><ssdm name="input_3_1_load_4"/></StgValue>
</operation>

<operation id="1403" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1003 %input_3_2_load_4 = load i12 %input_3_2_addr_7

]]></Node>
<StgValue><ssdm name="input_3_2_load_4"/></StgValue>
</operation>

<operation id="1404" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1004 %input_3_3_load_4 = load i12 %input_3_3_addr_7

]]></Node>
<StgValue><ssdm name="input_3_3_load_4"/></StgValue>
</operation>

<operation id="1405" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1005 %input_3_4_load_4 = load i12 %input_3_4_addr_7

]]></Node>
<StgValue><ssdm name="input_3_4_load_4"/></StgValue>
</operation>

<operation id="1406" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1006 %tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_3_0_load_4, i3 2, i32 %input_3_1_load_4, i3 3, i32 %input_3_2_load_4, i3 4, i32 %input_3_3_load_4, i3 0, i32 %input_3_4_load_4, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1407" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1007 %input_4_0_load_4 = load i12 %input_4_0_addr_7

]]></Node>
<StgValue><ssdm name="input_4_0_load_4"/></StgValue>
</operation>

<operation id="1408" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1008 %input_4_1_load_4 = load i12 %input_4_1_addr_7

]]></Node>
<StgValue><ssdm name="input_4_1_load_4"/></StgValue>
</operation>

<operation id="1409" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1009 %input_4_2_load_4 = load i12 %input_4_2_addr_7

]]></Node>
<StgValue><ssdm name="input_4_2_load_4"/></StgValue>
</operation>

<operation id="1410" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1010 %input_4_3_load_4 = load i12 %input_4_3_addr_7

]]></Node>
<StgValue><ssdm name="input_4_3_load_4"/></StgValue>
</operation>

<operation id="1411" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1011 %input_4_4_load_4 = load i12 %input_4_4_addr_7

]]></Node>
<StgValue><ssdm name="input_4_4_load_4"/></StgValue>
</operation>

<operation id="1412" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1012 %tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_4_0_load_4, i3 2, i32 %input_4_1_load_4, i3 3, i32 %input_4_2_load_4, i3 4, i32 %input_4_3_load_4, i3 0, i32 %input_4_4_load_4, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1413" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1013 %tmp_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %tmp_24, i3 1, i32 %tmp_25, i3 2, i32 %tmp_26, i3 3, i32 %tmp_27, i3 4, i32 %tmp_28, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1414" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1047 %input_0_0_load_6 = load i12 %input_0_0_addr_9

]]></Node>
<StgValue><ssdm name="input_0_0_load_6"/></StgValue>
</operation>

<operation id="1415" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1048 %input_0_1_load_6 = load i12 %input_0_1_addr_9

]]></Node>
<StgValue><ssdm name="input_0_1_load_6"/></StgValue>
</operation>

<operation id="1416" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1049 %input_0_2_load_6 = load i12 %input_0_2_addr_9

]]></Node>
<StgValue><ssdm name="input_0_2_load_6"/></StgValue>
</operation>

<operation id="1417" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1050 %input_0_3_load_6 = load i12 %input_0_3_addr_9

]]></Node>
<StgValue><ssdm name="input_0_3_load_6"/></StgValue>
</operation>

<operation id="1418" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1051 %input_0_4_load_6 = load i12 %input_0_4_addr_9

]]></Node>
<StgValue><ssdm name="input_0_4_load_6"/></StgValue>
</operation>

<operation id="1419" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1052 %tmp_36 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_0_0_load_6, i3 0, i32 %input_0_1_load_6, i3 1, i32 %input_0_2_load_6, i3 2, i32 %input_0_3_load_6, i3 3, i32 %input_0_4_load_6, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1420" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1053 %input_1_0_load_6 = load i12 %input_1_0_addr_9

]]></Node>
<StgValue><ssdm name="input_1_0_load_6"/></StgValue>
</operation>

<operation id="1421" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1054 %input_1_1_load_6 = load i12 %input_1_1_addr_9

]]></Node>
<StgValue><ssdm name="input_1_1_load_6"/></StgValue>
</operation>

<operation id="1422" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1055 %input_1_2_load_6 = load i12 %input_1_2_addr_9

]]></Node>
<StgValue><ssdm name="input_1_2_load_6"/></StgValue>
</operation>

<operation id="1423" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1056 %input_1_3_load_6 = load i12 %input_1_3_addr_9

]]></Node>
<StgValue><ssdm name="input_1_3_load_6"/></StgValue>
</operation>

<operation id="1424" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1057 %input_1_4_load_6 = load i12 %input_1_4_addr_9

]]></Node>
<StgValue><ssdm name="input_1_4_load_6"/></StgValue>
</operation>

<operation id="1425" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1058 %tmp_37 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_1_0_load_6, i3 0, i32 %input_1_1_load_6, i3 1, i32 %input_1_2_load_6, i3 2, i32 %input_1_3_load_6, i3 3, i32 %input_1_4_load_6, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1426" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1059 %input_2_0_load_6 = load i12 %input_2_0_addr_9

]]></Node>
<StgValue><ssdm name="input_2_0_load_6"/></StgValue>
</operation>

<operation id="1427" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1060 %input_2_1_load_6 = load i12 %input_2_1_addr_9

]]></Node>
<StgValue><ssdm name="input_2_1_load_6"/></StgValue>
</operation>

<operation id="1428" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1061 %input_2_2_load_6 = load i12 %input_2_2_addr_9

]]></Node>
<StgValue><ssdm name="input_2_2_load_6"/></StgValue>
</operation>

<operation id="1429" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1062 %input_2_3_load_6 = load i12 %input_2_3_addr_9

]]></Node>
<StgValue><ssdm name="input_2_3_load_6"/></StgValue>
</operation>

<operation id="1430" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1063 %input_2_4_load_6 = load i12 %input_2_4_addr_9

]]></Node>
<StgValue><ssdm name="input_2_4_load_6"/></StgValue>
</operation>

<operation id="1431" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1064 %tmp_38 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_2_0_load_6, i3 0, i32 %input_2_1_load_6, i3 1, i32 %input_2_2_load_6, i3 2, i32 %input_2_3_load_6, i3 3, i32 %input_2_4_load_6, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1432" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1065 %input_3_0_load_6 = load i12 %input_3_0_addr_9

]]></Node>
<StgValue><ssdm name="input_3_0_load_6"/></StgValue>
</operation>

<operation id="1433" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1066 %input_3_1_load_6 = load i12 %input_3_1_addr_9

]]></Node>
<StgValue><ssdm name="input_3_1_load_6"/></StgValue>
</operation>

<operation id="1434" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1067 %input_3_2_load_6 = load i12 %input_3_2_addr_9

]]></Node>
<StgValue><ssdm name="input_3_2_load_6"/></StgValue>
</operation>

<operation id="1435" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1068 %input_3_3_load_6 = load i12 %input_3_3_addr_9

]]></Node>
<StgValue><ssdm name="input_3_3_load_6"/></StgValue>
</operation>

<operation id="1436" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1069 %input_3_4_load_6 = load i12 %input_3_4_addr_9

]]></Node>
<StgValue><ssdm name="input_3_4_load_6"/></StgValue>
</operation>

<operation id="1437" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1070 %tmp_39 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_3_0_load_6, i3 0, i32 %input_3_1_load_6, i3 1, i32 %input_3_2_load_6, i3 2, i32 %input_3_3_load_6, i3 3, i32 %input_3_4_load_6, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1438" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1071 %input_4_0_load_6 = load i12 %input_4_0_addr_9

]]></Node>
<StgValue><ssdm name="input_4_0_load_6"/></StgValue>
</operation>

<operation id="1439" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1072 %input_4_1_load_6 = load i12 %input_4_1_addr_9

]]></Node>
<StgValue><ssdm name="input_4_1_load_6"/></StgValue>
</operation>

<operation id="1440" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1073 %input_4_2_load_6 = load i12 %input_4_2_addr_9

]]></Node>
<StgValue><ssdm name="input_4_2_load_6"/></StgValue>
</operation>

<operation id="1441" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1074 %input_4_3_load_6 = load i12 %input_4_3_addr_9

]]></Node>
<StgValue><ssdm name="input_4_3_load_6"/></StgValue>
</operation>

<operation id="1442" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1075 %input_4_4_load_6 = load i12 %input_4_4_addr_9

]]></Node>
<StgValue><ssdm name="input_4_4_load_6"/></StgValue>
</operation>

<operation id="1443" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1076 %tmp_40 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_4_0_load_6, i3 0, i32 %input_4_1_load_6, i3 1, i32 %input_4_2_load_6, i3 2, i32 %input_4_3_load_6, i3 3, i32 %input_4_4_load_6, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1444" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1077 %tmp_41 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %tmp_36, i3 0, i32 %tmp_37, i3 1, i32 %tmp_38, i3 2, i32 %tmp_39, i3 3, i32 %tmp_40, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1445" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1079 %input_0_0_load_7 = load i12 %input_0_0_addr_10

]]></Node>
<StgValue><ssdm name="input_0_0_load_7"/></StgValue>
</operation>

<operation id="1446" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1080 %input_0_1_load_7 = load i12 %input_0_1_addr_10

]]></Node>
<StgValue><ssdm name="input_0_1_load_7"/></StgValue>
</operation>

<operation id="1447" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1081 %input_0_2_load_7 = load i12 %input_0_2_addr_10

]]></Node>
<StgValue><ssdm name="input_0_2_load_7"/></StgValue>
</operation>

<operation id="1448" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1082 %input_0_3_load_7 = load i12 %input_0_3_addr_10

]]></Node>
<StgValue><ssdm name="input_0_3_load_7"/></StgValue>
</operation>

<operation id="1449" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1083 %input_0_4_load_7 = load i12 %input_0_4_addr_10

]]></Node>
<StgValue><ssdm name="input_0_4_load_7"/></StgValue>
</operation>

<operation id="1450" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1084 %tmp_42 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_0_0_load_7, i3 4, i32 %input_0_1_load_7, i3 0, i32 %input_0_2_load_7, i3 1, i32 %input_0_3_load_7, i3 2, i32 %input_0_4_load_7, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1451" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1085 %input_1_0_load_7 = load i12 %input_1_0_addr_10

]]></Node>
<StgValue><ssdm name="input_1_0_load_7"/></StgValue>
</operation>

<operation id="1452" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1086 %input_1_1_load_7 = load i12 %input_1_1_addr_10

]]></Node>
<StgValue><ssdm name="input_1_1_load_7"/></StgValue>
</operation>

<operation id="1453" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1087 %input_1_2_load_7 = load i12 %input_1_2_addr_10

]]></Node>
<StgValue><ssdm name="input_1_2_load_7"/></StgValue>
</operation>

<operation id="1454" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1088 %input_1_3_load_7 = load i12 %input_1_3_addr_10

]]></Node>
<StgValue><ssdm name="input_1_3_load_7"/></StgValue>
</operation>

<operation id="1455" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1089 %input_1_4_load_7 = load i12 %input_1_4_addr_10

]]></Node>
<StgValue><ssdm name="input_1_4_load_7"/></StgValue>
</operation>

<operation id="1456" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1090 %tmp_43 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_1_0_load_7, i3 4, i32 %input_1_1_load_7, i3 0, i32 %input_1_2_load_7, i3 1, i32 %input_1_3_load_7, i3 2, i32 %input_1_4_load_7, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1457" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1091 %input_2_0_load_7 = load i12 %input_2_0_addr_10

]]></Node>
<StgValue><ssdm name="input_2_0_load_7"/></StgValue>
</operation>

<operation id="1458" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1092 %input_2_1_load_7 = load i12 %input_2_1_addr_10

]]></Node>
<StgValue><ssdm name="input_2_1_load_7"/></StgValue>
</operation>

<operation id="1459" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1093 %input_2_2_load_7 = load i12 %input_2_2_addr_10

]]></Node>
<StgValue><ssdm name="input_2_2_load_7"/></StgValue>
</operation>

<operation id="1460" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1094 %input_2_3_load_7 = load i12 %input_2_3_addr_10

]]></Node>
<StgValue><ssdm name="input_2_3_load_7"/></StgValue>
</operation>

<operation id="1461" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1095 %input_2_4_load_7 = load i12 %input_2_4_addr_10

]]></Node>
<StgValue><ssdm name="input_2_4_load_7"/></StgValue>
</operation>

<operation id="1462" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1096 %tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_2_0_load_7, i3 4, i32 %input_2_1_load_7, i3 0, i32 %input_2_2_load_7, i3 1, i32 %input_2_3_load_7, i3 2, i32 %input_2_4_load_7, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1463" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1097 %input_3_0_load_7 = load i12 %input_3_0_addr_10

]]></Node>
<StgValue><ssdm name="input_3_0_load_7"/></StgValue>
</operation>

<operation id="1464" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1098 %input_3_1_load_7 = load i12 %input_3_1_addr_10

]]></Node>
<StgValue><ssdm name="input_3_1_load_7"/></StgValue>
</operation>

<operation id="1465" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1099 %input_3_2_load_7 = load i12 %input_3_2_addr_10

]]></Node>
<StgValue><ssdm name="input_3_2_load_7"/></StgValue>
</operation>

<operation id="1466" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1100 %input_3_3_load_7 = load i12 %input_3_3_addr_10

]]></Node>
<StgValue><ssdm name="input_3_3_load_7"/></StgValue>
</operation>

<operation id="1467" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1101 %input_3_4_load_7 = load i12 %input_3_4_addr_10

]]></Node>
<StgValue><ssdm name="input_3_4_load_7"/></StgValue>
</operation>

<operation id="1468" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1102 %tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_3_0_load_7, i3 4, i32 %input_3_1_load_7, i3 0, i32 %input_3_2_load_7, i3 1, i32 %input_3_3_load_7, i3 2, i32 %input_3_4_load_7, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1469" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1103 %input_4_0_load_7 = load i12 %input_4_0_addr_10

]]></Node>
<StgValue><ssdm name="input_4_0_load_7"/></StgValue>
</operation>

<operation id="1470" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1104 %input_4_1_load_7 = load i12 %input_4_1_addr_10

]]></Node>
<StgValue><ssdm name="input_4_1_load_7"/></StgValue>
</operation>

<operation id="1471" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1105 %input_4_2_load_7 = load i12 %input_4_2_addr_10

]]></Node>
<StgValue><ssdm name="input_4_2_load_7"/></StgValue>
</operation>

<operation id="1472" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1106 %input_4_3_load_7 = load i12 %input_4_3_addr_10

]]></Node>
<StgValue><ssdm name="input_4_3_load_7"/></StgValue>
</operation>

<operation id="1473" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1107 %input_4_4_load_7 = load i12 %input_4_4_addr_10

]]></Node>
<StgValue><ssdm name="input_4_4_load_7"/></StgValue>
</operation>

<operation id="1474" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1108 %tmp_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_4_0_load_7, i3 4, i32 %input_4_1_load_7, i3 0, i32 %input_4_2_load_7, i3 1, i32 %input_4_3_load_7, i3 2, i32 %input_4_4_load_7, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1475" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1109 %tmp_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %tmp_42, i3 0, i32 %tmp_43, i3 1, i32 %tmp_44, i3 2, i32 %tmp_45, i3 3, i32 %tmp_46, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1476" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1111 %input_0_0_load_8 = load i12 %input_0_0_addr_11

]]></Node>
<StgValue><ssdm name="input_0_0_load_8"/></StgValue>
</operation>

<operation id="1477" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1112 %input_0_1_load_8 = load i12 %input_0_1_addr_11

]]></Node>
<StgValue><ssdm name="input_0_1_load_8"/></StgValue>
</operation>

<operation id="1478" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1113 %input_0_2_load_8 = load i12 %input_0_2_addr_11

]]></Node>
<StgValue><ssdm name="input_0_2_load_8"/></StgValue>
</operation>

<operation id="1479" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1114 %input_0_3_load_8 = load i12 %input_0_3_addr_11

]]></Node>
<StgValue><ssdm name="input_0_3_load_8"/></StgValue>
</operation>

<operation id="1480" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1115 %input_0_4_load_8 = load i12 %input_0_4_addr_11

]]></Node>
<StgValue><ssdm name="input_0_4_load_8"/></StgValue>
</operation>

<operation id="1481" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1116 %tmp_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_0_0_load_8, i3 3, i32 %input_0_1_load_8, i3 4, i32 %input_0_2_load_8, i3 0, i32 %input_0_3_load_8, i3 1, i32 %input_0_4_load_8, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1482" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1117 %input_1_0_load_8 = load i12 %input_1_0_addr_11

]]></Node>
<StgValue><ssdm name="input_1_0_load_8"/></StgValue>
</operation>

<operation id="1483" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1118 %input_1_1_load_8 = load i12 %input_1_1_addr_11

]]></Node>
<StgValue><ssdm name="input_1_1_load_8"/></StgValue>
</operation>

<operation id="1484" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1119 %input_1_2_load_8 = load i12 %input_1_2_addr_11

]]></Node>
<StgValue><ssdm name="input_1_2_load_8"/></StgValue>
</operation>

<operation id="1485" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1120 %input_1_3_load_8 = load i12 %input_1_3_addr_11

]]></Node>
<StgValue><ssdm name="input_1_3_load_8"/></StgValue>
</operation>

<operation id="1486" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1121 %input_1_4_load_8 = load i12 %input_1_4_addr_11

]]></Node>
<StgValue><ssdm name="input_1_4_load_8"/></StgValue>
</operation>

<operation id="1487" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1122 %tmp_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_1_0_load_8, i3 3, i32 %input_1_1_load_8, i3 4, i32 %input_1_2_load_8, i3 0, i32 %input_1_3_load_8, i3 1, i32 %input_1_4_load_8, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1488" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1123 %input_2_0_load_8 = load i12 %input_2_0_addr_11

]]></Node>
<StgValue><ssdm name="input_2_0_load_8"/></StgValue>
</operation>

<operation id="1489" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1124 %input_2_1_load_8 = load i12 %input_2_1_addr_11

]]></Node>
<StgValue><ssdm name="input_2_1_load_8"/></StgValue>
</operation>

<operation id="1490" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1125 %input_2_2_load_8 = load i12 %input_2_2_addr_11

]]></Node>
<StgValue><ssdm name="input_2_2_load_8"/></StgValue>
</operation>

<operation id="1491" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1126 %input_2_3_load_8 = load i12 %input_2_3_addr_11

]]></Node>
<StgValue><ssdm name="input_2_3_load_8"/></StgValue>
</operation>

<operation id="1492" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1127 %input_2_4_load_8 = load i12 %input_2_4_addr_11

]]></Node>
<StgValue><ssdm name="input_2_4_load_8"/></StgValue>
</operation>

<operation id="1493" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1128 %tmp_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_2_0_load_8, i3 3, i32 %input_2_1_load_8, i3 4, i32 %input_2_2_load_8, i3 0, i32 %input_2_3_load_8, i3 1, i32 %input_2_4_load_8, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1494" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1129 %input_3_0_load_8 = load i12 %input_3_0_addr_11

]]></Node>
<StgValue><ssdm name="input_3_0_load_8"/></StgValue>
</operation>

<operation id="1495" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1130 %input_3_1_load_8 = load i12 %input_3_1_addr_11

]]></Node>
<StgValue><ssdm name="input_3_1_load_8"/></StgValue>
</operation>

<operation id="1496" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1131 %input_3_2_load_8 = load i12 %input_3_2_addr_11

]]></Node>
<StgValue><ssdm name="input_3_2_load_8"/></StgValue>
</operation>

<operation id="1497" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1132 %input_3_3_load_8 = load i12 %input_3_3_addr_11

]]></Node>
<StgValue><ssdm name="input_3_3_load_8"/></StgValue>
</operation>

<operation id="1498" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1133 %input_3_4_load_8 = load i12 %input_3_4_addr_11

]]></Node>
<StgValue><ssdm name="input_3_4_load_8"/></StgValue>
</operation>

<operation id="1499" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1134 %tmp_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_3_0_load_8, i3 3, i32 %input_3_1_load_8, i3 4, i32 %input_3_2_load_8, i3 0, i32 %input_3_3_load_8, i3 1, i32 %input_3_4_load_8, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1500" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1135 %input_4_0_load_8 = load i12 %input_4_0_addr_11

]]></Node>
<StgValue><ssdm name="input_4_0_load_8"/></StgValue>
</operation>

<operation id="1501" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1136 %input_4_1_load_8 = load i12 %input_4_1_addr_11

]]></Node>
<StgValue><ssdm name="input_4_1_load_8"/></StgValue>
</operation>

<operation id="1502" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1137 %input_4_2_load_8 = load i12 %input_4_2_addr_11

]]></Node>
<StgValue><ssdm name="input_4_2_load_8"/></StgValue>
</operation>

<operation id="1503" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1138 %input_4_3_load_8 = load i12 %input_4_3_addr_11

]]></Node>
<StgValue><ssdm name="input_4_3_load_8"/></StgValue>
</operation>

<operation id="1504" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1139 %input_4_4_load_8 = load i12 %input_4_4_addr_11

]]></Node>
<StgValue><ssdm name="input_4_4_load_8"/></StgValue>
</operation>

<operation id="1505" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1140 %tmp_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_4_0_load_8, i3 3, i32 %input_4_1_load_8, i3 4, i32 %input_4_2_load_8, i3 0, i32 %input_4_3_load_8, i3 1, i32 %input_4_4_load_8, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1506" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1141 %tmp_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %tmp_48, i3 0, i32 %tmp_49, i3 1, i32 %tmp_50, i3 2, i32 %tmp_51, i3 3, i32 %tmp_52, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1507" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1143 %input_0_0_load_9 = load i12 %input_0_0_addr_12

]]></Node>
<StgValue><ssdm name="input_0_0_load_9"/></StgValue>
</operation>

<operation id="1508" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1144 %input_0_1_load_9 = load i12 %input_0_1_addr_12

]]></Node>
<StgValue><ssdm name="input_0_1_load_9"/></StgValue>
</operation>

<operation id="1509" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1145 %input_0_2_load_9 = load i12 %input_0_2_addr_12

]]></Node>
<StgValue><ssdm name="input_0_2_load_9"/></StgValue>
</operation>

<operation id="1510" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1146 %input_0_3_load_9 = load i12 %input_0_3_addr_12

]]></Node>
<StgValue><ssdm name="input_0_3_load_9"/></StgValue>
</operation>

<operation id="1511" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1147 %input_0_4_load_9 = load i12 %input_0_4_addr_12

]]></Node>
<StgValue><ssdm name="input_0_4_load_9"/></StgValue>
</operation>

<operation id="1512" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1148 %tmp_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_0_0_load_9, i3 2, i32 %input_0_1_load_9, i3 3, i32 %input_0_2_load_9, i3 4, i32 %input_0_3_load_9, i3 0, i32 %input_0_4_load_9, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1513" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1149 %input_1_0_load_9 = load i12 %input_1_0_addr_12

]]></Node>
<StgValue><ssdm name="input_1_0_load_9"/></StgValue>
</operation>

<operation id="1514" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1150 %input_1_1_load_9 = load i12 %input_1_1_addr_12

]]></Node>
<StgValue><ssdm name="input_1_1_load_9"/></StgValue>
</operation>

<operation id="1515" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1151 %input_1_2_load_9 = load i12 %input_1_2_addr_12

]]></Node>
<StgValue><ssdm name="input_1_2_load_9"/></StgValue>
</operation>

<operation id="1516" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1152 %input_1_3_load_9 = load i12 %input_1_3_addr_12

]]></Node>
<StgValue><ssdm name="input_1_3_load_9"/></StgValue>
</operation>

<operation id="1517" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1153 %input_1_4_load_9 = load i12 %input_1_4_addr_12

]]></Node>
<StgValue><ssdm name="input_1_4_load_9"/></StgValue>
</operation>

<operation id="1518" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1154 %tmp_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_1_0_load_9, i3 2, i32 %input_1_1_load_9, i3 3, i32 %input_1_2_load_9, i3 4, i32 %input_1_3_load_9, i3 0, i32 %input_1_4_load_9, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1519" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1155 %input_2_0_load_9 = load i12 %input_2_0_addr_12

]]></Node>
<StgValue><ssdm name="input_2_0_load_9"/></StgValue>
</operation>

<operation id="1520" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1156 %input_2_1_load_9 = load i12 %input_2_1_addr_12

]]></Node>
<StgValue><ssdm name="input_2_1_load_9"/></StgValue>
</operation>

<operation id="1521" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1157 %input_2_2_load_9 = load i12 %input_2_2_addr_12

]]></Node>
<StgValue><ssdm name="input_2_2_load_9"/></StgValue>
</operation>

<operation id="1522" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1158 %input_2_3_load_9 = load i12 %input_2_3_addr_12

]]></Node>
<StgValue><ssdm name="input_2_3_load_9"/></StgValue>
</operation>

<operation id="1523" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1159 %input_2_4_load_9 = load i12 %input_2_4_addr_12

]]></Node>
<StgValue><ssdm name="input_2_4_load_9"/></StgValue>
</operation>

<operation id="1524" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1160 %tmp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_2_0_load_9, i3 2, i32 %input_2_1_load_9, i3 3, i32 %input_2_2_load_9, i3 4, i32 %input_2_3_load_9, i3 0, i32 %input_2_4_load_9, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1525" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1161 %input_3_0_load_9 = load i12 %input_3_0_addr_12

]]></Node>
<StgValue><ssdm name="input_3_0_load_9"/></StgValue>
</operation>

<operation id="1526" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1162 %input_3_1_load_9 = load i12 %input_3_1_addr_12

]]></Node>
<StgValue><ssdm name="input_3_1_load_9"/></StgValue>
</operation>

<operation id="1527" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1163 %input_3_2_load_9 = load i12 %input_3_2_addr_12

]]></Node>
<StgValue><ssdm name="input_3_2_load_9"/></StgValue>
</operation>

<operation id="1528" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1164 %input_3_3_load_9 = load i12 %input_3_3_addr_12

]]></Node>
<StgValue><ssdm name="input_3_3_load_9"/></StgValue>
</operation>

<operation id="1529" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1165 %input_3_4_load_9 = load i12 %input_3_4_addr_12

]]></Node>
<StgValue><ssdm name="input_3_4_load_9"/></StgValue>
</operation>

<operation id="1530" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1166 %tmp_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_3_0_load_9, i3 2, i32 %input_3_1_load_9, i3 3, i32 %input_3_2_load_9, i3 4, i32 %input_3_3_load_9, i3 0, i32 %input_3_4_load_9, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1531" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1167 %input_4_0_load_9 = load i12 %input_4_0_addr_12

]]></Node>
<StgValue><ssdm name="input_4_0_load_9"/></StgValue>
</operation>

<operation id="1532" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1168 %input_4_1_load_9 = load i12 %input_4_1_addr_12

]]></Node>
<StgValue><ssdm name="input_4_1_load_9"/></StgValue>
</operation>

<operation id="1533" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1169 %input_4_2_load_9 = load i12 %input_4_2_addr_12

]]></Node>
<StgValue><ssdm name="input_4_2_load_9"/></StgValue>
</operation>

<operation id="1534" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1170 %input_4_3_load_9 = load i12 %input_4_3_addr_12

]]></Node>
<StgValue><ssdm name="input_4_3_load_9"/></StgValue>
</operation>

<operation id="1535" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1171 %input_4_4_load_9 = load i12 %input_4_4_addr_12

]]></Node>
<StgValue><ssdm name="input_4_4_load_9"/></StgValue>
</operation>

<operation id="1536" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1172 %tmp_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_4_0_load_9, i3 2, i32 %input_4_1_load_9, i3 3, i32 %input_4_2_load_9, i3 4, i32 %input_4_3_load_9, i3 0, i32 %input_4_4_load_9, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1537" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1173 %tmp_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %tmp_54, i3 0, i32 %tmp_55, i3 1, i32 %tmp_56, i3 2, i32 %tmp_57, i3 3, i32 %tmp_58, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1538" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1175 %input_0_0_load_10 = load i12 %input_0_0_addr_13

]]></Node>
<StgValue><ssdm name="input_0_0_load_10"/></StgValue>
</operation>

<operation id="1539" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1176 %input_0_1_load_10 = load i12 %input_0_1_addr_13

]]></Node>
<StgValue><ssdm name="input_0_1_load_10"/></StgValue>
</operation>

<operation id="1540" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1177 %input_0_2_load_10 = load i12 %input_0_2_addr_13

]]></Node>
<StgValue><ssdm name="input_0_2_load_10"/></StgValue>
</operation>

<operation id="1541" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1178 %input_0_3_load_10 = load i12 %input_0_3_addr_13

]]></Node>
<StgValue><ssdm name="input_0_3_load_10"/></StgValue>
</operation>

<operation id="1542" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1179 %input_0_4_load_10 = load i12 %input_0_4_addr_13

]]></Node>
<StgValue><ssdm name="input_0_4_load_10"/></StgValue>
</operation>

<operation id="1543" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1180 %tmp_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_0_0_load_10, i3 1, i32 %input_0_1_load_10, i3 2, i32 %input_0_2_load_10, i3 3, i32 %input_0_3_load_10, i3 4, i32 %input_0_4_load_10, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1544" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1181 %input_1_0_load_10 = load i12 %input_1_0_addr_13

]]></Node>
<StgValue><ssdm name="input_1_0_load_10"/></StgValue>
</operation>

<operation id="1545" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1182 %input_1_1_load_10 = load i12 %input_1_1_addr_13

]]></Node>
<StgValue><ssdm name="input_1_1_load_10"/></StgValue>
</operation>

<operation id="1546" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1183 %input_1_2_load_10 = load i12 %input_1_2_addr_13

]]></Node>
<StgValue><ssdm name="input_1_2_load_10"/></StgValue>
</operation>

<operation id="1547" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1184 %input_1_3_load_10 = load i12 %input_1_3_addr_13

]]></Node>
<StgValue><ssdm name="input_1_3_load_10"/></StgValue>
</operation>

<operation id="1548" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1185 %input_1_4_load_10 = load i12 %input_1_4_addr_13

]]></Node>
<StgValue><ssdm name="input_1_4_load_10"/></StgValue>
</operation>

<operation id="1549" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1186 %tmp_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_1_0_load_10, i3 1, i32 %input_1_1_load_10, i3 2, i32 %input_1_2_load_10, i3 3, i32 %input_1_3_load_10, i3 4, i32 %input_1_4_load_10, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1550" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1187 %input_2_0_load_10 = load i12 %input_2_0_addr_13

]]></Node>
<StgValue><ssdm name="input_2_0_load_10"/></StgValue>
</operation>

<operation id="1551" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1188 %input_2_1_load_10 = load i12 %input_2_1_addr_13

]]></Node>
<StgValue><ssdm name="input_2_1_load_10"/></StgValue>
</operation>

<operation id="1552" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1189 %input_2_2_load_10 = load i12 %input_2_2_addr_13

]]></Node>
<StgValue><ssdm name="input_2_2_load_10"/></StgValue>
</operation>

<operation id="1553" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1190 %input_2_3_load_10 = load i12 %input_2_3_addr_13

]]></Node>
<StgValue><ssdm name="input_2_3_load_10"/></StgValue>
</operation>

<operation id="1554" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1191 %input_2_4_load_10 = load i12 %input_2_4_addr_13

]]></Node>
<StgValue><ssdm name="input_2_4_load_10"/></StgValue>
</operation>

<operation id="1555" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1192 %tmp_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_2_0_load_10, i3 1, i32 %input_2_1_load_10, i3 2, i32 %input_2_2_load_10, i3 3, i32 %input_2_3_load_10, i3 4, i32 %input_2_4_load_10, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1556" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1193 %input_3_0_load_10 = load i12 %input_3_0_addr_13

]]></Node>
<StgValue><ssdm name="input_3_0_load_10"/></StgValue>
</operation>

<operation id="1557" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1194 %input_3_1_load_10 = load i12 %input_3_1_addr_13

]]></Node>
<StgValue><ssdm name="input_3_1_load_10"/></StgValue>
</operation>

<operation id="1558" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1195 %input_3_2_load_10 = load i12 %input_3_2_addr_13

]]></Node>
<StgValue><ssdm name="input_3_2_load_10"/></StgValue>
</operation>

<operation id="1559" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1196 %input_3_3_load_10 = load i12 %input_3_3_addr_13

]]></Node>
<StgValue><ssdm name="input_3_3_load_10"/></StgValue>
</operation>

<operation id="1560" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1197 %input_3_4_load_10 = load i12 %input_3_4_addr_13

]]></Node>
<StgValue><ssdm name="input_3_4_load_10"/></StgValue>
</operation>

<operation id="1561" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1198 %tmp_63 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_3_0_load_10, i3 1, i32 %input_3_1_load_10, i3 2, i32 %input_3_2_load_10, i3 3, i32 %input_3_3_load_10, i3 4, i32 %input_3_4_load_10, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1562" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1199 %input_4_0_load_10 = load i12 %input_4_0_addr_13

]]></Node>
<StgValue><ssdm name="input_4_0_load_10"/></StgValue>
</operation>

<operation id="1563" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1200 %input_4_1_load_10 = load i12 %input_4_1_addr_13

]]></Node>
<StgValue><ssdm name="input_4_1_load_10"/></StgValue>
</operation>

<operation id="1564" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1201 %input_4_2_load_10 = load i12 %input_4_2_addr_13

]]></Node>
<StgValue><ssdm name="input_4_2_load_10"/></StgValue>
</operation>

<operation id="1565" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1202 %input_4_3_load_10 = load i12 %input_4_3_addr_13

]]></Node>
<StgValue><ssdm name="input_4_3_load_10"/></StgValue>
</operation>

<operation id="1566" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1203 %input_4_4_load_10 = load i12 %input_4_4_addr_13

]]></Node>
<StgValue><ssdm name="input_4_4_load_10"/></StgValue>
</operation>

<operation id="1567" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1204 %tmp_64 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_4_0_load_10, i3 1, i32 %input_4_1_load_10, i3 2, i32 %input_4_2_load_10, i3 3, i32 %input_4_3_load_10, i3 4, i32 %input_4_4_load_10, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1568" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1205 %tmp_65 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %tmp_60, i3 4, i32 %tmp_61, i3 0, i32 %tmp_62, i3 1, i32 %tmp_63, i3 2, i32 %tmp_64, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1569" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1207 %input_0_0_load_11 = load i12 %input_0_0_addr_14

]]></Node>
<StgValue><ssdm name="input_0_0_load_11"/></StgValue>
</operation>

<operation id="1570" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1208 %input_0_1_load_11 = load i12 %input_0_1_addr_14

]]></Node>
<StgValue><ssdm name="input_0_1_load_11"/></StgValue>
</operation>

<operation id="1571" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1209 %input_0_2_load_11 = load i12 %input_0_2_addr_14

]]></Node>
<StgValue><ssdm name="input_0_2_load_11"/></StgValue>
</operation>

<operation id="1572" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1210 %input_0_3_load_11 = load i12 %input_0_3_addr_14

]]></Node>
<StgValue><ssdm name="input_0_3_load_11"/></StgValue>
</operation>

<operation id="1573" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1211 %input_0_4_load_11 = load i12 %input_0_4_addr_14

]]></Node>
<StgValue><ssdm name="input_0_4_load_11"/></StgValue>
</operation>

<operation id="1574" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1212 %tmp_66 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_0_0_load_11, i3 0, i32 %input_0_1_load_11, i3 1, i32 %input_0_2_load_11, i3 2, i32 %input_0_3_load_11, i3 3, i32 %input_0_4_load_11, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1575" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1213 %input_1_0_load_11 = load i12 %input_1_0_addr_14

]]></Node>
<StgValue><ssdm name="input_1_0_load_11"/></StgValue>
</operation>

<operation id="1576" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1214 %input_1_1_load_11 = load i12 %input_1_1_addr_14

]]></Node>
<StgValue><ssdm name="input_1_1_load_11"/></StgValue>
</operation>

<operation id="1577" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1215 %input_1_2_load_11 = load i12 %input_1_2_addr_14

]]></Node>
<StgValue><ssdm name="input_1_2_load_11"/></StgValue>
</operation>

<operation id="1578" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1216 %input_1_3_load_11 = load i12 %input_1_3_addr_14

]]></Node>
<StgValue><ssdm name="input_1_3_load_11"/></StgValue>
</operation>

<operation id="1579" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1217 %input_1_4_load_11 = load i12 %input_1_4_addr_14

]]></Node>
<StgValue><ssdm name="input_1_4_load_11"/></StgValue>
</operation>

<operation id="1580" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1218 %tmp_67 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_1_0_load_11, i3 0, i32 %input_1_1_load_11, i3 1, i32 %input_1_2_load_11, i3 2, i32 %input_1_3_load_11, i3 3, i32 %input_1_4_load_11, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1581" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1219 %input_2_0_load_11 = load i12 %input_2_0_addr_14

]]></Node>
<StgValue><ssdm name="input_2_0_load_11"/></StgValue>
</operation>

<operation id="1582" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1220 %input_2_1_load_11 = load i12 %input_2_1_addr_14

]]></Node>
<StgValue><ssdm name="input_2_1_load_11"/></StgValue>
</operation>

<operation id="1583" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1221 %input_2_2_load_11 = load i12 %input_2_2_addr_14

]]></Node>
<StgValue><ssdm name="input_2_2_load_11"/></StgValue>
</operation>

<operation id="1584" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1222 %input_2_3_load_11 = load i12 %input_2_3_addr_14

]]></Node>
<StgValue><ssdm name="input_2_3_load_11"/></StgValue>
</operation>

<operation id="1585" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1223 %input_2_4_load_11 = load i12 %input_2_4_addr_14

]]></Node>
<StgValue><ssdm name="input_2_4_load_11"/></StgValue>
</operation>

<operation id="1586" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1224 %tmp_68 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_2_0_load_11, i3 0, i32 %input_2_1_load_11, i3 1, i32 %input_2_2_load_11, i3 2, i32 %input_2_3_load_11, i3 3, i32 %input_2_4_load_11, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1587" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1225 %input_3_0_load_11 = load i12 %input_3_0_addr_14

]]></Node>
<StgValue><ssdm name="input_3_0_load_11"/></StgValue>
</operation>

<operation id="1588" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1226 %input_3_1_load_11 = load i12 %input_3_1_addr_14

]]></Node>
<StgValue><ssdm name="input_3_1_load_11"/></StgValue>
</operation>

<operation id="1589" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1227 %input_3_2_load_11 = load i12 %input_3_2_addr_14

]]></Node>
<StgValue><ssdm name="input_3_2_load_11"/></StgValue>
</operation>

<operation id="1590" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1228 %input_3_3_load_11 = load i12 %input_3_3_addr_14

]]></Node>
<StgValue><ssdm name="input_3_3_load_11"/></StgValue>
</operation>

<operation id="1591" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1229 %input_3_4_load_11 = load i12 %input_3_4_addr_14

]]></Node>
<StgValue><ssdm name="input_3_4_load_11"/></StgValue>
</operation>

<operation id="1592" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1230 %tmp_69 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_3_0_load_11, i3 0, i32 %input_3_1_load_11, i3 1, i32 %input_3_2_load_11, i3 2, i32 %input_3_3_load_11, i3 3, i32 %input_3_4_load_11, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1593" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1231 %input_4_0_load_11 = load i12 %input_4_0_addr_14

]]></Node>
<StgValue><ssdm name="input_4_0_load_11"/></StgValue>
</operation>

<operation id="1594" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1232 %input_4_1_load_11 = load i12 %input_4_1_addr_14

]]></Node>
<StgValue><ssdm name="input_4_1_load_11"/></StgValue>
</operation>

<operation id="1595" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1233 %input_4_2_load_11 = load i12 %input_4_2_addr_14

]]></Node>
<StgValue><ssdm name="input_4_2_load_11"/></StgValue>
</operation>

<operation id="1596" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1234 %input_4_3_load_11 = load i12 %input_4_3_addr_14

]]></Node>
<StgValue><ssdm name="input_4_3_load_11"/></StgValue>
</operation>

<operation id="1597" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1235 %input_4_4_load_11 = load i12 %input_4_4_addr_14

]]></Node>
<StgValue><ssdm name="input_4_4_load_11"/></StgValue>
</operation>

<operation id="1598" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1236 %tmp_70 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_4_0_load_11, i3 0, i32 %input_4_1_load_11, i3 1, i32 %input_4_2_load_11, i3 2, i32 %input_4_3_load_11, i3 3, i32 %input_4_4_load_11, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1599" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1237 %tmp_71 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %tmp_66, i3 4, i32 %tmp_67, i3 0, i32 %tmp_68, i3 1, i32 %tmp_69, i3 2, i32 %tmp_70, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1600" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1239 %input_0_0_load_12 = load i12 %input_0_0_addr_15

]]></Node>
<StgValue><ssdm name="input_0_0_load_12"/></StgValue>
</operation>

<operation id="1601" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1240 %input_0_1_load_12 = load i12 %input_0_1_addr_15

]]></Node>
<StgValue><ssdm name="input_0_1_load_12"/></StgValue>
</operation>

<operation id="1602" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1241 %input_0_2_load_12 = load i12 %input_0_2_addr_15

]]></Node>
<StgValue><ssdm name="input_0_2_load_12"/></StgValue>
</operation>

<operation id="1603" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1242 %input_0_3_load_12 = load i12 %input_0_3_addr_15

]]></Node>
<StgValue><ssdm name="input_0_3_load_12"/></StgValue>
</operation>

<operation id="1604" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1243 %input_0_4_load_12 = load i12 %input_0_4_addr_15

]]></Node>
<StgValue><ssdm name="input_0_4_load_12"/></StgValue>
</operation>

<operation id="1605" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1244 %tmp_72 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_0_0_load_12, i3 4, i32 %input_0_1_load_12, i3 0, i32 %input_0_2_load_12, i3 1, i32 %input_0_3_load_12, i3 2, i32 %input_0_4_load_12, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1606" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1245 %input_1_0_load_12 = load i12 %input_1_0_addr_15

]]></Node>
<StgValue><ssdm name="input_1_0_load_12"/></StgValue>
</operation>

<operation id="1607" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1246 %input_1_1_load_12 = load i12 %input_1_1_addr_15

]]></Node>
<StgValue><ssdm name="input_1_1_load_12"/></StgValue>
</operation>

<operation id="1608" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1247 %input_1_2_load_12 = load i12 %input_1_2_addr_15

]]></Node>
<StgValue><ssdm name="input_1_2_load_12"/></StgValue>
</operation>

<operation id="1609" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1248 %input_1_3_load_12 = load i12 %input_1_3_addr_15

]]></Node>
<StgValue><ssdm name="input_1_3_load_12"/></StgValue>
</operation>

<operation id="1610" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1249 %input_1_4_load_12 = load i12 %input_1_4_addr_15

]]></Node>
<StgValue><ssdm name="input_1_4_load_12"/></StgValue>
</operation>

<operation id="1611" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1250 %tmp_73 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_1_0_load_12, i3 4, i32 %input_1_1_load_12, i3 0, i32 %input_1_2_load_12, i3 1, i32 %input_1_3_load_12, i3 2, i32 %input_1_4_load_12, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1612" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1251 %input_2_0_load_12 = load i12 %input_2_0_addr_15

]]></Node>
<StgValue><ssdm name="input_2_0_load_12"/></StgValue>
</operation>

<operation id="1613" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1252 %input_2_1_load_12 = load i12 %input_2_1_addr_15

]]></Node>
<StgValue><ssdm name="input_2_1_load_12"/></StgValue>
</operation>

<operation id="1614" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1253 %input_2_2_load_12 = load i12 %input_2_2_addr_15

]]></Node>
<StgValue><ssdm name="input_2_2_load_12"/></StgValue>
</operation>

<operation id="1615" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1254 %input_2_3_load_12 = load i12 %input_2_3_addr_15

]]></Node>
<StgValue><ssdm name="input_2_3_load_12"/></StgValue>
</operation>

<operation id="1616" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1255 %input_2_4_load_12 = load i12 %input_2_4_addr_15

]]></Node>
<StgValue><ssdm name="input_2_4_load_12"/></StgValue>
</operation>

<operation id="1617" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1256 %tmp_74 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_2_0_load_12, i3 4, i32 %input_2_1_load_12, i3 0, i32 %input_2_2_load_12, i3 1, i32 %input_2_3_load_12, i3 2, i32 %input_2_4_load_12, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1618" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1257 %input_3_0_load_12 = load i12 %input_3_0_addr_15

]]></Node>
<StgValue><ssdm name="input_3_0_load_12"/></StgValue>
</operation>

<operation id="1619" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1258 %input_3_1_load_12 = load i12 %input_3_1_addr_15

]]></Node>
<StgValue><ssdm name="input_3_1_load_12"/></StgValue>
</operation>

<operation id="1620" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1259 %input_3_2_load_12 = load i12 %input_3_2_addr_15

]]></Node>
<StgValue><ssdm name="input_3_2_load_12"/></StgValue>
</operation>

<operation id="1621" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1260 %input_3_3_load_12 = load i12 %input_3_3_addr_15

]]></Node>
<StgValue><ssdm name="input_3_3_load_12"/></StgValue>
</operation>

<operation id="1622" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1261 %input_3_4_load_12 = load i12 %input_3_4_addr_15

]]></Node>
<StgValue><ssdm name="input_3_4_load_12"/></StgValue>
</operation>

<operation id="1623" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1262 %tmp_75 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_3_0_load_12, i3 4, i32 %input_3_1_load_12, i3 0, i32 %input_3_2_load_12, i3 1, i32 %input_3_3_load_12, i3 2, i32 %input_3_4_load_12, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1624" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1263 %input_4_0_load_12 = load i12 %input_4_0_addr_15

]]></Node>
<StgValue><ssdm name="input_4_0_load_12"/></StgValue>
</operation>

<operation id="1625" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1264 %input_4_1_load_12 = load i12 %input_4_1_addr_15

]]></Node>
<StgValue><ssdm name="input_4_1_load_12"/></StgValue>
</operation>

<operation id="1626" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1265 %input_4_2_load_12 = load i12 %input_4_2_addr_15

]]></Node>
<StgValue><ssdm name="input_4_2_load_12"/></StgValue>
</operation>

<operation id="1627" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1266 %input_4_3_load_12 = load i12 %input_4_3_addr_15

]]></Node>
<StgValue><ssdm name="input_4_3_load_12"/></StgValue>
</operation>

<operation id="1628" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1267 %input_4_4_load_12 = load i12 %input_4_4_addr_15

]]></Node>
<StgValue><ssdm name="input_4_4_load_12"/></StgValue>
</operation>

<operation id="1629" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1268 %tmp_76 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_4_0_load_12, i3 4, i32 %input_4_1_load_12, i3 0, i32 %input_4_2_load_12, i3 1, i32 %input_4_3_load_12, i3 2, i32 %input_4_4_load_12, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1630" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1269 %tmp_77 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %tmp_72, i3 4, i32 %tmp_73, i3 0, i32 %tmp_74, i3 1, i32 %tmp_75, i3 2, i32 %tmp_76, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1631" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1271 %input_0_0_load_13 = load i12 %input_0_0_addr_16

]]></Node>
<StgValue><ssdm name="input_0_0_load_13"/></StgValue>
</operation>

<operation id="1632" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1272 %input_0_1_load_13 = load i12 %input_0_1_addr_16

]]></Node>
<StgValue><ssdm name="input_0_1_load_13"/></StgValue>
</operation>

<operation id="1633" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1273 %input_0_2_load_13 = load i12 %input_0_2_addr_16

]]></Node>
<StgValue><ssdm name="input_0_2_load_13"/></StgValue>
</operation>

<operation id="1634" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1274 %input_0_3_load_13 = load i12 %input_0_3_addr_16

]]></Node>
<StgValue><ssdm name="input_0_3_load_13"/></StgValue>
</operation>

<operation id="1635" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1275 %input_0_4_load_13 = load i12 %input_0_4_addr_16

]]></Node>
<StgValue><ssdm name="input_0_4_load_13"/></StgValue>
</operation>

<operation id="1636" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1276 %tmp_78 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_0_0_load_13, i3 3, i32 %input_0_1_load_13, i3 4, i32 %input_0_2_load_13, i3 0, i32 %input_0_3_load_13, i3 1, i32 %input_0_4_load_13, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1637" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1277 %input_1_0_load_13 = load i12 %input_1_0_addr_16

]]></Node>
<StgValue><ssdm name="input_1_0_load_13"/></StgValue>
</operation>

<operation id="1638" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1278 %input_1_1_load_13 = load i12 %input_1_1_addr_16

]]></Node>
<StgValue><ssdm name="input_1_1_load_13"/></StgValue>
</operation>

<operation id="1639" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1279 %input_1_2_load_13 = load i12 %input_1_2_addr_16

]]></Node>
<StgValue><ssdm name="input_1_2_load_13"/></StgValue>
</operation>

<operation id="1640" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1280 %input_1_3_load_13 = load i12 %input_1_3_addr_16

]]></Node>
<StgValue><ssdm name="input_1_3_load_13"/></StgValue>
</operation>

<operation id="1641" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1281 %input_1_4_load_13 = load i12 %input_1_4_addr_16

]]></Node>
<StgValue><ssdm name="input_1_4_load_13"/></StgValue>
</operation>

<operation id="1642" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1282 %tmp_79 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_1_0_load_13, i3 3, i32 %input_1_1_load_13, i3 4, i32 %input_1_2_load_13, i3 0, i32 %input_1_3_load_13, i3 1, i32 %input_1_4_load_13, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1643" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1283 %input_2_0_load_13 = load i12 %input_2_0_addr_16

]]></Node>
<StgValue><ssdm name="input_2_0_load_13"/></StgValue>
</operation>

<operation id="1644" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1284 %input_2_1_load_13 = load i12 %input_2_1_addr_16

]]></Node>
<StgValue><ssdm name="input_2_1_load_13"/></StgValue>
</operation>

<operation id="1645" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1285 %input_2_2_load_13 = load i12 %input_2_2_addr_16

]]></Node>
<StgValue><ssdm name="input_2_2_load_13"/></StgValue>
</operation>

<operation id="1646" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1286 %input_2_3_load_13 = load i12 %input_2_3_addr_16

]]></Node>
<StgValue><ssdm name="input_2_3_load_13"/></StgValue>
</operation>

<operation id="1647" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1287 %input_2_4_load_13 = load i12 %input_2_4_addr_16

]]></Node>
<StgValue><ssdm name="input_2_4_load_13"/></StgValue>
</operation>

<operation id="1648" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1288 %tmp_80 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_2_0_load_13, i3 3, i32 %input_2_1_load_13, i3 4, i32 %input_2_2_load_13, i3 0, i32 %input_2_3_load_13, i3 1, i32 %input_2_4_load_13, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1649" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1289 %input_3_0_load_13 = load i12 %input_3_0_addr_16

]]></Node>
<StgValue><ssdm name="input_3_0_load_13"/></StgValue>
</operation>

<operation id="1650" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1290 %input_3_1_load_13 = load i12 %input_3_1_addr_16

]]></Node>
<StgValue><ssdm name="input_3_1_load_13"/></StgValue>
</operation>

<operation id="1651" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1291 %input_3_2_load_13 = load i12 %input_3_2_addr_16

]]></Node>
<StgValue><ssdm name="input_3_2_load_13"/></StgValue>
</operation>

<operation id="1652" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1292 %input_3_3_load_13 = load i12 %input_3_3_addr_16

]]></Node>
<StgValue><ssdm name="input_3_3_load_13"/></StgValue>
</operation>

<operation id="1653" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1293 %input_3_4_load_13 = load i12 %input_3_4_addr_16

]]></Node>
<StgValue><ssdm name="input_3_4_load_13"/></StgValue>
</operation>

<operation id="1654" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1294 %tmp_81 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_3_0_load_13, i3 3, i32 %input_3_1_load_13, i3 4, i32 %input_3_2_load_13, i3 0, i32 %input_3_3_load_13, i3 1, i32 %input_3_4_load_13, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1655" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1295 %input_4_0_load_13 = load i12 %input_4_0_addr_16

]]></Node>
<StgValue><ssdm name="input_4_0_load_13"/></StgValue>
</operation>

<operation id="1656" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1296 %input_4_1_load_13 = load i12 %input_4_1_addr_16

]]></Node>
<StgValue><ssdm name="input_4_1_load_13"/></StgValue>
</operation>

<operation id="1657" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1297 %input_4_2_load_13 = load i12 %input_4_2_addr_16

]]></Node>
<StgValue><ssdm name="input_4_2_load_13"/></StgValue>
</operation>

<operation id="1658" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1298 %input_4_3_load_13 = load i12 %input_4_3_addr_16

]]></Node>
<StgValue><ssdm name="input_4_3_load_13"/></StgValue>
</operation>

<operation id="1659" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1299 %input_4_4_load_13 = load i12 %input_4_4_addr_16

]]></Node>
<StgValue><ssdm name="input_4_4_load_13"/></StgValue>
</operation>

<operation id="1660" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1300 %tmp_82 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_4_0_load_13, i3 3, i32 %input_4_1_load_13, i3 4, i32 %input_4_2_load_13, i3 0, i32 %input_4_3_load_13, i3 1, i32 %input_4_4_load_13, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1661" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1301 %tmp_83 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %tmp_78, i3 4, i32 %tmp_79, i3 0, i32 %tmp_80, i3 1, i32 %tmp_81, i3 2, i32 %tmp_82, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1662" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1303 %input_0_0_load_14 = load i12 %input_0_0_addr_17

]]></Node>
<StgValue><ssdm name="input_0_0_load_14"/></StgValue>
</operation>

<operation id="1663" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1304 %input_0_1_load_14 = load i12 %input_0_1_addr_17

]]></Node>
<StgValue><ssdm name="input_0_1_load_14"/></StgValue>
</operation>

<operation id="1664" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1305 %input_0_2_load_14 = load i12 %input_0_2_addr_17

]]></Node>
<StgValue><ssdm name="input_0_2_load_14"/></StgValue>
</operation>

<operation id="1665" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1306 %input_0_3_load_14 = load i12 %input_0_3_addr_17

]]></Node>
<StgValue><ssdm name="input_0_3_load_14"/></StgValue>
</operation>

<operation id="1666" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1307 %input_0_4_load_14 = load i12 %input_0_4_addr_17

]]></Node>
<StgValue><ssdm name="input_0_4_load_14"/></StgValue>
</operation>

<operation id="1667" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1308 %tmp_84 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_0_0_load_14, i3 2, i32 %input_0_1_load_14, i3 3, i32 %input_0_2_load_14, i3 4, i32 %input_0_3_load_14, i3 0, i32 %input_0_4_load_14, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1668" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1309 %input_1_0_load_14 = load i12 %input_1_0_addr_17

]]></Node>
<StgValue><ssdm name="input_1_0_load_14"/></StgValue>
</operation>

<operation id="1669" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1310 %input_1_1_load_14 = load i12 %input_1_1_addr_17

]]></Node>
<StgValue><ssdm name="input_1_1_load_14"/></StgValue>
</operation>

<operation id="1670" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1311 %input_1_2_load_14 = load i12 %input_1_2_addr_17

]]></Node>
<StgValue><ssdm name="input_1_2_load_14"/></StgValue>
</operation>

<operation id="1671" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1312 %input_1_3_load_14 = load i12 %input_1_3_addr_17

]]></Node>
<StgValue><ssdm name="input_1_3_load_14"/></StgValue>
</operation>

<operation id="1672" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1313 %input_1_4_load_14 = load i12 %input_1_4_addr_17

]]></Node>
<StgValue><ssdm name="input_1_4_load_14"/></StgValue>
</operation>

<operation id="1673" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1314 %tmp_85 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_1_0_load_14, i3 2, i32 %input_1_1_load_14, i3 3, i32 %input_1_2_load_14, i3 4, i32 %input_1_3_load_14, i3 0, i32 %input_1_4_load_14, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1674" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1315 %input_2_0_load_14 = load i12 %input_2_0_addr_17

]]></Node>
<StgValue><ssdm name="input_2_0_load_14"/></StgValue>
</operation>

<operation id="1675" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1316 %input_2_1_load_14 = load i12 %input_2_1_addr_17

]]></Node>
<StgValue><ssdm name="input_2_1_load_14"/></StgValue>
</operation>

<operation id="1676" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1317 %input_2_2_load_14 = load i12 %input_2_2_addr_17

]]></Node>
<StgValue><ssdm name="input_2_2_load_14"/></StgValue>
</operation>

<operation id="1677" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1318 %input_2_3_load_14 = load i12 %input_2_3_addr_17

]]></Node>
<StgValue><ssdm name="input_2_3_load_14"/></StgValue>
</operation>

<operation id="1678" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1319 %input_2_4_load_14 = load i12 %input_2_4_addr_17

]]></Node>
<StgValue><ssdm name="input_2_4_load_14"/></StgValue>
</operation>

<operation id="1679" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1320 %tmp_86 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_2_0_load_14, i3 2, i32 %input_2_1_load_14, i3 3, i32 %input_2_2_load_14, i3 4, i32 %input_2_3_load_14, i3 0, i32 %input_2_4_load_14, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1680" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1321 %input_3_0_load_14 = load i12 %input_3_0_addr_17

]]></Node>
<StgValue><ssdm name="input_3_0_load_14"/></StgValue>
</operation>

<operation id="1681" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1322 %input_3_1_load_14 = load i12 %input_3_1_addr_17

]]></Node>
<StgValue><ssdm name="input_3_1_load_14"/></StgValue>
</operation>

<operation id="1682" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1323 %input_3_2_load_14 = load i12 %input_3_2_addr_17

]]></Node>
<StgValue><ssdm name="input_3_2_load_14"/></StgValue>
</operation>

<operation id="1683" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1324 %input_3_3_load_14 = load i12 %input_3_3_addr_17

]]></Node>
<StgValue><ssdm name="input_3_3_load_14"/></StgValue>
</operation>

<operation id="1684" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1325 %input_3_4_load_14 = load i12 %input_3_4_addr_17

]]></Node>
<StgValue><ssdm name="input_3_4_load_14"/></StgValue>
</operation>

<operation id="1685" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1326 %tmp_87 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_3_0_load_14, i3 2, i32 %input_3_1_load_14, i3 3, i32 %input_3_2_load_14, i3 4, i32 %input_3_3_load_14, i3 0, i32 %input_3_4_load_14, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1686" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1327 %input_4_0_load_14 = load i12 %input_4_0_addr_17

]]></Node>
<StgValue><ssdm name="input_4_0_load_14"/></StgValue>
</operation>

<operation id="1687" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1328 %input_4_1_load_14 = load i12 %input_4_1_addr_17

]]></Node>
<StgValue><ssdm name="input_4_1_load_14"/></StgValue>
</operation>

<operation id="1688" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1329 %input_4_2_load_14 = load i12 %input_4_2_addr_17

]]></Node>
<StgValue><ssdm name="input_4_2_load_14"/></StgValue>
</operation>

<operation id="1689" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1330 %input_4_3_load_14 = load i12 %input_4_3_addr_17

]]></Node>
<StgValue><ssdm name="input_4_3_load_14"/></StgValue>
</operation>

<operation id="1690" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1331 %input_4_4_load_14 = load i12 %input_4_4_addr_17

]]></Node>
<StgValue><ssdm name="input_4_4_load_14"/></StgValue>
</operation>

<operation id="1691" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1332 %tmp_88 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_4_0_load_14, i3 2, i32 %input_4_1_load_14, i3 3, i32 %input_4_2_load_14, i3 4, i32 %input_4_3_load_14, i3 0, i32 %input_4_4_load_14, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1692" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1333 %tmp_89 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %tmp_84, i3 4, i32 %tmp_85, i3 0, i32 %tmp_86, i3 1, i32 %tmp_87, i3 2, i32 %tmp_88, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1693" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1335 %input_0_0_load_15 = load i12 %input_0_0_addr_18

]]></Node>
<StgValue><ssdm name="input_0_0_load_15"/></StgValue>
</operation>

<operation id="1694" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1336 %input_0_1_load_15 = load i12 %input_0_1_addr_18

]]></Node>
<StgValue><ssdm name="input_0_1_load_15"/></StgValue>
</operation>

<operation id="1695" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1337 %input_0_2_load_15 = load i12 %input_0_2_addr_18

]]></Node>
<StgValue><ssdm name="input_0_2_load_15"/></StgValue>
</operation>

<operation id="1696" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1338 %input_0_3_load_15 = load i12 %input_0_3_addr_18

]]></Node>
<StgValue><ssdm name="input_0_3_load_15"/></StgValue>
</operation>

<operation id="1697" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1339 %input_0_4_load_15 = load i12 %input_0_4_addr_18

]]></Node>
<StgValue><ssdm name="input_0_4_load_15"/></StgValue>
</operation>

<operation id="1698" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1340 %tmp_90 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_0_0_load_15, i3 1, i32 %input_0_1_load_15, i3 2, i32 %input_0_2_load_15, i3 3, i32 %input_0_3_load_15, i3 4, i32 %input_0_4_load_15, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1699" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1341 %input_1_0_load_15 = load i12 %input_1_0_addr_18

]]></Node>
<StgValue><ssdm name="input_1_0_load_15"/></StgValue>
</operation>

<operation id="1700" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1342 %input_1_1_load_15 = load i12 %input_1_1_addr_18

]]></Node>
<StgValue><ssdm name="input_1_1_load_15"/></StgValue>
</operation>

<operation id="1701" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1343 %input_1_2_load_15 = load i12 %input_1_2_addr_18

]]></Node>
<StgValue><ssdm name="input_1_2_load_15"/></StgValue>
</operation>

<operation id="1702" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1344 %input_1_3_load_15 = load i12 %input_1_3_addr_18

]]></Node>
<StgValue><ssdm name="input_1_3_load_15"/></StgValue>
</operation>

<operation id="1703" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1345 %input_1_4_load_15 = load i12 %input_1_4_addr_18

]]></Node>
<StgValue><ssdm name="input_1_4_load_15"/></StgValue>
</operation>

<operation id="1704" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1346 %tmp_91 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_1_0_load_15, i3 1, i32 %input_1_1_load_15, i3 2, i32 %input_1_2_load_15, i3 3, i32 %input_1_3_load_15, i3 4, i32 %input_1_4_load_15, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1705" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1347 %input_2_0_load_15 = load i12 %input_2_0_addr_18

]]></Node>
<StgValue><ssdm name="input_2_0_load_15"/></StgValue>
</operation>

<operation id="1706" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1348 %input_2_1_load_15 = load i12 %input_2_1_addr_18

]]></Node>
<StgValue><ssdm name="input_2_1_load_15"/></StgValue>
</operation>

<operation id="1707" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1349 %input_2_2_load_15 = load i12 %input_2_2_addr_18

]]></Node>
<StgValue><ssdm name="input_2_2_load_15"/></StgValue>
</operation>

<operation id="1708" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1350 %input_2_3_load_15 = load i12 %input_2_3_addr_18

]]></Node>
<StgValue><ssdm name="input_2_3_load_15"/></StgValue>
</operation>

<operation id="1709" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1351 %input_2_4_load_15 = load i12 %input_2_4_addr_18

]]></Node>
<StgValue><ssdm name="input_2_4_load_15"/></StgValue>
</operation>

<operation id="1710" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1352 %tmp_92 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_2_0_load_15, i3 1, i32 %input_2_1_load_15, i3 2, i32 %input_2_2_load_15, i3 3, i32 %input_2_3_load_15, i3 4, i32 %input_2_4_load_15, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1711" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1353 %input_3_0_load_15 = load i12 %input_3_0_addr_18

]]></Node>
<StgValue><ssdm name="input_3_0_load_15"/></StgValue>
</operation>

<operation id="1712" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1354 %input_3_1_load_15 = load i12 %input_3_1_addr_18

]]></Node>
<StgValue><ssdm name="input_3_1_load_15"/></StgValue>
</operation>

<operation id="1713" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1355 %input_3_2_load_15 = load i12 %input_3_2_addr_18

]]></Node>
<StgValue><ssdm name="input_3_2_load_15"/></StgValue>
</operation>

<operation id="1714" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1356 %input_3_3_load_15 = load i12 %input_3_3_addr_18

]]></Node>
<StgValue><ssdm name="input_3_3_load_15"/></StgValue>
</operation>

<operation id="1715" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1357 %input_3_4_load_15 = load i12 %input_3_4_addr_18

]]></Node>
<StgValue><ssdm name="input_3_4_load_15"/></StgValue>
</operation>

<operation id="1716" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1358 %tmp_93 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_3_0_load_15, i3 1, i32 %input_3_1_load_15, i3 2, i32 %input_3_2_load_15, i3 3, i32 %input_3_3_load_15, i3 4, i32 %input_3_4_load_15, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1717" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1359 %input_4_0_load_15 = load i12 %input_4_0_addr_18

]]></Node>
<StgValue><ssdm name="input_4_0_load_15"/></StgValue>
</operation>

<operation id="1718" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1360 %input_4_1_load_15 = load i12 %input_4_1_addr_18

]]></Node>
<StgValue><ssdm name="input_4_1_load_15"/></StgValue>
</operation>

<operation id="1719" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1361 %input_4_2_load_15 = load i12 %input_4_2_addr_18

]]></Node>
<StgValue><ssdm name="input_4_2_load_15"/></StgValue>
</operation>

<operation id="1720" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1362 %input_4_3_load_15 = load i12 %input_4_3_addr_18

]]></Node>
<StgValue><ssdm name="input_4_3_load_15"/></StgValue>
</operation>

<operation id="1721" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1363 %input_4_4_load_15 = load i12 %input_4_4_addr_18

]]></Node>
<StgValue><ssdm name="input_4_4_load_15"/></StgValue>
</operation>

<operation id="1722" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1364 %tmp_94 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_4_0_load_15, i3 1, i32 %input_4_1_load_15, i3 2, i32 %input_4_2_load_15, i3 3, i32 %input_4_3_load_15, i3 4, i32 %input_4_4_load_15, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1723" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1365 %tmp_95 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %tmp_90, i3 3, i32 %tmp_91, i3 4, i32 %tmp_92, i3 0, i32 %tmp_93, i3 1, i32 %tmp_94, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1724" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1367 %input_0_0_load_16 = load i12 %input_0_0_addr_19

]]></Node>
<StgValue><ssdm name="input_0_0_load_16"/></StgValue>
</operation>

<operation id="1725" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1368 %input_0_1_load_16 = load i12 %input_0_1_addr_19

]]></Node>
<StgValue><ssdm name="input_0_1_load_16"/></StgValue>
</operation>

<operation id="1726" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1369 %input_0_2_load_16 = load i12 %input_0_2_addr_19

]]></Node>
<StgValue><ssdm name="input_0_2_load_16"/></StgValue>
</operation>

<operation id="1727" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1370 %input_0_3_load_16 = load i12 %input_0_3_addr_19

]]></Node>
<StgValue><ssdm name="input_0_3_load_16"/></StgValue>
</operation>

<operation id="1728" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1371 %input_0_4_load_16 = load i12 %input_0_4_addr_19

]]></Node>
<StgValue><ssdm name="input_0_4_load_16"/></StgValue>
</operation>

<operation id="1729" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1372 %tmp_96 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_0_0_load_16, i3 0, i32 %input_0_1_load_16, i3 1, i32 %input_0_2_load_16, i3 2, i32 %input_0_3_load_16, i3 3, i32 %input_0_4_load_16, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1730" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1373 %input_1_0_load_16 = load i12 %input_1_0_addr_19

]]></Node>
<StgValue><ssdm name="input_1_0_load_16"/></StgValue>
</operation>

<operation id="1731" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1374 %input_1_1_load_16 = load i12 %input_1_1_addr_19

]]></Node>
<StgValue><ssdm name="input_1_1_load_16"/></StgValue>
</operation>

<operation id="1732" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1375 %input_1_2_load_16 = load i12 %input_1_2_addr_19

]]></Node>
<StgValue><ssdm name="input_1_2_load_16"/></StgValue>
</operation>

<operation id="1733" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1376 %input_1_3_load_16 = load i12 %input_1_3_addr_19

]]></Node>
<StgValue><ssdm name="input_1_3_load_16"/></StgValue>
</operation>

<operation id="1734" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1377 %input_1_4_load_16 = load i12 %input_1_4_addr_19

]]></Node>
<StgValue><ssdm name="input_1_4_load_16"/></StgValue>
</operation>

<operation id="1735" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1378 %tmp_97 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_1_0_load_16, i3 0, i32 %input_1_1_load_16, i3 1, i32 %input_1_2_load_16, i3 2, i32 %input_1_3_load_16, i3 3, i32 %input_1_4_load_16, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1736" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1379 %input_2_0_load_16 = load i12 %input_2_0_addr_19

]]></Node>
<StgValue><ssdm name="input_2_0_load_16"/></StgValue>
</operation>

<operation id="1737" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1380 %input_2_1_load_16 = load i12 %input_2_1_addr_19

]]></Node>
<StgValue><ssdm name="input_2_1_load_16"/></StgValue>
</operation>

<operation id="1738" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1381 %input_2_2_load_16 = load i12 %input_2_2_addr_19

]]></Node>
<StgValue><ssdm name="input_2_2_load_16"/></StgValue>
</operation>

<operation id="1739" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1382 %input_2_3_load_16 = load i12 %input_2_3_addr_19

]]></Node>
<StgValue><ssdm name="input_2_3_load_16"/></StgValue>
</operation>

<operation id="1740" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1383 %input_2_4_load_16 = load i12 %input_2_4_addr_19

]]></Node>
<StgValue><ssdm name="input_2_4_load_16"/></StgValue>
</operation>

<operation id="1741" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1384 %tmp_98 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_2_0_load_16, i3 0, i32 %input_2_1_load_16, i3 1, i32 %input_2_2_load_16, i3 2, i32 %input_2_3_load_16, i3 3, i32 %input_2_4_load_16, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1742" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1385 %input_3_0_load_16 = load i12 %input_3_0_addr_19

]]></Node>
<StgValue><ssdm name="input_3_0_load_16"/></StgValue>
</operation>

<operation id="1743" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1386 %input_3_1_load_16 = load i12 %input_3_1_addr_19

]]></Node>
<StgValue><ssdm name="input_3_1_load_16"/></StgValue>
</operation>

<operation id="1744" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1387 %input_3_2_load_16 = load i12 %input_3_2_addr_19

]]></Node>
<StgValue><ssdm name="input_3_2_load_16"/></StgValue>
</operation>

<operation id="1745" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1388 %input_3_3_load_16 = load i12 %input_3_3_addr_19

]]></Node>
<StgValue><ssdm name="input_3_3_load_16"/></StgValue>
</operation>

<operation id="1746" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1389 %input_3_4_load_16 = load i12 %input_3_4_addr_19

]]></Node>
<StgValue><ssdm name="input_3_4_load_16"/></StgValue>
</operation>

<operation id="1747" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1390 %tmp_99 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_3_0_load_16, i3 0, i32 %input_3_1_load_16, i3 1, i32 %input_3_2_load_16, i3 2, i32 %input_3_3_load_16, i3 3, i32 %input_3_4_load_16, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1748" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1391 %input_4_0_load_16 = load i12 %input_4_0_addr_19

]]></Node>
<StgValue><ssdm name="input_4_0_load_16"/></StgValue>
</operation>

<operation id="1749" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1392 %input_4_1_load_16 = load i12 %input_4_1_addr_19

]]></Node>
<StgValue><ssdm name="input_4_1_load_16"/></StgValue>
</operation>

<operation id="1750" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1393 %input_4_2_load_16 = load i12 %input_4_2_addr_19

]]></Node>
<StgValue><ssdm name="input_4_2_load_16"/></StgValue>
</operation>

<operation id="1751" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1394 %input_4_3_load_16 = load i12 %input_4_3_addr_19

]]></Node>
<StgValue><ssdm name="input_4_3_load_16"/></StgValue>
</operation>

<operation id="1752" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1395 %input_4_4_load_16 = load i12 %input_4_4_addr_19

]]></Node>
<StgValue><ssdm name="input_4_4_load_16"/></StgValue>
</operation>

<operation id="1753" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1396 %tmp_100 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_4_0_load_16, i3 0, i32 %input_4_1_load_16, i3 1, i32 %input_4_2_load_16, i3 2, i32 %input_4_3_load_16, i3 3, i32 %input_4_4_load_16, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1754" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1397 %tmp_101 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %tmp_96, i3 3, i32 %tmp_97, i3 4, i32 %tmp_98, i3 0, i32 %tmp_99, i3 1, i32 %tmp_100, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1755" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1399 %input_0_0_load_17 = load i12 %input_0_0_addr_20

]]></Node>
<StgValue><ssdm name="input_0_0_load_17"/></StgValue>
</operation>

<operation id="1756" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1400 %input_0_1_load_17 = load i12 %input_0_1_addr_20

]]></Node>
<StgValue><ssdm name="input_0_1_load_17"/></StgValue>
</operation>

<operation id="1757" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1401 %input_0_2_load_17 = load i12 %input_0_2_addr_20

]]></Node>
<StgValue><ssdm name="input_0_2_load_17"/></StgValue>
</operation>

<operation id="1758" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1402 %input_0_3_load_17 = load i12 %input_0_3_addr_20

]]></Node>
<StgValue><ssdm name="input_0_3_load_17"/></StgValue>
</operation>

<operation id="1759" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1403 %input_0_4_load_17 = load i12 %input_0_4_addr_20

]]></Node>
<StgValue><ssdm name="input_0_4_load_17"/></StgValue>
</operation>

<operation id="1760" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1404 %tmp_102 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_0_0_load_17, i3 4, i32 %input_0_1_load_17, i3 0, i32 %input_0_2_load_17, i3 1, i32 %input_0_3_load_17, i3 2, i32 %input_0_4_load_17, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1761" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1405 %input_1_0_load_17 = load i12 %input_1_0_addr_20

]]></Node>
<StgValue><ssdm name="input_1_0_load_17"/></StgValue>
</operation>

<operation id="1762" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1406 %input_1_1_load_17 = load i12 %input_1_1_addr_20

]]></Node>
<StgValue><ssdm name="input_1_1_load_17"/></StgValue>
</operation>

<operation id="1763" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1407 %input_1_2_load_17 = load i12 %input_1_2_addr_20

]]></Node>
<StgValue><ssdm name="input_1_2_load_17"/></StgValue>
</operation>

<operation id="1764" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1408 %input_1_3_load_17 = load i12 %input_1_3_addr_20

]]></Node>
<StgValue><ssdm name="input_1_3_load_17"/></StgValue>
</operation>

<operation id="1765" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1409 %input_1_4_load_17 = load i12 %input_1_4_addr_20

]]></Node>
<StgValue><ssdm name="input_1_4_load_17"/></StgValue>
</operation>

<operation id="1766" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1410 %tmp_103 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_1_0_load_17, i3 4, i32 %input_1_1_load_17, i3 0, i32 %input_1_2_load_17, i3 1, i32 %input_1_3_load_17, i3 2, i32 %input_1_4_load_17, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1767" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1411 %input_2_0_load_17 = load i12 %input_2_0_addr_20

]]></Node>
<StgValue><ssdm name="input_2_0_load_17"/></StgValue>
</operation>

<operation id="1768" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1412 %input_2_1_load_17 = load i12 %input_2_1_addr_20

]]></Node>
<StgValue><ssdm name="input_2_1_load_17"/></StgValue>
</operation>

<operation id="1769" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1413 %input_2_2_load_17 = load i12 %input_2_2_addr_20

]]></Node>
<StgValue><ssdm name="input_2_2_load_17"/></StgValue>
</operation>

<operation id="1770" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1414 %input_2_3_load_17 = load i12 %input_2_3_addr_20

]]></Node>
<StgValue><ssdm name="input_2_3_load_17"/></StgValue>
</operation>

<operation id="1771" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1415 %input_2_4_load_17 = load i12 %input_2_4_addr_20

]]></Node>
<StgValue><ssdm name="input_2_4_load_17"/></StgValue>
</operation>

<operation id="1772" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1416 %tmp_104 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_2_0_load_17, i3 4, i32 %input_2_1_load_17, i3 0, i32 %input_2_2_load_17, i3 1, i32 %input_2_3_load_17, i3 2, i32 %input_2_4_load_17, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1773" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1417 %input_3_0_load_17 = load i12 %input_3_0_addr_20

]]></Node>
<StgValue><ssdm name="input_3_0_load_17"/></StgValue>
</operation>

<operation id="1774" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1418 %input_3_1_load_17 = load i12 %input_3_1_addr_20

]]></Node>
<StgValue><ssdm name="input_3_1_load_17"/></StgValue>
</operation>

<operation id="1775" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1419 %input_3_2_load_17 = load i12 %input_3_2_addr_20

]]></Node>
<StgValue><ssdm name="input_3_2_load_17"/></StgValue>
</operation>

<operation id="1776" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1420 %input_3_3_load_17 = load i12 %input_3_3_addr_20

]]></Node>
<StgValue><ssdm name="input_3_3_load_17"/></StgValue>
</operation>

<operation id="1777" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1421 %input_3_4_load_17 = load i12 %input_3_4_addr_20

]]></Node>
<StgValue><ssdm name="input_3_4_load_17"/></StgValue>
</operation>

<operation id="1778" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1422 %tmp_105 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_3_0_load_17, i3 4, i32 %input_3_1_load_17, i3 0, i32 %input_3_2_load_17, i3 1, i32 %input_3_3_load_17, i3 2, i32 %input_3_4_load_17, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1779" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1423 %input_4_0_load_17 = load i12 %input_4_0_addr_20

]]></Node>
<StgValue><ssdm name="input_4_0_load_17"/></StgValue>
</operation>

<operation id="1780" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1424 %input_4_1_load_17 = load i12 %input_4_1_addr_20

]]></Node>
<StgValue><ssdm name="input_4_1_load_17"/></StgValue>
</operation>

<operation id="1781" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1425 %input_4_2_load_17 = load i12 %input_4_2_addr_20

]]></Node>
<StgValue><ssdm name="input_4_2_load_17"/></StgValue>
</operation>

<operation id="1782" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1426 %input_4_3_load_17 = load i12 %input_4_3_addr_20

]]></Node>
<StgValue><ssdm name="input_4_3_load_17"/></StgValue>
</operation>

<operation id="1783" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1427 %input_4_4_load_17 = load i12 %input_4_4_addr_20

]]></Node>
<StgValue><ssdm name="input_4_4_load_17"/></StgValue>
</operation>

<operation id="1784" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1428 %tmp_106 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_4_0_load_17, i3 4, i32 %input_4_1_load_17, i3 0, i32 %input_4_2_load_17, i3 1, i32 %input_4_3_load_17, i3 2, i32 %input_4_4_load_17, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1785" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1429 %tmp_107 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %tmp_102, i3 3, i32 %tmp_103, i3 4, i32 %tmp_104, i3 0, i32 %tmp_105, i3 1, i32 %tmp_106, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1786" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1463 %input_0_0_load_19 = load i12 %input_0_0_addr_22

]]></Node>
<StgValue><ssdm name="input_0_0_load_19"/></StgValue>
</operation>

<operation id="1787" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1464 %input_0_1_load_19 = load i12 %input_0_1_addr_22

]]></Node>
<StgValue><ssdm name="input_0_1_load_19"/></StgValue>
</operation>

<operation id="1788" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1465 %input_0_2_load_19 = load i12 %input_0_2_addr_22

]]></Node>
<StgValue><ssdm name="input_0_2_load_19"/></StgValue>
</operation>

<operation id="1789" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1466 %input_0_3_load_19 = load i12 %input_0_3_addr_22

]]></Node>
<StgValue><ssdm name="input_0_3_load_19"/></StgValue>
</operation>

<operation id="1790" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1467 %input_0_4_load_19 = load i12 %input_0_4_addr_22

]]></Node>
<StgValue><ssdm name="input_0_4_load_19"/></StgValue>
</operation>

<operation id="1791" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1468 %tmp_114 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_0_0_load_19, i3 2, i32 %input_0_1_load_19, i3 3, i32 %input_0_2_load_19, i3 4, i32 %input_0_3_load_19, i3 0, i32 %input_0_4_load_19, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1792" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1469 %input_1_0_load_19 = load i12 %input_1_0_addr_22

]]></Node>
<StgValue><ssdm name="input_1_0_load_19"/></StgValue>
</operation>

<operation id="1793" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1470 %input_1_1_load_19 = load i12 %input_1_1_addr_22

]]></Node>
<StgValue><ssdm name="input_1_1_load_19"/></StgValue>
</operation>

<operation id="1794" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1471 %input_1_2_load_19 = load i12 %input_1_2_addr_22

]]></Node>
<StgValue><ssdm name="input_1_2_load_19"/></StgValue>
</operation>

<operation id="1795" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1472 %input_1_3_load_19 = load i12 %input_1_3_addr_22

]]></Node>
<StgValue><ssdm name="input_1_3_load_19"/></StgValue>
</operation>

<operation id="1796" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1473 %input_1_4_load_19 = load i12 %input_1_4_addr_22

]]></Node>
<StgValue><ssdm name="input_1_4_load_19"/></StgValue>
</operation>

<operation id="1797" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1474 %tmp_115 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_1_0_load_19, i3 2, i32 %input_1_1_load_19, i3 3, i32 %input_1_2_load_19, i3 4, i32 %input_1_3_load_19, i3 0, i32 %input_1_4_load_19, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1798" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1475 %input_2_0_load_19 = load i12 %input_2_0_addr_22

]]></Node>
<StgValue><ssdm name="input_2_0_load_19"/></StgValue>
</operation>

<operation id="1799" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1476 %input_2_1_load_19 = load i12 %input_2_1_addr_22

]]></Node>
<StgValue><ssdm name="input_2_1_load_19"/></StgValue>
</operation>

<operation id="1800" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1477 %input_2_2_load_19 = load i12 %input_2_2_addr_22

]]></Node>
<StgValue><ssdm name="input_2_2_load_19"/></StgValue>
</operation>

<operation id="1801" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1478 %input_2_3_load_19 = load i12 %input_2_3_addr_22

]]></Node>
<StgValue><ssdm name="input_2_3_load_19"/></StgValue>
</operation>

<operation id="1802" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1479 %input_2_4_load_19 = load i12 %input_2_4_addr_22

]]></Node>
<StgValue><ssdm name="input_2_4_load_19"/></StgValue>
</operation>

<operation id="1803" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1480 %tmp_116 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_2_0_load_19, i3 2, i32 %input_2_1_load_19, i3 3, i32 %input_2_2_load_19, i3 4, i32 %input_2_3_load_19, i3 0, i32 %input_2_4_load_19, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1804" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1481 %input_3_0_load_19 = load i12 %input_3_0_addr_22

]]></Node>
<StgValue><ssdm name="input_3_0_load_19"/></StgValue>
</operation>

<operation id="1805" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1482 %input_3_1_load_19 = load i12 %input_3_1_addr_22

]]></Node>
<StgValue><ssdm name="input_3_1_load_19"/></StgValue>
</operation>

<operation id="1806" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1483 %input_3_2_load_19 = load i12 %input_3_2_addr_22

]]></Node>
<StgValue><ssdm name="input_3_2_load_19"/></StgValue>
</operation>

<operation id="1807" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1484 %input_3_3_load_19 = load i12 %input_3_3_addr_22

]]></Node>
<StgValue><ssdm name="input_3_3_load_19"/></StgValue>
</operation>

<operation id="1808" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1485 %input_3_4_load_19 = load i12 %input_3_4_addr_22

]]></Node>
<StgValue><ssdm name="input_3_4_load_19"/></StgValue>
</operation>

<operation id="1809" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1486 %tmp_117 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_3_0_load_19, i3 2, i32 %input_3_1_load_19, i3 3, i32 %input_3_2_load_19, i3 4, i32 %input_3_3_load_19, i3 0, i32 %input_3_4_load_19, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1810" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1487 %input_4_0_load_19 = load i12 %input_4_0_addr_22

]]></Node>
<StgValue><ssdm name="input_4_0_load_19"/></StgValue>
</operation>

<operation id="1811" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1488 %input_4_1_load_19 = load i12 %input_4_1_addr_22

]]></Node>
<StgValue><ssdm name="input_4_1_load_19"/></StgValue>
</operation>

<operation id="1812" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1489 %input_4_2_load_19 = load i12 %input_4_2_addr_22

]]></Node>
<StgValue><ssdm name="input_4_2_load_19"/></StgValue>
</operation>

<operation id="1813" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1490 %input_4_3_load_19 = load i12 %input_4_3_addr_22

]]></Node>
<StgValue><ssdm name="input_4_3_load_19"/></StgValue>
</operation>

<operation id="1814" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1491 %input_4_4_load_19 = load i12 %input_4_4_addr_22

]]></Node>
<StgValue><ssdm name="input_4_4_load_19"/></StgValue>
</operation>

<operation id="1815" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1492 %tmp_118 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_4_0_load_19, i3 2, i32 %input_4_1_load_19, i3 3, i32 %input_4_2_load_19, i3 4, i32 %input_4_3_load_19, i3 0, i32 %input_4_4_load_19, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1816" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1493 %tmp_119 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %tmp_114, i3 3, i32 %tmp_115, i3 4, i32 %tmp_116, i3 0, i32 %tmp_117, i3 1, i32 %tmp_118, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1817" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1527 %input_0_0_load_21 = load i12 %input_0_0_addr_24

]]></Node>
<StgValue><ssdm name="input_0_0_load_21"/></StgValue>
</operation>

<operation id="1818" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1528 %input_0_1_load_21 = load i12 %input_0_1_addr_24

]]></Node>
<StgValue><ssdm name="input_0_1_load_21"/></StgValue>
</operation>

<operation id="1819" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1529 %input_0_2_load_21 = load i12 %input_0_2_addr_24

]]></Node>
<StgValue><ssdm name="input_0_2_load_21"/></StgValue>
</operation>

<operation id="1820" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1530 %input_0_3_load_21 = load i12 %input_0_3_addr_24

]]></Node>
<StgValue><ssdm name="input_0_3_load_21"/></StgValue>
</operation>

<operation id="1821" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1531 %input_0_4_load_21 = load i12 %input_0_4_addr_24

]]></Node>
<StgValue><ssdm name="input_0_4_load_21"/></StgValue>
</operation>

<operation id="1822" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1532 %tmp_126 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_0_0_load_21, i3 0, i32 %input_0_1_load_21, i3 1, i32 %input_0_2_load_21, i3 2, i32 %input_0_3_load_21, i3 3, i32 %input_0_4_load_21, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1823" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1533 %input_1_0_load_21 = load i12 %input_1_0_addr_24

]]></Node>
<StgValue><ssdm name="input_1_0_load_21"/></StgValue>
</operation>

<operation id="1824" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1534 %input_1_1_load_21 = load i12 %input_1_1_addr_24

]]></Node>
<StgValue><ssdm name="input_1_1_load_21"/></StgValue>
</operation>

<operation id="1825" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1535 %input_1_2_load_21 = load i12 %input_1_2_addr_24

]]></Node>
<StgValue><ssdm name="input_1_2_load_21"/></StgValue>
</operation>

<operation id="1826" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1536 %input_1_3_load_21 = load i12 %input_1_3_addr_24

]]></Node>
<StgValue><ssdm name="input_1_3_load_21"/></StgValue>
</operation>

<operation id="1827" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1537 %input_1_4_load_21 = load i12 %input_1_4_addr_24

]]></Node>
<StgValue><ssdm name="input_1_4_load_21"/></StgValue>
</operation>

<operation id="1828" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1538 %tmp_127 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_1_0_load_21, i3 0, i32 %input_1_1_load_21, i3 1, i32 %input_1_2_load_21, i3 2, i32 %input_1_3_load_21, i3 3, i32 %input_1_4_load_21, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1829" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1539 %input_2_0_load_21 = load i12 %input_2_0_addr_24

]]></Node>
<StgValue><ssdm name="input_2_0_load_21"/></StgValue>
</operation>

<operation id="1830" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1540 %input_2_1_load_21 = load i12 %input_2_1_addr_24

]]></Node>
<StgValue><ssdm name="input_2_1_load_21"/></StgValue>
</operation>

<operation id="1831" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1541 %input_2_2_load_21 = load i12 %input_2_2_addr_24

]]></Node>
<StgValue><ssdm name="input_2_2_load_21"/></StgValue>
</operation>

<operation id="1832" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1542 %input_2_3_load_21 = load i12 %input_2_3_addr_24

]]></Node>
<StgValue><ssdm name="input_2_3_load_21"/></StgValue>
</operation>

<operation id="1833" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1543 %input_2_4_load_21 = load i12 %input_2_4_addr_24

]]></Node>
<StgValue><ssdm name="input_2_4_load_21"/></StgValue>
</operation>

<operation id="1834" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1544 %tmp_128 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_2_0_load_21, i3 0, i32 %input_2_1_load_21, i3 1, i32 %input_2_2_load_21, i3 2, i32 %input_2_3_load_21, i3 3, i32 %input_2_4_load_21, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1835" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1545 %input_3_0_load_21 = load i12 %input_3_0_addr_24

]]></Node>
<StgValue><ssdm name="input_3_0_load_21"/></StgValue>
</operation>

<operation id="1836" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1546 %input_3_1_load_21 = load i12 %input_3_1_addr_24

]]></Node>
<StgValue><ssdm name="input_3_1_load_21"/></StgValue>
</operation>

<operation id="1837" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1547 %input_3_2_load_21 = load i12 %input_3_2_addr_24

]]></Node>
<StgValue><ssdm name="input_3_2_load_21"/></StgValue>
</operation>

<operation id="1838" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1548 %input_3_3_load_21 = load i12 %input_3_3_addr_24

]]></Node>
<StgValue><ssdm name="input_3_3_load_21"/></StgValue>
</operation>

<operation id="1839" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1549 %input_3_4_load_21 = load i12 %input_3_4_addr_24

]]></Node>
<StgValue><ssdm name="input_3_4_load_21"/></StgValue>
</operation>

<operation id="1840" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1550 %tmp_129 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_3_0_load_21, i3 0, i32 %input_3_1_load_21, i3 1, i32 %input_3_2_load_21, i3 2, i32 %input_3_3_load_21, i3 3, i32 %input_3_4_load_21, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1841" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1551 %input_4_0_load_21 = load i12 %input_4_0_addr_24

]]></Node>
<StgValue><ssdm name="input_4_0_load_21"/></StgValue>
</operation>

<operation id="1842" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1552 %input_4_1_load_21 = load i12 %input_4_1_addr_24

]]></Node>
<StgValue><ssdm name="input_4_1_load_21"/></StgValue>
</operation>

<operation id="1843" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1553 %input_4_2_load_21 = load i12 %input_4_2_addr_24

]]></Node>
<StgValue><ssdm name="input_4_2_load_21"/></StgValue>
</operation>

<operation id="1844" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1554 %input_4_3_load_21 = load i12 %input_4_3_addr_24

]]></Node>
<StgValue><ssdm name="input_4_3_load_21"/></StgValue>
</operation>

<operation id="1845" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1555 %input_4_4_load_21 = load i12 %input_4_4_addr_24

]]></Node>
<StgValue><ssdm name="input_4_4_load_21"/></StgValue>
</operation>

<operation id="1846" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1556 %tmp_130 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %input_4_0_load_21, i3 0, i32 %input_4_1_load_21, i3 1, i32 %input_4_2_load_21, i3 2, i32 %input_4_3_load_21, i3 3, i32 %input_4_4_load_21, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1847" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1557 %tmp_131 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %tmp_126, i3 2, i32 %tmp_127, i3 3, i32 %tmp_128, i3 4, i32 %tmp_129, i3 0, i32 %tmp_130, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1848" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1591 %input_0_0_load_23 = load i12 %input_0_0_addr_26

]]></Node>
<StgValue><ssdm name="input_0_0_load_23"/></StgValue>
</operation>

<operation id="1849" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1592 %input_0_1_load_23 = load i12 %input_0_1_addr_26

]]></Node>
<StgValue><ssdm name="input_0_1_load_23"/></StgValue>
</operation>

<operation id="1850" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1593 %input_0_2_load_23 = load i12 %input_0_2_addr_26

]]></Node>
<StgValue><ssdm name="input_0_2_load_23"/></StgValue>
</operation>

<operation id="1851" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1594 %input_0_3_load_23 = load i12 %input_0_3_addr_26

]]></Node>
<StgValue><ssdm name="input_0_3_load_23"/></StgValue>
</operation>

<operation id="1852" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1595 %input_0_4_load_23 = load i12 %input_0_4_addr_26

]]></Node>
<StgValue><ssdm name="input_0_4_load_23"/></StgValue>
</operation>

<operation id="1853" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1596 %tmp_138 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_0_0_load_23, i3 3, i32 %input_0_1_load_23, i3 4, i32 %input_0_2_load_23, i3 0, i32 %input_0_3_load_23, i3 1, i32 %input_0_4_load_23, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1854" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1597 %input_1_0_load_23 = load i12 %input_1_0_addr_26

]]></Node>
<StgValue><ssdm name="input_1_0_load_23"/></StgValue>
</operation>

<operation id="1855" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1598 %input_1_1_load_23 = load i12 %input_1_1_addr_26

]]></Node>
<StgValue><ssdm name="input_1_1_load_23"/></StgValue>
</operation>

<operation id="1856" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1599 %input_1_2_load_23 = load i12 %input_1_2_addr_26

]]></Node>
<StgValue><ssdm name="input_1_2_load_23"/></StgValue>
</operation>

<operation id="1857" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1600 %input_1_3_load_23 = load i12 %input_1_3_addr_26

]]></Node>
<StgValue><ssdm name="input_1_3_load_23"/></StgValue>
</operation>

<operation id="1858" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1601 %input_1_4_load_23 = load i12 %input_1_4_addr_26

]]></Node>
<StgValue><ssdm name="input_1_4_load_23"/></StgValue>
</operation>

<operation id="1859" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1602 %tmp_139 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_1_0_load_23, i3 3, i32 %input_1_1_load_23, i3 4, i32 %input_1_2_load_23, i3 0, i32 %input_1_3_load_23, i3 1, i32 %input_1_4_load_23, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1860" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1603 %input_2_0_load_23 = load i12 %input_2_0_addr_26

]]></Node>
<StgValue><ssdm name="input_2_0_load_23"/></StgValue>
</operation>

<operation id="1861" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1604 %input_2_1_load_23 = load i12 %input_2_1_addr_26

]]></Node>
<StgValue><ssdm name="input_2_1_load_23"/></StgValue>
</operation>

<operation id="1862" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1605 %input_2_2_load_23 = load i12 %input_2_2_addr_26

]]></Node>
<StgValue><ssdm name="input_2_2_load_23"/></StgValue>
</operation>

<operation id="1863" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1606 %input_2_3_load_23 = load i12 %input_2_3_addr_26

]]></Node>
<StgValue><ssdm name="input_2_3_load_23"/></StgValue>
</operation>

<operation id="1864" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1607 %input_2_4_load_23 = load i12 %input_2_4_addr_26

]]></Node>
<StgValue><ssdm name="input_2_4_load_23"/></StgValue>
</operation>

<operation id="1865" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1608 %tmp_140 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_2_0_load_23, i3 3, i32 %input_2_1_load_23, i3 4, i32 %input_2_2_load_23, i3 0, i32 %input_2_3_load_23, i3 1, i32 %input_2_4_load_23, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1866" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1609 %input_3_0_load_23 = load i12 %input_3_0_addr_26

]]></Node>
<StgValue><ssdm name="input_3_0_load_23"/></StgValue>
</operation>

<operation id="1867" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1610 %input_3_1_load_23 = load i12 %input_3_1_addr_26

]]></Node>
<StgValue><ssdm name="input_3_1_load_23"/></StgValue>
</operation>

<operation id="1868" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1611 %input_3_2_load_23 = load i12 %input_3_2_addr_26

]]></Node>
<StgValue><ssdm name="input_3_2_load_23"/></StgValue>
</operation>

<operation id="1869" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1612 %input_3_3_load_23 = load i12 %input_3_3_addr_26

]]></Node>
<StgValue><ssdm name="input_3_3_load_23"/></StgValue>
</operation>

<operation id="1870" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1613 %input_3_4_load_23 = load i12 %input_3_4_addr_26

]]></Node>
<StgValue><ssdm name="input_3_4_load_23"/></StgValue>
</operation>

<operation id="1871" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1614 %tmp_141 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_3_0_load_23, i3 3, i32 %input_3_1_load_23, i3 4, i32 %input_3_2_load_23, i3 0, i32 %input_3_3_load_23, i3 1, i32 %input_3_4_load_23, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1872" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1615 %input_4_0_load_23 = load i12 %input_4_0_addr_26

]]></Node>
<StgValue><ssdm name="input_4_0_load_23"/></StgValue>
</operation>

<operation id="1873" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1616 %input_4_1_load_23 = load i12 %input_4_1_addr_26

]]></Node>
<StgValue><ssdm name="input_4_1_load_23"/></StgValue>
</operation>

<operation id="1874" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1617 %input_4_2_load_23 = load i12 %input_4_2_addr_26

]]></Node>
<StgValue><ssdm name="input_4_2_load_23"/></StgValue>
</operation>

<operation id="1875" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1618 %input_4_3_load_23 = load i12 %input_4_3_addr_26

]]></Node>
<StgValue><ssdm name="input_4_3_load_23"/></StgValue>
</operation>

<operation id="1876" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1619 %input_4_4_load_23 = load i12 %input_4_4_addr_26

]]></Node>
<StgValue><ssdm name="input_4_4_load_23"/></StgValue>
</operation>

<operation id="1877" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1620 %tmp_142 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_4_0_load_23, i3 3, i32 %input_4_1_load_23, i3 4, i32 %input_4_2_load_23, i3 0, i32 %input_4_3_load_23, i3 1, i32 %input_4_4_load_23, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1878" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1621 %tmp_143 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %tmp_138, i3 2, i32 %tmp_139, i3 3, i32 %tmp_140, i3 4, i32 %tmp_141, i3 0, i32 %tmp_142, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1879" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1623 %input_0_0_load_24 = load i12 %input_0_0_addr_27

]]></Node>
<StgValue><ssdm name="input_0_0_load_24"/></StgValue>
</operation>

<operation id="1880" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1624 %input_0_1_load_24 = load i12 %input_0_1_addr_27

]]></Node>
<StgValue><ssdm name="input_0_1_load_24"/></StgValue>
</operation>

<operation id="1881" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1625 %input_0_2_load_24 = load i12 %input_0_2_addr_27

]]></Node>
<StgValue><ssdm name="input_0_2_load_24"/></StgValue>
</operation>

<operation id="1882" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1626 %input_0_3_load_24 = load i12 %input_0_3_addr_27

]]></Node>
<StgValue><ssdm name="input_0_3_load_24"/></StgValue>
</operation>

<operation id="1883" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1627 %input_0_4_load_24 = load i12 %input_0_4_addr_27

]]></Node>
<StgValue><ssdm name="input_0_4_load_24"/></StgValue>
</operation>

<operation id="1884" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1628 %tmp_144 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_0_0_load_24, i3 2, i32 %input_0_1_load_24, i3 3, i32 %input_0_2_load_24, i3 4, i32 %input_0_3_load_24, i3 0, i32 %input_0_4_load_24, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1885" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1629 %input_1_0_load_24 = load i12 %input_1_0_addr_27

]]></Node>
<StgValue><ssdm name="input_1_0_load_24"/></StgValue>
</operation>

<operation id="1886" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1630 %input_1_1_load_24 = load i12 %input_1_1_addr_27

]]></Node>
<StgValue><ssdm name="input_1_1_load_24"/></StgValue>
</operation>

<operation id="1887" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1631 %input_1_2_load_24 = load i12 %input_1_2_addr_27

]]></Node>
<StgValue><ssdm name="input_1_2_load_24"/></StgValue>
</operation>

<operation id="1888" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1632 %input_1_3_load_24 = load i12 %input_1_3_addr_27

]]></Node>
<StgValue><ssdm name="input_1_3_load_24"/></StgValue>
</operation>

<operation id="1889" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1633 %input_1_4_load_24 = load i12 %input_1_4_addr_27

]]></Node>
<StgValue><ssdm name="input_1_4_load_24"/></StgValue>
</operation>

<operation id="1890" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1634 %tmp_145 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_1_0_load_24, i3 2, i32 %input_1_1_load_24, i3 3, i32 %input_1_2_load_24, i3 4, i32 %input_1_3_load_24, i3 0, i32 %input_1_4_load_24, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1891" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1635 %input_2_0_load_24 = load i12 %input_2_0_addr_27

]]></Node>
<StgValue><ssdm name="input_2_0_load_24"/></StgValue>
</operation>

<operation id="1892" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1636 %input_2_1_load_24 = load i12 %input_2_1_addr_27

]]></Node>
<StgValue><ssdm name="input_2_1_load_24"/></StgValue>
</operation>

<operation id="1893" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1637 %input_2_2_load_24 = load i12 %input_2_2_addr_27

]]></Node>
<StgValue><ssdm name="input_2_2_load_24"/></StgValue>
</operation>

<operation id="1894" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1638 %input_2_3_load_24 = load i12 %input_2_3_addr_27

]]></Node>
<StgValue><ssdm name="input_2_3_load_24"/></StgValue>
</operation>

<operation id="1895" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1639 %input_2_4_load_24 = load i12 %input_2_4_addr_27

]]></Node>
<StgValue><ssdm name="input_2_4_load_24"/></StgValue>
</operation>

<operation id="1896" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1640 %tmp_146 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_2_0_load_24, i3 2, i32 %input_2_1_load_24, i3 3, i32 %input_2_2_load_24, i3 4, i32 %input_2_3_load_24, i3 0, i32 %input_2_4_load_24, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1897" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1641 %input_3_0_load_24 = load i12 %input_3_0_addr_27

]]></Node>
<StgValue><ssdm name="input_3_0_load_24"/></StgValue>
</operation>

<operation id="1898" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1642 %input_3_1_load_24 = load i12 %input_3_1_addr_27

]]></Node>
<StgValue><ssdm name="input_3_1_load_24"/></StgValue>
</operation>

<operation id="1899" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1643 %input_3_2_load_24 = load i12 %input_3_2_addr_27

]]></Node>
<StgValue><ssdm name="input_3_2_load_24"/></StgValue>
</operation>

<operation id="1900" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1644 %input_3_3_load_24 = load i12 %input_3_3_addr_27

]]></Node>
<StgValue><ssdm name="input_3_3_load_24"/></StgValue>
</operation>

<operation id="1901" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1645 %input_3_4_load_24 = load i12 %input_3_4_addr_27

]]></Node>
<StgValue><ssdm name="input_3_4_load_24"/></StgValue>
</operation>

<operation id="1902" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1646 %tmp_147 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_3_0_load_24, i3 2, i32 %input_3_1_load_24, i3 3, i32 %input_3_2_load_24, i3 4, i32 %input_3_3_load_24, i3 0, i32 %input_3_4_load_24, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1903" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1647 %input_4_0_load_24 = load i12 %input_4_0_addr_27

]]></Node>
<StgValue><ssdm name="input_4_0_load_24"/></StgValue>
</operation>

<operation id="1904" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1648 %input_4_1_load_24 = load i12 %input_4_1_addr_27

]]></Node>
<StgValue><ssdm name="input_4_1_load_24"/></StgValue>
</operation>

<operation id="1905" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1649 %input_4_2_load_24 = load i12 %input_4_2_addr_27

]]></Node>
<StgValue><ssdm name="input_4_2_load_24"/></StgValue>
</operation>

<operation id="1906" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1650 %input_4_3_load_24 = load i12 %input_4_3_addr_27

]]></Node>
<StgValue><ssdm name="input_4_3_load_24"/></StgValue>
</operation>

<operation id="1907" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1651 %input_4_4_load_24 = load i12 %input_4_4_addr_27

]]></Node>
<StgValue><ssdm name="input_4_4_load_24"/></StgValue>
</operation>

<operation id="1908" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1652 %tmp_148 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %input_4_0_load_24, i3 2, i32 %input_4_1_load_24, i3 3, i32 %input_4_2_load_24, i3 4, i32 %input_4_3_load_24, i3 0, i32 %input_4_4_load_24, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1909" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1653 %tmp_149 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %tmp_144, i3 2, i32 %tmp_145, i3 3, i32 %tmp_146, i3 4, i32 %tmp_147, i3 0, i32 %tmp_148, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1910" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:330 %mul = fmul i32 %weight_0_0_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1911" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %mul38_s = fmul i32 %weight_0_1_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="1912" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:843 %mul38_6 = fmul i32 %weight_0_3_load, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul38_6"/></StgValue>
</operation>

<operation id="1913" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1014 %mul38_7 = fmul i32 %weight_0_4_load, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul38_7"/></StgValue>
</operation>

<operation id="1914" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1078 %mul38_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="1915" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1110 %mul38_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="1916" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1142 %mul38_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="1917" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1174 %mul38_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_59

]]></Node>
<StgValue><ssdm name="mul38_1_4"/></StgValue>
</operation>

<operation id="1918" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1206 %mul38_2 = fmul i32 %weight_2_0_load, i32 %tmp_65

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="1919" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1238 %mul38_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="mul38_2_1"/></StgValue>
</operation>

<operation id="1920" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1270 %mul38_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_77

]]></Node>
<StgValue><ssdm name="mul38_2_2"/></StgValue>
</operation>

<operation id="1921" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1302 %mul38_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_83

]]></Node>
<StgValue><ssdm name="mul38_2_3"/></StgValue>
</operation>

<operation id="1922" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1334 %mul38_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_89

]]></Node>
<StgValue><ssdm name="mul38_2_4"/></StgValue>
</operation>

<operation id="1923" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1366 %mul38_3 = fmul i32 %weight_3_0_load, i32 %tmp_95

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="1924" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1398 %mul38_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul38_3_1"/></StgValue>
</operation>

<operation id="1925" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1430 %mul38_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="mul38_3_2"/></StgValue>
</operation>

<operation id="1926" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1494 %mul38_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="mul38_3_4"/></StgValue>
</operation>

<operation id="1927" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1558 %mul38_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_131

]]></Node>
<StgValue><ssdm name="mul38_4_1"/></StgValue>
</operation>

<operation id="1928" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1622 %mul38_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="mul38_4_3"/></StgValue>
</operation>

<operation id="1929" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1654 %mul38_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_149

]]></Node>
<StgValue><ssdm name="mul38_4_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1930" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:330 %mul = fmul i32 %weight_0_0_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1931" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %mul38_s = fmul i32 %weight_0_1_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="1932" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:843 %mul38_6 = fmul i32 %weight_0_3_load, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul38_6"/></StgValue>
</operation>

<operation id="1933" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1014 %mul38_7 = fmul i32 %weight_0_4_load, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul38_7"/></StgValue>
</operation>

<operation id="1934" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1078 %mul38_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="1935" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1110 %mul38_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="1936" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1142 %mul38_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="1937" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1174 %mul38_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_59

]]></Node>
<StgValue><ssdm name="mul38_1_4"/></StgValue>
</operation>

<operation id="1938" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1206 %mul38_2 = fmul i32 %weight_2_0_load, i32 %tmp_65

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="1939" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1238 %mul38_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="mul38_2_1"/></StgValue>
</operation>

<operation id="1940" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1270 %mul38_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_77

]]></Node>
<StgValue><ssdm name="mul38_2_2"/></StgValue>
</operation>

<operation id="1941" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1302 %mul38_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_83

]]></Node>
<StgValue><ssdm name="mul38_2_3"/></StgValue>
</operation>

<operation id="1942" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1334 %mul38_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_89

]]></Node>
<StgValue><ssdm name="mul38_2_4"/></StgValue>
</operation>

<operation id="1943" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1366 %mul38_3 = fmul i32 %weight_3_0_load, i32 %tmp_95

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="1944" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1398 %mul38_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul38_3_1"/></StgValue>
</operation>

<operation id="1945" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1430 %mul38_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="mul38_3_2"/></StgValue>
</operation>

<operation id="1946" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1494 %mul38_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="mul38_3_4"/></StgValue>
</operation>

<operation id="1947" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1558 %mul38_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_131

]]></Node>
<StgValue><ssdm name="mul38_4_1"/></StgValue>
</operation>

<operation id="1948" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1622 %mul38_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="mul38_4_3"/></StgValue>
</operation>

<operation id="1949" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1654 %mul38_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_149

]]></Node>
<StgValue><ssdm name="mul38_4_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1950" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:330 %mul = fmul i32 %weight_0_0_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1951" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %mul38_s = fmul i32 %weight_0_1_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="1952" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:843 %mul38_6 = fmul i32 %weight_0_3_load, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul38_6"/></StgValue>
</operation>

<operation id="1953" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1014 %mul38_7 = fmul i32 %weight_0_4_load, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul38_7"/></StgValue>
</operation>

<operation id="1954" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1078 %mul38_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="1955" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1110 %mul38_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="1956" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1142 %mul38_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="1957" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1174 %mul38_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_59

]]></Node>
<StgValue><ssdm name="mul38_1_4"/></StgValue>
</operation>

<operation id="1958" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1206 %mul38_2 = fmul i32 %weight_2_0_load, i32 %tmp_65

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="1959" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1238 %mul38_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="mul38_2_1"/></StgValue>
</operation>

<operation id="1960" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1270 %mul38_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_77

]]></Node>
<StgValue><ssdm name="mul38_2_2"/></StgValue>
</operation>

<operation id="1961" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1302 %mul38_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_83

]]></Node>
<StgValue><ssdm name="mul38_2_3"/></StgValue>
</operation>

<operation id="1962" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1334 %mul38_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_89

]]></Node>
<StgValue><ssdm name="mul38_2_4"/></StgValue>
</operation>

<operation id="1963" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1366 %mul38_3 = fmul i32 %weight_3_0_load, i32 %tmp_95

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="1964" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1398 %mul38_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul38_3_1"/></StgValue>
</operation>

<operation id="1965" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1430 %mul38_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="mul38_3_2"/></StgValue>
</operation>

<operation id="1966" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1494 %mul38_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="mul38_3_4"/></StgValue>
</operation>

<operation id="1967" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1558 %mul38_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_131

]]></Node>
<StgValue><ssdm name="mul38_4_1"/></StgValue>
</operation>

<operation id="1968" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1622 %mul38_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="mul38_4_3"/></StgValue>
</operation>

<operation id="1969" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1654 %mul38_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_149

]]></Node>
<StgValue><ssdm name="mul38_4_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1970" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:330 %mul = fmul i32 %weight_0_0_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1971" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %mul38_s = fmul i32 %weight_0_1_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="1972" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:843 %mul38_6 = fmul i32 %weight_0_3_load, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul38_6"/></StgValue>
</operation>

<operation id="1973" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1014 %mul38_7 = fmul i32 %weight_0_4_load, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul38_7"/></StgValue>
</operation>

<operation id="1974" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1078 %mul38_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="1975" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1110 %mul38_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="1976" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1142 %mul38_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="1977" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1174 %mul38_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_59

]]></Node>
<StgValue><ssdm name="mul38_1_4"/></StgValue>
</operation>

<operation id="1978" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1206 %mul38_2 = fmul i32 %weight_2_0_load, i32 %tmp_65

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="1979" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1238 %mul38_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="mul38_2_1"/></StgValue>
</operation>

<operation id="1980" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1270 %mul38_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_77

]]></Node>
<StgValue><ssdm name="mul38_2_2"/></StgValue>
</operation>

<operation id="1981" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1302 %mul38_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_83

]]></Node>
<StgValue><ssdm name="mul38_2_3"/></StgValue>
</operation>

<operation id="1982" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1334 %mul38_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_89

]]></Node>
<StgValue><ssdm name="mul38_2_4"/></StgValue>
</operation>

<operation id="1983" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1366 %mul38_3 = fmul i32 %weight_3_0_load, i32 %tmp_95

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="1984" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1398 %mul38_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul38_3_1"/></StgValue>
</operation>

<operation id="1985" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1430 %mul38_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="mul38_3_2"/></StgValue>
</operation>

<operation id="1986" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1494 %mul38_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="mul38_3_4"/></StgValue>
</operation>

<operation id="1987" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1558 %mul38_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_131

]]></Node>
<StgValue><ssdm name="mul38_4_1"/></StgValue>
</operation>

<operation id="1988" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1622 %mul38_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="mul38_4_3"/></StgValue>
</operation>

<operation id="1989" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1654 %mul38_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_149

]]></Node>
<StgValue><ssdm name="mul38_4_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1990" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1655 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1991" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1657 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="1992" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1660 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="1993" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1662 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1994" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1663 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1995" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1667 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1996" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1669 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1997" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1672 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1998" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1674 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1999" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1675 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2000" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc55:21 %tmp_150 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln317_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2001" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="13">
<![CDATA[
for.inc55:22 %tmp_150_cast = zext i13 %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="2002" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc55:23 %tmp_151 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln317_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2003" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="10">
<![CDATA[
for.inc55:24 %tmp_151_cast = zext i10 %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="2004" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:25 %empty_30 = sub i14 %tmp_150_cast, i14 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="2005" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="14">
<![CDATA[
for.inc55:26 %p_cast2 = sext i14 %empty_30

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="2006" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:31 %weight_0_2_addr = getelementptr i32 %weight_0_2, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_0_2_addr"/></StgValue>
</operation>

<operation id="2007" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:34 %weight_1_0_addr = getelementptr i32 %weight_1_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_1_0_addr"/></StgValue>
</operation>

<operation id="2008" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:47 %weight_3_3_addr = getelementptr i32 %weight_3_3, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_3_3_addr"/></StgValue>
</operation>

<operation id="2009" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:49 %weight_4_0_addr = getelementptr i32 %weight_4_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_4_0_addr"/></StgValue>
</operation>

<operation id="2010" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:51 %weight_4_2_addr = getelementptr i32 %weight_4_2, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="weight_4_2_addr"/></StgValue>
</operation>

<operation id="2011" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:56 %weight_0_2_load = load i12 %weight_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_load"/></StgValue>
</operation>

<operation id="2012" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:59 %weight_1_0_load = load i12 %weight_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_load"/></StgValue>
</operation>

<operation id="2013" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:72 %weight_3_3_load = load i12 %weight_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_load"/></StgValue>
</operation>

<operation id="2014" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:74 %weight_4_0_load = load i12 %weight_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_load"/></StgValue>
</operation>

<operation id="2015" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:76 %weight_4_2_load = load i12 %weight_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_load"/></StgValue>
</operation>

<operation id="2016" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="8">
<![CDATA[
for.inc55:79 %select_ln318_2_cast = zext i8 %select_ln318_2

]]></Node>
<StgValue><ssdm name="select_ln318_2_cast"/></StgValue>
</operation>

<operation id="2017" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc55:80 %empty_31 = add i15 %p_cast2, i15 %select_ln318_2_cast

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="2018" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="15">
<![CDATA[
for.inc55:81 %empty_32 = trunc i15 %empty_31

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="2019" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
for.inc55:82 %tmp_153 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %empty_32, i4 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2020" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
for.inc55:83 %tmp_154 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %empty_31, i1 0

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2021" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55:84 %empty_33 = sub i16 %tmp_153, i16 %tmp_154

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="2022" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:129 %zext_ln333_7 = zext i12 %add_ln333_1

]]></Node>
<StgValue><ssdm name="zext_ln333_7"/></StgValue>
</operation>

<operation id="2023" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:130 %input_0_0_addr_8 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_0_0_addr_8"/></StgValue>
</operation>

<operation id="2024" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:138 %zext_ln333_10 = zext i12 %add_ln333_4

]]></Node>
<StgValue><ssdm name="zext_ln333_10"/></StgValue>
</operation>

<operation id="2025" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:139 %input_0_0_addr_23 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_0_0_addr_23"/></StgValue>
</operation>

<operation id="2026" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:141 %input_0_1_addr_8 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_0_1_addr_8"/></StgValue>
</operation>

<operation id="2027" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:144 %input_0_1_addr_23 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_0_1_addr_23"/></StgValue>
</operation>

<operation id="2028" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:146 %input_0_2_addr_8 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_0_2_addr_8"/></StgValue>
</operation>

<operation id="2029" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:149 %input_0_2_addr_23 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_0_2_addr_23"/></StgValue>
</operation>

<operation id="2030" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:151 %input_0_3_addr_8 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_0_3_addr_8"/></StgValue>
</operation>

<operation id="2031" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:154 %input_0_3_addr_23 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_0_3_addr_23"/></StgValue>
</operation>

<operation id="2032" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:156 %input_0_4_addr_8 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_0_4_addr_8"/></StgValue>
</operation>

<operation id="2033" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:159 %input_0_4_addr_23 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_0_4_addr_23"/></StgValue>
</operation>

<operation id="2034" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:161 %input_1_0_addr_8 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_1_0_addr_8"/></StgValue>
</operation>

<operation id="2035" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:164 %input_1_0_addr_23 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_1_0_addr_23"/></StgValue>
</operation>

<operation id="2036" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:166 %input_1_1_addr_8 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_1_1_addr_8"/></StgValue>
</operation>

<operation id="2037" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:169 %input_1_1_addr_23 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_1_1_addr_23"/></StgValue>
</operation>

<operation id="2038" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:171 %input_1_2_addr_8 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_1_2_addr_8"/></StgValue>
</operation>

<operation id="2039" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:174 %input_1_2_addr_23 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_1_2_addr_23"/></StgValue>
</operation>

<operation id="2040" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:176 %input_1_3_addr_8 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_1_3_addr_8"/></StgValue>
</operation>

<operation id="2041" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:179 %input_1_3_addr_23 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_1_3_addr_23"/></StgValue>
</operation>

<operation id="2042" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:181 %input_1_4_addr_8 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_1_4_addr_8"/></StgValue>
</operation>

<operation id="2043" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:184 %input_1_4_addr_23 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_1_4_addr_23"/></StgValue>
</operation>

<operation id="2044" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:186 %input_2_0_addr_8 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_2_0_addr_8"/></StgValue>
</operation>

<operation id="2045" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:189 %input_2_0_addr_23 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_2_0_addr_23"/></StgValue>
</operation>

<operation id="2046" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:191 %input_2_1_addr_8 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_2_1_addr_8"/></StgValue>
</operation>

<operation id="2047" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:194 %input_2_1_addr_23 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_2_1_addr_23"/></StgValue>
</operation>

<operation id="2048" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:196 %input_2_2_addr_8 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_2_2_addr_8"/></StgValue>
</operation>

<operation id="2049" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:199 %input_2_2_addr_23 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_2_2_addr_23"/></StgValue>
</operation>

<operation id="2050" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:201 %input_2_3_addr_8 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_2_3_addr_8"/></StgValue>
</operation>

<operation id="2051" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:204 %input_2_3_addr_23 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_2_3_addr_23"/></StgValue>
</operation>

<operation id="2052" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:206 %input_2_4_addr_8 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_2_4_addr_8"/></StgValue>
</operation>

<operation id="2053" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:209 %input_2_4_addr_23 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_2_4_addr_23"/></StgValue>
</operation>

<operation id="2054" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:211 %input_3_0_addr_8 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_3_0_addr_8"/></StgValue>
</operation>

<operation id="2055" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:214 %input_3_0_addr_23 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_3_0_addr_23"/></StgValue>
</operation>

<operation id="2056" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:216 %input_3_1_addr_8 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_3_1_addr_8"/></StgValue>
</operation>

<operation id="2057" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:219 %input_3_1_addr_23 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_3_1_addr_23"/></StgValue>
</operation>

<operation id="2058" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:221 %input_3_2_addr_8 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_3_2_addr_8"/></StgValue>
</operation>

<operation id="2059" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:224 %input_3_2_addr_23 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_3_2_addr_23"/></StgValue>
</operation>

<operation id="2060" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:226 %input_3_3_addr_8 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_3_3_addr_8"/></StgValue>
</operation>

<operation id="2061" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:229 %input_3_3_addr_23 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_3_3_addr_23"/></StgValue>
</operation>

<operation id="2062" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:231 %input_3_4_addr_8 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_3_4_addr_8"/></StgValue>
</operation>

<operation id="2063" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:234 %input_3_4_addr_23 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_3_4_addr_23"/></StgValue>
</operation>

<operation id="2064" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:236 %input_4_0_addr_8 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_4_0_addr_8"/></StgValue>
</operation>

<operation id="2065" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:239 %input_4_0_addr_23 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_4_0_addr_23"/></StgValue>
</operation>

<operation id="2066" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:241 %input_4_1_addr_8 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_4_1_addr_8"/></StgValue>
</operation>

<operation id="2067" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:244 %input_4_1_addr_23 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_4_1_addr_23"/></StgValue>
</operation>

<operation id="2068" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:246 %input_4_2_addr_8 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_4_2_addr_8"/></StgValue>
</operation>

<operation id="2069" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:249 %input_4_2_addr_23 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_4_2_addr_23"/></StgValue>
</operation>

<operation id="2070" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:251 %input_4_3_addr_8 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_4_3_addr_8"/></StgValue>
</operation>

<operation id="2071" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:254 %input_4_3_addr_23 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_4_3_addr_23"/></StgValue>
</operation>

<operation id="2072" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:256 %input_4_4_addr_8 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_7

]]></Node>
<StgValue><ssdm name="input_4_4_addr_8"/></StgValue>
</operation>

<operation id="2073" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:259 %input_4_4_addr_23 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_10

]]></Node>
<StgValue><ssdm name="input_4_4_addr_23"/></StgValue>
</operation>

<operation id="2074" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="4">
<![CDATA[
for.inc55:263 %lshr_ln_cast = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="lshr_ln_cast"/></StgValue>
</operation>

<operation id="2075" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55:264 %empty_34 = add i16 %empty_33, i16 %lshr_ln_cast

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="2076" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:507 %zext_ln333_20 = zext i12 %add_ln333_10

]]></Node>
<StgValue><ssdm name="zext_ln333_20"/></StgValue>
</operation>

<operation id="2077" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:508 %input_0_0_addr_5 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_0_0_addr_5"/></StgValue>
</operation>

<operation id="2078" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:519 %zext_ln333_24 = zext i12 %add_ln333_14

]]></Node>
<StgValue><ssdm name="zext_ln333_24"/></StgValue>
</operation>

<operation id="2079" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:520 %input_0_0_addr_25 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_0_0_addr_25"/></StgValue>
</operation>

<operation id="2080" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:521 %input_0_1_addr_5 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_0_1_addr_5"/></StgValue>
</operation>

<operation id="2081" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:525 %input_0_1_addr_25 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_0_1_addr_25"/></StgValue>
</operation>

<operation id="2082" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:526 %input_0_2_addr_5 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_0_2_addr_5"/></StgValue>
</operation>

<operation id="2083" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:530 %input_0_2_addr_25 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_0_2_addr_25"/></StgValue>
</operation>

<operation id="2084" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:531 %input_0_3_addr_5 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_0_3_addr_5"/></StgValue>
</operation>

<operation id="2085" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:535 %input_0_3_addr_25 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_0_3_addr_25"/></StgValue>
</operation>

<operation id="2086" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:536 %input_0_4_addr_5 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_0_4_addr_5"/></StgValue>
</operation>

<operation id="2087" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:540 %input_0_4_addr_25 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_0_4_addr_25"/></StgValue>
</operation>

<operation id="2088" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:541 %input_1_0_addr_5 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_1_0_addr_5"/></StgValue>
</operation>

<operation id="2089" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:545 %input_1_0_addr_25 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_1_0_addr_25"/></StgValue>
</operation>

<operation id="2090" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:546 %input_1_1_addr_5 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_1_1_addr_5"/></StgValue>
</operation>

<operation id="2091" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:550 %input_1_1_addr_25 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_1_1_addr_25"/></StgValue>
</operation>

<operation id="2092" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:551 %input_1_2_addr_5 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_1_2_addr_5"/></StgValue>
</operation>

<operation id="2093" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:555 %input_1_2_addr_25 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_1_2_addr_25"/></StgValue>
</operation>

<operation id="2094" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:556 %input_1_3_addr_5 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_1_3_addr_5"/></StgValue>
</operation>

<operation id="2095" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:560 %input_1_3_addr_25 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_1_3_addr_25"/></StgValue>
</operation>

<operation id="2096" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:561 %input_1_4_addr_5 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_1_4_addr_5"/></StgValue>
</operation>

<operation id="2097" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:565 %input_1_4_addr_25 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_1_4_addr_25"/></StgValue>
</operation>

<operation id="2098" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:566 %input_2_0_addr_5 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_2_0_addr_5"/></StgValue>
</operation>

<operation id="2099" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:570 %input_2_0_addr_25 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_2_0_addr_25"/></StgValue>
</operation>

<operation id="2100" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:571 %input_2_1_addr_5 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_2_1_addr_5"/></StgValue>
</operation>

<operation id="2101" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:575 %input_2_1_addr_25 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_2_1_addr_25"/></StgValue>
</operation>

<operation id="2102" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:576 %input_2_2_addr_5 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_2_2_addr_5"/></StgValue>
</operation>

<operation id="2103" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:580 %input_2_2_addr_25 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_2_2_addr_25"/></StgValue>
</operation>

<operation id="2104" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:581 %input_2_3_addr_5 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_2_3_addr_5"/></StgValue>
</operation>

<operation id="2105" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:585 %input_2_3_addr_25 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_2_3_addr_25"/></StgValue>
</operation>

<operation id="2106" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:586 %input_2_4_addr_5 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_2_4_addr_5"/></StgValue>
</operation>

<operation id="2107" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:590 %input_2_4_addr_25 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_2_4_addr_25"/></StgValue>
</operation>

<operation id="2108" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:591 %input_3_0_addr_5 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_3_0_addr_5"/></StgValue>
</operation>

<operation id="2109" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:595 %input_3_0_addr_25 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_3_0_addr_25"/></StgValue>
</operation>

<operation id="2110" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:596 %input_3_1_addr_5 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_3_1_addr_5"/></StgValue>
</operation>

<operation id="2111" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:600 %input_3_1_addr_25 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_3_1_addr_25"/></StgValue>
</operation>

<operation id="2112" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:601 %input_3_2_addr_5 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_3_2_addr_5"/></StgValue>
</operation>

<operation id="2113" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:605 %input_3_2_addr_25 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_3_2_addr_25"/></StgValue>
</operation>

<operation id="2114" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:606 %input_3_3_addr_5 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_3_3_addr_5"/></StgValue>
</operation>

<operation id="2115" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:610 %input_3_3_addr_25 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_3_3_addr_25"/></StgValue>
</operation>

<operation id="2116" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:611 %input_3_4_addr_5 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_3_4_addr_5"/></StgValue>
</operation>

<operation id="2117" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:615 %input_3_4_addr_25 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_3_4_addr_25"/></StgValue>
</operation>

<operation id="2118" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:616 %input_4_0_addr_5 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_4_0_addr_5"/></StgValue>
</operation>

<operation id="2119" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:620 %input_4_0_addr_25 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_4_0_addr_25"/></StgValue>
</operation>

<operation id="2120" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:621 %input_4_1_addr_5 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_4_1_addr_5"/></StgValue>
</operation>

<operation id="2121" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:625 %input_4_1_addr_25 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_4_1_addr_25"/></StgValue>
</operation>

<operation id="2122" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:626 %input_4_2_addr_5 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_4_2_addr_5"/></StgValue>
</operation>

<operation id="2123" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:630 %input_4_2_addr_25 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_4_2_addr_25"/></StgValue>
</operation>

<operation id="2124" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:631 %input_4_3_addr_5 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_4_3_addr_5"/></StgValue>
</operation>

<operation id="2125" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:635 %input_4_3_addr_25 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_4_3_addr_25"/></StgValue>
</operation>

<operation id="2126" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:636 %input_4_4_addr_5 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_20

]]></Node>
<StgValue><ssdm name="input_4_4_addr_5"/></StgValue>
</operation>

<operation id="2127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:640 %input_4_4_addr_25 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_24

]]></Node>
<StgValue><ssdm name="input_4_4_addr_25"/></StgValue>
</operation>

<operation id="2128" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:641 %input_0_0_load_2 = load i12 %input_0_0_addr_5

]]></Node>
<StgValue><ssdm name="input_0_0_load_2"/></StgValue>
</operation>

<operation id="2129" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:642 %input_0_1_load_2 = load i12 %input_0_1_addr_5

]]></Node>
<StgValue><ssdm name="input_0_1_load_2"/></StgValue>
</operation>

<operation id="2130" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:643 %input_0_2_load_2 = load i12 %input_0_2_addr_5

]]></Node>
<StgValue><ssdm name="input_0_2_load_2"/></StgValue>
</operation>

<operation id="2131" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:644 %input_0_3_load_2 = load i12 %input_0_3_addr_5

]]></Node>
<StgValue><ssdm name="input_0_3_load_2"/></StgValue>
</operation>

<operation id="2132" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:645 %input_0_4_load_2 = load i12 %input_0_4_addr_5

]]></Node>
<StgValue><ssdm name="input_0_4_load_2"/></StgValue>
</operation>

<operation id="2133" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:647 %input_1_0_load_2 = load i12 %input_1_0_addr_5

]]></Node>
<StgValue><ssdm name="input_1_0_load_2"/></StgValue>
</operation>

<operation id="2134" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:648 %input_1_1_load_2 = load i12 %input_1_1_addr_5

]]></Node>
<StgValue><ssdm name="input_1_1_load_2"/></StgValue>
</operation>

<operation id="2135" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:649 %input_1_2_load_2 = load i12 %input_1_2_addr_5

]]></Node>
<StgValue><ssdm name="input_1_2_load_2"/></StgValue>
</operation>

<operation id="2136" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:650 %input_1_3_load_2 = load i12 %input_1_3_addr_5

]]></Node>
<StgValue><ssdm name="input_1_3_load_2"/></StgValue>
</operation>

<operation id="2137" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:651 %input_1_4_load_2 = load i12 %input_1_4_addr_5

]]></Node>
<StgValue><ssdm name="input_1_4_load_2"/></StgValue>
</operation>

<operation id="2138" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:653 %input_2_0_load_2 = load i12 %input_2_0_addr_5

]]></Node>
<StgValue><ssdm name="input_2_0_load_2"/></StgValue>
</operation>

<operation id="2139" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:654 %input_2_1_load_2 = load i12 %input_2_1_addr_5

]]></Node>
<StgValue><ssdm name="input_2_1_load_2"/></StgValue>
</operation>

<operation id="2140" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:655 %input_2_2_load_2 = load i12 %input_2_2_addr_5

]]></Node>
<StgValue><ssdm name="input_2_2_load_2"/></StgValue>
</operation>

<operation id="2141" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:656 %input_2_3_load_2 = load i12 %input_2_3_addr_5

]]></Node>
<StgValue><ssdm name="input_2_3_load_2"/></StgValue>
</operation>

<operation id="2142" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:657 %input_2_4_load_2 = load i12 %input_2_4_addr_5

]]></Node>
<StgValue><ssdm name="input_2_4_load_2"/></StgValue>
</operation>

<operation id="2143" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:659 %input_3_0_load_2 = load i12 %input_3_0_addr_5

]]></Node>
<StgValue><ssdm name="input_3_0_load_2"/></StgValue>
</operation>

<operation id="2144" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:660 %input_3_1_load_2 = load i12 %input_3_1_addr_5

]]></Node>
<StgValue><ssdm name="input_3_1_load_2"/></StgValue>
</operation>

<operation id="2145" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:661 %input_3_2_load_2 = load i12 %input_3_2_addr_5

]]></Node>
<StgValue><ssdm name="input_3_2_load_2"/></StgValue>
</operation>

<operation id="2146" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:662 %input_3_3_load_2 = load i12 %input_3_3_addr_5

]]></Node>
<StgValue><ssdm name="input_3_3_load_2"/></StgValue>
</operation>

<operation id="2147" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:663 %input_3_4_load_2 = load i12 %input_3_4_addr_5

]]></Node>
<StgValue><ssdm name="input_3_4_load_2"/></StgValue>
</operation>

<operation id="2148" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:665 %input_4_0_load_2 = load i12 %input_4_0_addr_5

]]></Node>
<StgValue><ssdm name="input_4_0_load_2"/></StgValue>
</operation>

<operation id="2149" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:666 %input_4_1_load_2 = load i12 %input_4_1_addr_5

]]></Node>
<StgValue><ssdm name="input_4_1_load_2"/></StgValue>
</operation>

<operation id="2150" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:667 %input_4_2_load_2 = load i12 %input_4_2_addr_5

]]></Node>
<StgValue><ssdm name="input_4_2_load_2"/></StgValue>
</operation>

<operation id="2151" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:668 %input_4_3_load_2 = load i12 %input_4_3_addr_5

]]></Node>
<StgValue><ssdm name="input_4_3_load_2"/></StgValue>
</operation>

<operation id="2152" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:669 %input_4_4_load_2 = load i12 %input_4_4_addr_5

]]></Node>
<StgValue><ssdm name="input_4_4_load_2"/></StgValue>
</operation>

<operation id="2153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:687 %zext_ln333_30 = zext i12 %add_ln333_18

]]></Node>
<StgValue><ssdm name="zext_ln333_30"/></StgValue>
</operation>

<operation id="2154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:688 %input_0_0_addr_21 = getelementptr i32 %input_0_0, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_0_0_addr_21"/></StgValue>
</operation>

<operation id="2155" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:695 %input_0_1_addr_21 = getelementptr i32 %input_0_1, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_0_1_addr_21"/></StgValue>
</operation>

<operation id="2156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:700 %input_0_2_addr_21 = getelementptr i32 %input_0_2, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_0_2_addr_21"/></StgValue>
</operation>

<operation id="2157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:705 %input_0_3_addr_21 = getelementptr i32 %input_0_3, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_0_3_addr_21"/></StgValue>
</operation>

<operation id="2158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:710 %input_0_4_addr_21 = getelementptr i32 %input_0_4, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_0_4_addr_21"/></StgValue>
</operation>

<operation id="2159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:715 %input_1_0_addr_21 = getelementptr i32 %input_1_0, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_1_0_addr_21"/></StgValue>
</operation>

<operation id="2160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:720 %input_1_1_addr_21 = getelementptr i32 %input_1_1, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_1_1_addr_21"/></StgValue>
</operation>

<operation id="2161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:725 %input_1_2_addr_21 = getelementptr i32 %input_1_2, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_1_2_addr_21"/></StgValue>
</operation>

<operation id="2162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:730 %input_1_3_addr_21 = getelementptr i32 %input_1_3, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_1_3_addr_21"/></StgValue>
</operation>

<operation id="2163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:735 %input_1_4_addr_21 = getelementptr i32 %input_1_4, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_1_4_addr_21"/></StgValue>
</operation>

<operation id="2164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:740 %input_2_0_addr_21 = getelementptr i32 %input_2_0, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_2_0_addr_21"/></StgValue>
</operation>

<operation id="2165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:745 %input_2_1_addr_21 = getelementptr i32 %input_2_1, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_2_1_addr_21"/></StgValue>
</operation>

<operation id="2166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:750 %input_2_2_addr_21 = getelementptr i32 %input_2_2, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_2_2_addr_21"/></StgValue>
</operation>

<operation id="2167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:755 %input_2_3_addr_21 = getelementptr i32 %input_2_3, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_2_3_addr_21"/></StgValue>
</operation>

<operation id="2168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:760 %input_2_4_addr_21 = getelementptr i32 %input_2_4, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_2_4_addr_21"/></StgValue>
</operation>

<operation id="2169" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:765 %input_3_0_addr_21 = getelementptr i32 %input_3_0, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_3_0_addr_21"/></StgValue>
</operation>

<operation id="2170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:770 %input_3_1_addr_21 = getelementptr i32 %input_3_1, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_3_1_addr_21"/></StgValue>
</operation>

<operation id="2171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:775 %input_3_2_addr_21 = getelementptr i32 %input_3_2, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_3_2_addr_21"/></StgValue>
</operation>

<operation id="2172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:780 %input_3_3_addr_21 = getelementptr i32 %input_3_3, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_3_3_addr_21"/></StgValue>
</operation>

<operation id="2173" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:785 %input_3_4_addr_21 = getelementptr i32 %input_3_4, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_3_4_addr_21"/></StgValue>
</operation>

<operation id="2174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:790 %input_4_0_addr_21 = getelementptr i32 %input_4_0, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_4_0_addr_21"/></StgValue>
</operation>

<operation id="2175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:795 %input_4_1_addr_21 = getelementptr i32 %input_4_1, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_4_1_addr_21"/></StgValue>
</operation>

<operation id="2176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:800 %input_4_2_addr_21 = getelementptr i32 %input_4_2, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_4_2_addr_21"/></StgValue>
</operation>

<operation id="2177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:805 %input_4_3_addr_21 = getelementptr i32 %input_4_3, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_4_3_addr_21"/></StgValue>
</operation>

<operation id="2178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:810 %input_4_4_addr_21 = getelementptr i32 %input_4_4, i64 0, i64 %zext_ln333_30

]]></Node>
<StgValue><ssdm name="input_4_4_addr_21"/></StgValue>
</operation>

<operation id="2179" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1015 %input_0_0_load_5 = load i12 %input_0_0_addr_8

]]></Node>
<StgValue><ssdm name="input_0_0_load_5"/></StgValue>
</operation>

<operation id="2180" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1016 %input_0_1_load_5 = load i12 %input_0_1_addr_8

]]></Node>
<StgValue><ssdm name="input_0_1_load_5"/></StgValue>
</operation>

<operation id="2181" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1017 %input_0_2_load_5 = load i12 %input_0_2_addr_8

]]></Node>
<StgValue><ssdm name="input_0_2_load_5"/></StgValue>
</operation>

<operation id="2182" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1018 %input_0_3_load_5 = load i12 %input_0_3_addr_8

]]></Node>
<StgValue><ssdm name="input_0_3_load_5"/></StgValue>
</operation>

<operation id="2183" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1019 %input_0_4_load_5 = load i12 %input_0_4_addr_8

]]></Node>
<StgValue><ssdm name="input_0_4_load_5"/></StgValue>
</operation>

<operation id="2184" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1021 %input_1_0_load_5 = load i12 %input_1_0_addr_8

]]></Node>
<StgValue><ssdm name="input_1_0_load_5"/></StgValue>
</operation>

<operation id="2185" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1022 %input_1_1_load_5 = load i12 %input_1_1_addr_8

]]></Node>
<StgValue><ssdm name="input_1_1_load_5"/></StgValue>
</operation>

<operation id="2186" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1023 %input_1_2_load_5 = load i12 %input_1_2_addr_8

]]></Node>
<StgValue><ssdm name="input_1_2_load_5"/></StgValue>
</operation>

<operation id="2187" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1024 %input_1_3_load_5 = load i12 %input_1_3_addr_8

]]></Node>
<StgValue><ssdm name="input_1_3_load_5"/></StgValue>
</operation>

<operation id="2188" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1025 %input_1_4_load_5 = load i12 %input_1_4_addr_8

]]></Node>
<StgValue><ssdm name="input_1_4_load_5"/></StgValue>
</operation>

<operation id="2189" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1027 %input_2_0_load_5 = load i12 %input_2_0_addr_8

]]></Node>
<StgValue><ssdm name="input_2_0_load_5"/></StgValue>
</operation>

<operation id="2190" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1028 %input_2_1_load_5 = load i12 %input_2_1_addr_8

]]></Node>
<StgValue><ssdm name="input_2_1_load_5"/></StgValue>
</operation>

<operation id="2191" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1029 %input_2_2_load_5 = load i12 %input_2_2_addr_8

]]></Node>
<StgValue><ssdm name="input_2_2_load_5"/></StgValue>
</operation>

<operation id="2192" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1030 %input_2_3_load_5 = load i12 %input_2_3_addr_8

]]></Node>
<StgValue><ssdm name="input_2_3_load_5"/></StgValue>
</operation>

<operation id="2193" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1031 %input_2_4_load_5 = load i12 %input_2_4_addr_8

]]></Node>
<StgValue><ssdm name="input_2_4_load_5"/></StgValue>
</operation>

<operation id="2194" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1033 %input_3_0_load_5 = load i12 %input_3_0_addr_8

]]></Node>
<StgValue><ssdm name="input_3_0_load_5"/></StgValue>
</operation>

<operation id="2195" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1034 %input_3_1_load_5 = load i12 %input_3_1_addr_8

]]></Node>
<StgValue><ssdm name="input_3_1_load_5"/></StgValue>
</operation>

<operation id="2196" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1035 %input_3_2_load_5 = load i12 %input_3_2_addr_8

]]></Node>
<StgValue><ssdm name="input_3_2_load_5"/></StgValue>
</operation>

<operation id="2197" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1036 %input_3_3_load_5 = load i12 %input_3_3_addr_8

]]></Node>
<StgValue><ssdm name="input_3_3_load_5"/></StgValue>
</operation>

<operation id="2198" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1037 %input_3_4_load_5 = load i12 %input_3_4_addr_8

]]></Node>
<StgValue><ssdm name="input_3_4_load_5"/></StgValue>
</operation>

<operation id="2199" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1039 %input_4_0_load_5 = load i12 %input_4_0_addr_8

]]></Node>
<StgValue><ssdm name="input_4_0_load_5"/></StgValue>
</operation>

<operation id="2200" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1040 %input_4_1_load_5 = load i12 %input_4_1_addr_8

]]></Node>
<StgValue><ssdm name="input_4_1_load_5"/></StgValue>
</operation>

<operation id="2201" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1041 %input_4_2_load_5 = load i12 %input_4_2_addr_8

]]></Node>
<StgValue><ssdm name="input_4_2_load_5"/></StgValue>
</operation>

<operation id="2202" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1042 %input_4_3_load_5 = load i12 %input_4_3_addr_8

]]></Node>
<StgValue><ssdm name="input_4_3_load_5"/></StgValue>
</operation>

<operation id="2203" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1043 %input_4_4_load_5 = load i12 %input_4_4_addr_8

]]></Node>
<StgValue><ssdm name="input_4_4_load_5"/></StgValue>
</operation>

<operation id="2204" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1431 %input_0_0_load_18 = load i12 %input_0_0_addr_21

]]></Node>
<StgValue><ssdm name="input_0_0_load_18"/></StgValue>
</operation>

<operation id="2205" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1432 %input_0_1_load_18 = load i12 %input_0_1_addr_21

]]></Node>
<StgValue><ssdm name="input_0_1_load_18"/></StgValue>
</operation>

<operation id="2206" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1433 %input_0_2_load_18 = load i12 %input_0_2_addr_21

]]></Node>
<StgValue><ssdm name="input_0_2_load_18"/></StgValue>
</operation>

<operation id="2207" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1434 %input_0_3_load_18 = load i12 %input_0_3_addr_21

]]></Node>
<StgValue><ssdm name="input_0_3_load_18"/></StgValue>
</operation>

<operation id="2208" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1435 %input_0_4_load_18 = load i12 %input_0_4_addr_21

]]></Node>
<StgValue><ssdm name="input_0_4_load_18"/></StgValue>
</operation>

<operation id="2209" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1437 %input_1_0_load_18 = load i12 %input_1_0_addr_21

]]></Node>
<StgValue><ssdm name="input_1_0_load_18"/></StgValue>
</operation>

<operation id="2210" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1438 %input_1_1_load_18 = load i12 %input_1_1_addr_21

]]></Node>
<StgValue><ssdm name="input_1_1_load_18"/></StgValue>
</operation>

<operation id="2211" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1439 %input_1_2_load_18 = load i12 %input_1_2_addr_21

]]></Node>
<StgValue><ssdm name="input_1_2_load_18"/></StgValue>
</operation>

<operation id="2212" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1440 %input_1_3_load_18 = load i12 %input_1_3_addr_21

]]></Node>
<StgValue><ssdm name="input_1_3_load_18"/></StgValue>
</operation>

<operation id="2213" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1441 %input_1_4_load_18 = load i12 %input_1_4_addr_21

]]></Node>
<StgValue><ssdm name="input_1_4_load_18"/></StgValue>
</operation>

<operation id="2214" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1443 %input_2_0_load_18 = load i12 %input_2_0_addr_21

]]></Node>
<StgValue><ssdm name="input_2_0_load_18"/></StgValue>
</operation>

<operation id="2215" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1444 %input_2_1_load_18 = load i12 %input_2_1_addr_21

]]></Node>
<StgValue><ssdm name="input_2_1_load_18"/></StgValue>
</operation>

<operation id="2216" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1445 %input_2_2_load_18 = load i12 %input_2_2_addr_21

]]></Node>
<StgValue><ssdm name="input_2_2_load_18"/></StgValue>
</operation>

<operation id="2217" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1446 %input_2_3_load_18 = load i12 %input_2_3_addr_21

]]></Node>
<StgValue><ssdm name="input_2_3_load_18"/></StgValue>
</operation>

<operation id="2218" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1447 %input_2_4_load_18 = load i12 %input_2_4_addr_21

]]></Node>
<StgValue><ssdm name="input_2_4_load_18"/></StgValue>
</operation>

<operation id="2219" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1449 %input_3_0_load_18 = load i12 %input_3_0_addr_21

]]></Node>
<StgValue><ssdm name="input_3_0_load_18"/></StgValue>
</operation>

<operation id="2220" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1450 %input_3_1_load_18 = load i12 %input_3_1_addr_21

]]></Node>
<StgValue><ssdm name="input_3_1_load_18"/></StgValue>
</operation>

<operation id="2221" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1451 %input_3_2_load_18 = load i12 %input_3_2_addr_21

]]></Node>
<StgValue><ssdm name="input_3_2_load_18"/></StgValue>
</operation>

<operation id="2222" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1452 %input_3_3_load_18 = load i12 %input_3_3_addr_21

]]></Node>
<StgValue><ssdm name="input_3_3_load_18"/></StgValue>
</operation>

<operation id="2223" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1453 %input_3_4_load_18 = load i12 %input_3_4_addr_21

]]></Node>
<StgValue><ssdm name="input_3_4_load_18"/></StgValue>
</operation>

<operation id="2224" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1455 %input_4_0_load_18 = load i12 %input_4_0_addr_21

]]></Node>
<StgValue><ssdm name="input_4_0_load_18"/></StgValue>
</operation>

<operation id="2225" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1456 %input_4_1_load_18 = load i12 %input_4_1_addr_21

]]></Node>
<StgValue><ssdm name="input_4_1_load_18"/></StgValue>
</operation>

<operation id="2226" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1457 %input_4_2_load_18 = load i12 %input_4_2_addr_21

]]></Node>
<StgValue><ssdm name="input_4_2_load_18"/></StgValue>
</operation>

<operation id="2227" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1458 %input_4_3_load_18 = load i12 %input_4_3_addr_21

]]></Node>
<StgValue><ssdm name="input_4_3_load_18"/></StgValue>
</operation>

<operation id="2228" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1459 %input_4_4_load_18 = load i12 %input_4_4_addr_21

]]></Node>
<StgValue><ssdm name="input_4_4_load_18"/></StgValue>
</operation>

<operation id="2229" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1495 %input_0_0_load_20 = load i12 %input_0_0_addr_23

]]></Node>
<StgValue><ssdm name="input_0_0_load_20"/></StgValue>
</operation>

<operation id="2230" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1496 %input_0_1_load_20 = load i12 %input_0_1_addr_23

]]></Node>
<StgValue><ssdm name="input_0_1_load_20"/></StgValue>
</operation>

<operation id="2231" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1497 %input_0_2_load_20 = load i12 %input_0_2_addr_23

]]></Node>
<StgValue><ssdm name="input_0_2_load_20"/></StgValue>
</operation>

<operation id="2232" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1498 %input_0_3_load_20 = load i12 %input_0_3_addr_23

]]></Node>
<StgValue><ssdm name="input_0_3_load_20"/></StgValue>
</operation>

<operation id="2233" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1499 %input_0_4_load_20 = load i12 %input_0_4_addr_23

]]></Node>
<StgValue><ssdm name="input_0_4_load_20"/></StgValue>
</operation>

<operation id="2234" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1501 %input_1_0_load_20 = load i12 %input_1_0_addr_23

]]></Node>
<StgValue><ssdm name="input_1_0_load_20"/></StgValue>
</operation>

<operation id="2235" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1502 %input_1_1_load_20 = load i12 %input_1_1_addr_23

]]></Node>
<StgValue><ssdm name="input_1_1_load_20"/></StgValue>
</operation>

<operation id="2236" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1503 %input_1_2_load_20 = load i12 %input_1_2_addr_23

]]></Node>
<StgValue><ssdm name="input_1_2_load_20"/></StgValue>
</operation>

<operation id="2237" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1504 %input_1_3_load_20 = load i12 %input_1_3_addr_23

]]></Node>
<StgValue><ssdm name="input_1_3_load_20"/></StgValue>
</operation>

<operation id="2238" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1505 %input_1_4_load_20 = load i12 %input_1_4_addr_23

]]></Node>
<StgValue><ssdm name="input_1_4_load_20"/></StgValue>
</operation>

<operation id="2239" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1507 %input_2_0_load_20 = load i12 %input_2_0_addr_23

]]></Node>
<StgValue><ssdm name="input_2_0_load_20"/></StgValue>
</operation>

<operation id="2240" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1508 %input_2_1_load_20 = load i12 %input_2_1_addr_23

]]></Node>
<StgValue><ssdm name="input_2_1_load_20"/></StgValue>
</operation>

<operation id="2241" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1509 %input_2_2_load_20 = load i12 %input_2_2_addr_23

]]></Node>
<StgValue><ssdm name="input_2_2_load_20"/></StgValue>
</operation>

<operation id="2242" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1510 %input_2_3_load_20 = load i12 %input_2_3_addr_23

]]></Node>
<StgValue><ssdm name="input_2_3_load_20"/></StgValue>
</operation>

<operation id="2243" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1511 %input_2_4_load_20 = load i12 %input_2_4_addr_23

]]></Node>
<StgValue><ssdm name="input_2_4_load_20"/></StgValue>
</operation>

<operation id="2244" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1513 %input_3_0_load_20 = load i12 %input_3_0_addr_23

]]></Node>
<StgValue><ssdm name="input_3_0_load_20"/></StgValue>
</operation>

<operation id="2245" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1514 %input_3_1_load_20 = load i12 %input_3_1_addr_23

]]></Node>
<StgValue><ssdm name="input_3_1_load_20"/></StgValue>
</operation>

<operation id="2246" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1515 %input_3_2_load_20 = load i12 %input_3_2_addr_23

]]></Node>
<StgValue><ssdm name="input_3_2_load_20"/></StgValue>
</operation>

<operation id="2247" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1516 %input_3_3_load_20 = load i12 %input_3_3_addr_23

]]></Node>
<StgValue><ssdm name="input_3_3_load_20"/></StgValue>
</operation>

<operation id="2248" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1517 %input_3_4_load_20 = load i12 %input_3_4_addr_23

]]></Node>
<StgValue><ssdm name="input_3_4_load_20"/></StgValue>
</operation>

<operation id="2249" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1519 %input_4_0_load_20 = load i12 %input_4_0_addr_23

]]></Node>
<StgValue><ssdm name="input_4_0_load_20"/></StgValue>
</operation>

<operation id="2250" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1520 %input_4_1_load_20 = load i12 %input_4_1_addr_23

]]></Node>
<StgValue><ssdm name="input_4_1_load_20"/></StgValue>
</operation>

<operation id="2251" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1521 %input_4_2_load_20 = load i12 %input_4_2_addr_23

]]></Node>
<StgValue><ssdm name="input_4_2_load_20"/></StgValue>
</operation>

<operation id="2252" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1522 %input_4_3_load_20 = load i12 %input_4_3_addr_23

]]></Node>
<StgValue><ssdm name="input_4_3_load_20"/></StgValue>
</operation>

<operation id="2253" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1523 %input_4_4_load_20 = load i12 %input_4_4_addr_23

]]></Node>
<StgValue><ssdm name="input_4_4_load_20"/></StgValue>
</operation>

<operation id="2254" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1559 %input_0_0_load_22 = load i12 %input_0_0_addr_25

]]></Node>
<StgValue><ssdm name="input_0_0_load_22"/></StgValue>
</operation>

<operation id="2255" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1560 %input_0_1_load_22 = load i12 %input_0_1_addr_25

]]></Node>
<StgValue><ssdm name="input_0_1_load_22"/></StgValue>
</operation>

<operation id="2256" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1561 %input_0_2_load_22 = load i12 %input_0_2_addr_25

]]></Node>
<StgValue><ssdm name="input_0_2_load_22"/></StgValue>
</operation>

<operation id="2257" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1562 %input_0_3_load_22 = load i12 %input_0_3_addr_25

]]></Node>
<StgValue><ssdm name="input_0_3_load_22"/></StgValue>
</operation>

<operation id="2258" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1563 %input_0_4_load_22 = load i12 %input_0_4_addr_25

]]></Node>
<StgValue><ssdm name="input_0_4_load_22"/></StgValue>
</operation>

<operation id="2259" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1565 %input_1_0_load_22 = load i12 %input_1_0_addr_25

]]></Node>
<StgValue><ssdm name="input_1_0_load_22"/></StgValue>
</operation>

<operation id="2260" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1566 %input_1_1_load_22 = load i12 %input_1_1_addr_25

]]></Node>
<StgValue><ssdm name="input_1_1_load_22"/></StgValue>
</operation>

<operation id="2261" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1567 %input_1_2_load_22 = load i12 %input_1_2_addr_25

]]></Node>
<StgValue><ssdm name="input_1_2_load_22"/></StgValue>
</operation>

<operation id="2262" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1568 %input_1_3_load_22 = load i12 %input_1_3_addr_25

]]></Node>
<StgValue><ssdm name="input_1_3_load_22"/></StgValue>
</operation>

<operation id="2263" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1569 %input_1_4_load_22 = load i12 %input_1_4_addr_25

]]></Node>
<StgValue><ssdm name="input_1_4_load_22"/></StgValue>
</operation>

<operation id="2264" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1571 %input_2_0_load_22 = load i12 %input_2_0_addr_25

]]></Node>
<StgValue><ssdm name="input_2_0_load_22"/></StgValue>
</operation>

<operation id="2265" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1572 %input_2_1_load_22 = load i12 %input_2_1_addr_25

]]></Node>
<StgValue><ssdm name="input_2_1_load_22"/></StgValue>
</operation>

<operation id="2266" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1573 %input_2_2_load_22 = load i12 %input_2_2_addr_25

]]></Node>
<StgValue><ssdm name="input_2_2_load_22"/></StgValue>
</operation>

<operation id="2267" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1574 %input_2_3_load_22 = load i12 %input_2_3_addr_25

]]></Node>
<StgValue><ssdm name="input_2_3_load_22"/></StgValue>
</operation>

<operation id="2268" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1575 %input_2_4_load_22 = load i12 %input_2_4_addr_25

]]></Node>
<StgValue><ssdm name="input_2_4_load_22"/></StgValue>
</operation>

<operation id="2269" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1577 %input_3_0_load_22 = load i12 %input_3_0_addr_25

]]></Node>
<StgValue><ssdm name="input_3_0_load_22"/></StgValue>
</operation>

<operation id="2270" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1578 %input_3_1_load_22 = load i12 %input_3_1_addr_25

]]></Node>
<StgValue><ssdm name="input_3_1_load_22"/></StgValue>
</operation>

<operation id="2271" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1579 %input_3_2_load_22 = load i12 %input_3_2_addr_25

]]></Node>
<StgValue><ssdm name="input_3_2_load_22"/></StgValue>
</operation>

<operation id="2272" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1580 %input_3_3_load_22 = load i12 %input_3_3_addr_25

]]></Node>
<StgValue><ssdm name="input_3_3_load_22"/></StgValue>
</operation>

<operation id="2273" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1581 %input_3_4_load_22 = load i12 %input_3_4_addr_25

]]></Node>
<StgValue><ssdm name="input_3_4_load_22"/></StgValue>
</operation>

<operation id="2274" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1583 %input_4_0_load_22 = load i12 %input_4_0_addr_25

]]></Node>
<StgValue><ssdm name="input_4_0_load_22"/></StgValue>
</operation>

<operation id="2275" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1584 %input_4_1_load_22 = load i12 %input_4_1_addr_25

]]></Node>
<StgValue><ssdm name="input_4_1_load_22"/></StgValue>
</operation>

<operation id="2276" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1585 %input_4_2_load_22 = load i12 %input_4_2_addr_25

]]></Node>
<StgValue><ssdm name="input_4_2_load_22"/></StgValue>
</operation>

<operation id="2277" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1586 %input_4_3_load_22 = load i12 %input_4_3_addr_25

]]></Node>
<StgValue><ssdm name="input_4_3_load_22"/></StgValue>
</operation>

<operation id="2278" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1587 %input_4_4_load_22 = load i12 %input_4_4_addr_25

]]></Node>
<StgValue><ssdm name="input_4_4_load_22"/></StgValue>
</operation>

<operation id="2279" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1655 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="2280" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1657 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="2281" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1660 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="2282" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1662 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2283" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1663 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="2284" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1667 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="2285" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1669 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2286" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1672 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="2287" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1674 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="2288" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1675 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2289" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:56 %weight_0_2_load = load i12 %weight_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_load"/></StgValue>
</operation>

<operation id="2290" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:59 %weight_1_0_load = load i12 %weight_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_load"/></StgValue>
</operation>

<operation id="2291" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:72 %weight_3_3_load = load i12 %weight_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_load"/></StgValue>
</operation>

<operation id="2292" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:74 %weight_4_0_load = load i12 %weight_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_load"/></StgValue>
</operation>

<operation id="2293" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:76 %weight_4_2_load = load i12 %weight_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_load"/></StgValue>
</operation>

<operation id="2294" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:641 %input_0_0_load_2 = load i12 %input_0_0_addr_5

]]></Node>
<StgValue><ssdm name="input_0_0_load_2"/></StgValue>
</operation>

<operation id="2295" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:642 %input_0_1_load_2 = load i12 %input_0_1_addr_5

]]></Node>
<StgValue><ssdm name="input_0_1_load_2"/></StgValue>
</operation>

<operation id="2296" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:643 %input_0_2_load_2 = load i12 %input_0_2_addr_5

]]></Node>
<StgValue><ssdm name="input_0_2_load_2"/></StgValue>
</operation>

<operation id="2297" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:644 %input_0_3_load_2 = load i12 %input_0_3_addr_5

]]></Node>
<StgValue><ssdm name="input_0_3_load_2"/></StgValue>
</operation>

<operation id="2298" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:645 %input_0_4_load_2 = load i12 %input_0_4_addr_5

]]></Node>
<StgValue><ssdm name="input_0_4_load_2"/></StgValue>
</operation>

<operation id="2299" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:646 %tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_0_0_load_2, i3 4, i32 %input_0_1_load_2, i3 0, i32 %input_0_2_load_2, i3 1, i32 %input_0_3_load_2, i3 2, i32 %input_0_4_load_2, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2300" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:647 %input_1_0_load_2 = load i12 %input_1_0_addr_5

]]></Node>
<StgValue><ssdm name="input_1_0_load_2"/></StgValue>
</operation>

<operation id="2301" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:648 %input_1_1_load_2 = load i12 %input_1_1_addr_5

]]></Node>
<StgValue><ssdm name="input_1_1_load_2"/></StgValue>
</operation>

<operation id="2302" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:649 %input_1_2_load_2 = load i12 %input_1_2_addr_5

]]></Node>
<StgValue><ssdm name="input_1_2_load_2"/></StgValue>
</operation>

<operation id="2303" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:650 %input_1_3_load_2 = load i12 %input_1_3_addr_5

]]></Node>
<StgValue><ssdm name="input_1_3_load_2"/></StgValue>
</operation>

<operation id="2304" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:651 %input_1_4_load_2 = load i12 %input_1_4_addr_5

]]></Node>
<StgValue><ssdm name="input_1_4_load_2"/></StgValue>
</operation>

<operation id="2305" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:652 %tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_1_0_load_2, i3 4, i32 %input_1_1_load_2, i3 0, i32 %input_1_2_load_2, i3 1, i32 %input_1_3_load_2, i3 2, i32 %input_1_4_load_2, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2306" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:653 %input_2_0_load_2 = load i12 %input_2_0_addr_5

]]></Node>
<StgValue><ssdm name="input_2_0_load_2"/></StgValue>
</operation>

<operation id="2307" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:654 %input_2_1_load_2 = load i12 %input_2_1_addr_5

]]></Node>
<StgValue><ssdm name="input_2_1_load_2"/></StgValue>
</operation>

<operation id="2308" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:655 %input_2_2_load_2 = load i12 %input_2_2_addr_5

]]></Node>
<StgValue><ssdm name="input_2_2_load_2"/></StgValue>
</operation>

<operation id="2309" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:656 %input_2_3_load_2 = load i12 %input_2_3_addr_5

]]></Node>
<StgValue><ssdm name="input_2_3_load_2"/></StgValue>
</operation>

<operation id="2310" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:657 %input_2_4_load_2 = load i12 %input_2_4_addr_5

]]></Node>
<StgValue><ssdm name="input_2_4_load_2"/></StgValue>
</operation>

<operation id="2311" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:658 %tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_2_0_load_2, i3 4, i32 %input_2_1_load_2, i3 0, i32 %input_2_2_load_2, i3 1, i32 %input_2_3_load_2, i3 2, i32 %input_2_4_load_2, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="2312" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:659 %input_3_0_load_2 = load i12 %input_3_0_addr_5

]]></Node>
<StgValue><ssdm name="input_3_0_load_2"/></StgValue>
</operation>

<operation id="2313" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:660 %input_3_1_load_2 = load i12 %input_3_1_addr_5

]]></Node>
<StgValue><ssdm name="input_3_1_load_2"/></StgValue>
</operation>

<operation id="2314" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:661 %input_3_2_load_2 = load i12 %input_3_2_addr_5

]]></Node>
<StgValue><ssdm name="input_3_2_load_2"/></StgValue>
</operation>

<operation id="2315" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:662 %input_3_3_load_2 = load i12 %input_3_3_addr_5

]]></Node>
<StgValue><ssdm name="input_3_3_load_2"/></StgValue>
</operation>

<operation id="2316" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:663 %input_3_4_load_2 = load i12 %input_3_4_addr_5

]]></Node>
<StgValue><ssdm name="input_3_4_load_2"/></StgValue>
</operation>

<operation id="2317" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:664 %tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_3_0_load_2, i3 4, i32 %input_3_1_load_2, i3 0, i32 %input_3_2_load_2, i3 1, i32 %input_3_3_load_2, i3 2, i32 %input_3_4_load_2, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2318" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:665 %input_4_0_load_2 = load i12 %input_4_0_addr_5

]]></Node>
<StgValue><ssdm name="input_4_0_load_2"/></StgValue>
</operation>

<operation id="2319" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:666 %input_4_1_load_2 = load i12 %input_4_1_addr_5

]]></Node>
<StgValue><ssdm name="input_4_1_load_2"/></StgValue>
</operation>

<operation id="2320" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:667 %input_4_2_load_2 = load i12 %input_4_2_addr_5

]]></Node>
<StgValue><ssdm name="input_4_2_load_2"/></StgValue>
</operation>

<operation id="2321" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:668 %input_4_3_load_2 = load i12 %input_4_3_addr_5

]]></Node>
<StgValue><ssdm name="input_4_3_load_2"/></StgValue>
</operation>

<operation id="2322" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:669 %input_4_4_load_2 = load i12 %input_4_4_addr_5

]]></Node>
<StgValue><ssdm name="input_4_4_load_2"/></StgValue>
</operation>

<operation id="2323" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:670 %tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_4_0_load_2, i3 4, i32 %input_4_1_load_2, i3 0, i32 %input_4_2_load_2, i3 1, i32 %input_4_3_load_2, i3 2, i32 %input_4_4_load_2, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2324" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:671 %tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %tmp_12, i3 1, i32 %tmp_13, i3 2, i32 %tmp_14, i3 3, i32 %tmp_15, i3 4, i32 %tmp_16, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2325" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1015 %input_0_0_load_5 = load i12 %input_0_0_addr_8

]]></Node>
<StgValue><ssdm name="input_0_0_load_5"/></StgValue>
</operation>

<operation id="2326" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1016 %input_0_1_load_5 = load i12 %input_0_1_addr_8

]]></Node>
<StgValue><ssdm name="input_0_1_load_5"/></StgValue>
</operation>

<operation id="2327" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1017 %input_0_2_load_5 = load i12 %input_0_2_addr_8

]]></Node>
<StgValue><ssdm name="input_0_2_load_5"/></StgValue>
</operation>

<operation id="2328" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1018 %input_0_3_load_5 = load i12 %input_0_3_addr_8

]]></Node>
<StgValue><ssdm name="input_0_3_load_5"/></StgValue>
</operation>

<operation id="2329" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1019 %input_0_4_load_5 = load i12 %input_0_4_addr_8

]]></Node>
<StgValue><ssdm name="input_0_4_load_5"/></StgValue>
</operation>

<operation id="2330" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1020 %tmp_30 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_0_0_load_5, i3 1, i32 %input_0_1_load_5, i3 2, i32 %input_0_2_load_5, i3 3, i32 %input_0_3_load_5, i3 4, i32 %input_0_4_load_5, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2331" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1021 %input_1_0_load_5 = load i12 %input_1_0_addr_8

]]></Node>
<StgValue><ssdm name="input_1_0_load_5"/></StgValue>
</operation>

<operation id="2332" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1022 %input_1_1_load_5 = load i12 %input_1_1_addr_8

]]></Node>
<StgValue><ssdm name="input_1_1_load_5"/></StgValue>
</operation>

<operation id="2333" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1023 %input_1_2_load_5 = load i12 %input_1_2_addr_8

]]></Node>
<StgValue><ssdm name="input_1_2_load_5"/></StgValue>
</operation>

<operation id="2334" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1024 %input_1_3_load_5 = load i12 %input_1_3_addr_8

]]></Node>
<StgValue><ssdm name="input_1_3_load_5"/></StgValue>
</operation>

<operation id="2335" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1025 %input_1_4_load_5 = load i12 %input_1_4_addr_8

]]></Node>
<StgValue><ssdm name="input_1_4_load_5"/></StgValue>
</operation>

<operation id="2336" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1026 %tmp_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_1_0_load_5, i3 1, i32 %input_1_1_load_5, i3 2, i32 %input_1_2_load_5, i3 3, i32 %input_1_3_load_5, i3 4, i32 %input_1_4_load_5, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2337" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1027 %input_2_0_load_5 = load i12 %input_2_0_addr_8

]]></Node>
<StgValue><ssdm name="input_2_0_load_5"/></StgValue>
</operation>

<operation id="2338" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1028 %input_2_1_load_5 = load i12 %input_2_1_addr_8

]]></Node>
<StgValue><ssdm name="input_2_1_load_5"/></StgValue>
</operation>

<operation id="2339" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1029 %input_2_2_load_5 = load i12 %input_2_2_addr_8

]]></Node>
<StgValue><ssdm name="input_2_2_load_5"/></StgValue>
</operation>

<operation id="2340" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1030 %input_2_3_load_5 = load i12 %input_2_3_addr_8

]]></Node>
<StgValue><ssdm name="input_2_3_load_5"/></StgValue>
</operation>

<operation id="2341" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1031 %input_2_4_load_5 = load i12 %input_2_4_addr_8

]]></Node>
<StgValue><ssdm name="input_2_4_load_5"/></StgValue>
</operation>

<operation id="2342" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1032 %tmp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_2_0_load_5, i3 1, i32 %input_2_1_load_5, i3 2, i32 %input_2_2_load_5, i3 3, i32 %input_2_3_load_5, i3 4, i32 %input_2_4_load_5, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2343" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1033 %input_3_0_load_5 = load i12 %input_3_0_addr_8

]]></Node>
<StgValue><ssdm name="input_3_0_load_5"/></StgValue>
</operation>

<operation id="2344" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1034 %input_3_1_load_5 = load i12 %input_3_1_addr_8

]]></Node>
<StgValue><ssdm name="input_3_1_load_5"/></StgValue>
</operation>

<operation id="2345" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1035 %input_3_2_load_5 = load i12 %input_3_2_addr_8

]]></Node>
<StgValue><ssdm name="input_3_2_load_5"/></StgValue>
</operation>

<operation id="2346" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1036 %input_3_3_load_5 = load i12 %input_3_3_addr_8

]]></Node>
<StgValue><ssdm name="input_3_3_load_5"/></StgValue>
</operation>

<operation id="2347" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1037 %input_3_4_load_5 = load i12 %input_3_4_addr_8

]]></Node>
<StgValue><ssdm name="input_3_4_load_5"/></StgValue>
</operation>

<operation id="2348" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1038 %tmp_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_3_0_load_5, i3 1, i32 %input_3_1_load_5, i3 2, i32 %input_3_2_load_5, i3 3, i32 %input_3_3_load_5, i3 4, i32 %input_3_4_load_5, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2349" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1039 %input_4_0_load_5 = load i12 %input_4_0_addr_8

]]></Node>
<StgValue><ssdm name="input_4_0_load_5"/></StgValue>
</operation>

<operation id="2350" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1040 %input_4_1_load_5 = load i12 %input_4_1_addr_8

]]></Node>
<StgValue><ssdm name="input_4_1_load_5"/></StgValue>
</operation>

<operation id="2351" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1041 %input_4_2_load_5 = load i12 %input_4_2_addr_8

]]></Node>
<StgValue><ssdm name="input_4_2_load_5"/></StgValue>
</operation>

<operation id="2352" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1042 %input_4_3_load_5 = load i12 %input_4_3_addr_8

]]></Node>
<StgValue><ssdm name="input_4_3_load_5"/></StgValue>
</operation>

<operation id="2353" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1043 %input_4_4_load_5 = load i12 %input_4_4_addr_8

]]></Node>
<StgValue><ssdm name="input_4_4_load_5"/></StgValue>
</operation>

<operation id="2354" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1044 %tmp_34 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_4_0_load_5, i3 1, i32 %input_4_1_load_5, i3 2, i32 %input_4_2_load_5, i3 3, i32 %input_4_3_load_5, i3 4, i32 %input_4_4_load_5, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2355" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1045 %tmp_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 4, i32 %tmp_30, i3 0, i32 %tmp_31, i3 1, i32 %tmp_32, i3 2, i32 %tmp_33, i3 3, i32 %tmp_34, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2356" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1431 %input_0_0_load_18 = load i12 %input_0_0_addr_21

]]></Node>
<StgValue><ssdm name="input_0_0_load_18"/></StgValue>
</operation>

<operation id="2357" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1432 %input_0_1_load_18 = load i12 %input_0_1_addr_21

]]></Node>
<StgValue><ssdm name="input_0_1_load_18"/></StgValue>
</operation>

<operation id="2358" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1433 %input_0_2_load_18 = load i12 %input_0_2_addr_21

]]></Node>
<StgValue><ssdm name="input_0_2_load_18"/></StgValue>
</operation>

<operation id="2359" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1434 %input_0_3_load_18 = load i12 %input_0_3_addr_21

]]></Node>
<StgValue><ssdm name="input_0_3_load_18"/></StgValue>
</operation>

<operation id="2360" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1435 %input_0_4_load_18 = load i12 %input_0_4_addr_21

]]></Node>
<StgValue><ssdm name="input_0_4_load_18"/></StgValue>
</operation>

<operation id="2361" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1436 %tmp_108 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_0_0_load_18, i3 3, i32 %input_0_1_load_18, i3 4, i32 %input_0_2_load_18, i3 0, i32 %input_0_3_load_18, i3 1, i32 %input_0_4_load_18, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2362" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1437 %input_1_0_load_18 = load i12 %input_1_0_addr_21

]]></Node>
<StgValue><ssdm name="input_1_0_load_18"/></StgValue>
</operation>

<operation id="2363" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1438 %input_1_1_load_18 = load i12 %input_1_1_addr_21

]]></Node>
<StgValue><ssdm name="input_1_1_load_18"/></StgValue>
</operation>

<operation id="2364" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1439 %input_1_2_load_18 = load i12 %input_1_2_addr_21

]]></Node>
<StgValue><ssdm name="input_1_2_load_18"/></StgValue>
</operation>

<operation id="2365" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1440 %input_1_3_load_18 = load i12 %input_1_3_addr_21

]]></Node>
<StgValue><ssdm name="input_1_3_load_18"/></StgValue>
</operation>

<operation id="2366" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1441 %input_1_4_load_18 = load i12 %input_1_4_addr_21

]]></Node>
<StgValue><ssdm name="input_1_4_load_18"/></StgValue>
</operation>

<operation id="2367" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1442 %tmp_109 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_1_0_load_18, i3 3, i32 %input_1_1_load_18, i3 4, i32 %input_1_2_load_18, i3 0, i32 %input_1_3_load_18, i3 1, i32 %input_1_4_load_18, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2368" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1443 %input_2_0_load_18 = load i12 %input_2_0_addr_21

]]></Node>
<StgValue><ssdm name="input_2_0_load_18"/></StgValue>
</operation>

<operation id="2369" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1444 %input_2_1_load_18 = load i12 %input_2_1_addr_21

]]></Node>
<StgValue><ssdm name="input_2_1_load_18"/></StgValue>
</operation>

<operation id="2370" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1445 %input_2_2_load_18 = load i12 %input_2_2_addr_21

]]></Node>
<StgValue><ssdm name="input_2_2_load_18"/></StgValue>
</operation>

<operation id="2371" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1446 %input_2_3_load_18 = load i12 %input_2_3_addr_21

]]></Node>
<StgValue><ssdm name="input_2_3_load_18"/></StgValue>
</operation>

<operation id="2372" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1447 %input_2_4_load_18 = load i12 %input_2_4_addr_21

]]></Node>
<StgValue><ssdm name="input_2_4_load_18"/></StgValue>
</operation>

<operation id="2373" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1448 %tmp_110 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_2_0_load_18, i3 3, i32 %input_2_1_load_18, i3 4, i32 %input_2_2_load_18, i3 0, i32 %input_2_3_load_18, i3 1, i32 %input_2_4_load_18, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2374" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1449 %input_3_0_load_18 = load i12 %input_3_0_addr_21

]]></Node>
<StgValue><ssdm name="input_3_0_load_18"/></StgValue>
</operation>

<operation id="2375" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1450 %input_3_1_load_18 = load i12 %input_3_1_addr_21

]]></Node>
<StgValue><ssdm name="input_3_1_load_18"/></StgValue>
</operation>

<operation id="2376" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1451 %input_3_2_load_18 = load i12 %input_3_2_addr_21

]]></Node>
<StgValue><ssdm name="input_3_2_load_18"/></StgValue>
</operation>

<operation id="2377" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1452 %input_3_3_load_18 = load i12 %input_3_3_addr_21

]]></Node>
<StgValue><ssdm name="input_3_3_load_18"/></StgValue>
</operation>

<operation id="2378" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1453 %input_3_4_load_18 = load i12 %input_3_4_addr_21

]]></Node>
<StgValue><ssdm name="input_3_4_load_18"/></StgValue>
</operation>

<operation id="2379" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1454 %tmp_111 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_3_0_load_18, i3 3, i32 %input_3_1_load_18, i3 4, i32 %input_3_2_load_18, i3 0, i32 %input_3_3_load_18, i3 1, i32 %input_3_4_load_18, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2380" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1455 %input_4_0_load_18 = load i12 %input_4_0_addr_21

]]></Node>
<StgValue><ssdm name="input_4_0_load_18"/></StgValue>
</operation>

<operation id="2381" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1456 %input_4_1_load_18 = load i12 %input_4_1_addr_21

]]></Node>
<StgValue><ssdm name="input_4_1_load_18"/></StgValue>
</operation>

<operation id="2382" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1457 %input_4_2_load_18 = load i12 %input_4_2_addr_21

]]></Node>
<StgValue><ssdm name="input_4_2_load_18"/></StgValue>
</operation>

<operation id="2383" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1458 %input_4_3_load_18 = load i12 %input_4_3_addr_21

]]></Node>
<StgValue><ssdm name="input_4_3_load_18"/></StgValue>
</operation>

<operation id="2384" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1459 %input_4_4_load_18 = load i12 %input_4_4_addr_21

]]></Node>
<StgValue><ssdm name="input_4_4_load_18"/></StgValue>
</operation>

<operation id="2385" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1460 %tmp_112 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %input_4_0_load_18, i3 3, i32 %input_4_1_load_18, i3 4, i32 %input_4_2_load_18, i3 0, i32 %input_4_3_load_18, i3 1, i32 %input_4_4_load_18, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2386" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1461 %tmp_113 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 2, i32 %tmp_108, i3 3, i32 %tmp_109, i3 4, i32 %tmp_110, i3 0, i32 %tmp_111, i3 1, i32 %tmp_112, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2387" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1495 %input_0_0_load_20 = load i12 %input_0_0_addr_23

]]></Node>
<StgValue><ssdm name="input_0_0_load_20"/></StgValue>
</operation>

<operation id="2388" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1496 %input_0_1_load_20 = load i12 %input_0_1_addr_23

]]></Node>
<StgValue><ssdm name="input_0_1_load_20"/></StgValue>
</operation>

<operation id="2389" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1497 %input_0_2_load_20 = load i12 %input_0_2_addr_23

]]></Node>
<StgValue><ssdm name="input_0_2_load_20"/></StgValue>
</operation>

<operation id="2390" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1498 %input_0_3_load_20 = load i12 %input_0_3_addr_23

]]></Node>
<StgValue><ssdm name="input_0_3_load_20"/></StgValue>
</operation>

<operation id="2391" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1499 %input_0_4_load_20 = load i12 %input_0_4_addr_23

]]></Node>
<StgValue><ssdm name="input_0_4_load_20"/></StgValue>
</operation>

<operation id="2392" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1500 %tmp_120 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_0_0_load_20, i3 1, i32 %input_0_1_load_20, i3 2, i32 %input_0_2_load_20, i3 3, i32 %input_0_3_load_20, i3 4, i32 %input_0_4_load_20, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2393" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1501 %input_1_0_load_20 = load i12 %input_1_0_addr_23

]]></Node>
<StgValue><ssdm name="input_1_0_load_20"/></StgValue>
</operation>

<operation id="2394" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1502 %input_1_1_load_20 = load i12 %input_1_1_addr_23

]]></Node>
<StgValue><ssdm name="input_1_1_load_20"/></StgValue>
</operation>

<operation id="2395" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1503 %input_1_2_load_20 = load i12 %input_1_2_addr_23

]]></Node>
<StgValue><ssdm name="input_1_2_load_20"/></StgValue>
</operation>

<operation id="2396" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1504 %input_1_3_load_20 = load i12 %input_1_3_addr_23

]]></Node>
<StgValue><ssdm name="input_1_3_load_20"/></StgValue>
</operation>

<operation id="2397" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1505 %input_1_4_load_20 = load i12 %input_1_4_addr_23

]]></Node>
<StgValue><ssdm name="input_1_4_load_20"/></StgValue>
</operation>

<operation id="2398" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1506 %tmp_121 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_1_0_load_20, i3 1, i32 %input_1_1_load_20, i3 2, i32 %input_1_2_load_20, i3 3, i32 %input_1_3_load_20, i3 4, i32 %input_1_4_load_20, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2399" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1507 %input_2_0_load_20 = load i12 %input_2_0_addr_23

]]></Node>
<StgValue><ssdm name="input_2_0_load_20"/></StgValue>
</operation>

<operation id="2400" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1508 %input_2_1_load_20 = load i12 %input_2_1_addr_23

]]></Node>
<StgValue><ssdm name="input_2_1_load_20"/></StgValue>
</operation>

<operation id="2401" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1509 %input_2_2_load_20 = load i12 %input_2_2_addr_23

]]></Node>
<StgValue><ssdm name="input_2_2_load_20"/></StgValue>
</operation>

<operation id="2402" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1510 %input_2_3_load_20 = load i12 %input_2_3_addr_23

]]></Node>
<StgValue><ssdm name="input_2_3_load_20"/></StgValue>
</operation>

<operation id="2403" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1511 %input_2_4_load_20 = load i12 %input_2_4_addr_23

]]></Node>
<StgValue><ssdm name="input_2_4_load_20"/></StgValue>
</operation>

<operation id="2404" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1512 %tmp_122 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_2_0_load_20, i3 1, i32 %input_2_1_load_20, i3 2, i32 %input_2_2_load_20, i3 3, i32 %input_2_3_load_20, i3 4, i32 %input_2_4_load_20, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2405" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1513 %input_3_0_load_20 = load i12 %input_3_0_addr_23

]]></Node>
<StgValue><ssdm name="input_3_0_load_20"/></StgValue>
</operation>

<operation id="2406" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1514 %input_3_1_load_20 = load i12 %input_3_1_addr_23

]]></Node>
<StgValue><ssdm name="input_3_1_load_20"/></StgValue>
</operation>

<operation id="2407" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1515 %input_3_2_load_20 = load i12 %input_3_2_addr_23

]]></Node>
<StgValue><ssdm name="input_3_2_load_20"/></StgValue>
</operation>

<operation id="2408" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1516 %input_3_3_load_20 = load i12 %input_3_3_addr_23

]]></Node>
<StgValue><ssdm name="input_3_3_load_20"/></StgValue>
</operation>

<operation id="2409" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1517 %input_3_4_load_20 = load i12 %input_3_4_addr_23

]]></Node>
<StgValue><ssdm name="input_3_4_load_20"/></StgValue>
</operation>

<operation id="2410" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1518 %tmp_123 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_3_0_load_20, i3 1, i32 %input_3_1_load_20, i3 2, i32 %input_3_2_load_20, i3 3, i32 %input_3_3_load_20, i3 4, i32 %input_3_4_load_20, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2411" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1519 %input_4_0_load_20 = load i12 %input_4_0_addr_23

]]></Node>
<StgValue><ssdm name="input_4_0_load_20"/></StgValue>
</operation>

<operation id="2412" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1520 %input_4_1_load_20 = load i12 %input_4_1_addr_23

]]></Node>
<StgValue><ssdm name="input_4_1_load_20"/></StgValue>
</operation>

<operation id="2413" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1521 %input_4_2_load_20 = load i12 %input_4_2_addr_23

]]></Node>
<StgValue><ssdm name="input_4_2_load_20"/></StgValue>
</operation>

<operation id="2414" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1522 %input_4_3_load_20 = load i12 %input_4_3_addr_23

]]></Node>
<StgValue><ssdm name="input_4_3_load_20"/></StgValue>
</operation>

<operation id="2415" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1523 %input_4_4_load_20 = load i12 %input_4_4_addr_23

]]></Node>
<StgValue><ssdm name="input_4_4_load_20"/></StgValue>
</operation>

<operation id="2416" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1524 %tmp_124 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %input_4_0_load_20, i3 1, i32 %input_4_1_load_20, i3 2, i32 %input_4_2_load_20, i3 3, i32 %input_4_3_load_20, i3 4, i32 %input_4_4_load_20, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2417" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1525 %tmp_125 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %tmp_120, i3 2, i32 %tmp_121, i3 3, i32 %tmp_122, i3 4, i32 %tmp_123, i3 0, i32 %tmp_124, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2418" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1559 %input_0_0_load_22 = load i12 %input_0_0_addr_25

]]></Node>
<StgValue><ssdm name="input_0_0_load_22"/></StgValue>
</operation>

<operation id="2419" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1560 %input_0_1_load_22 = load i12 %input_0_1_addr_25

]]></Node>
<StgValue><ssdm name="input_0_1_load_22"/></StgValue>
</operation>

<operation id="2420" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1561 %input_0_2_load_22 = load i12 %input_0_2_addr_25

]]></Node>
<StgValue><ssdm name="input_0_2_load_22"/></StgValue>
</operation>

<operation id="2421" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1562 %input_0_3_load_22 = load i12 %input_0_3_addr_25

]]></Node>
<StgValue><ssdm name="input_0_3_load_22"/></StgValue>
</operation>

<operation id="2422" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1563 %input_0_4_load_22 = load i12 %input_0_4_addr_25

]]></Node>
<StgValue><ssdm name="input_0_4_load_22"/></StgValue>
</operation>

<operation id="2423" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1564 %tmp_132 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_0_0_load_22, i3 4, i32 %input_0_1_load_22, i3 0, i32 %input_0_2_load_22, i3 1, i32 %input_0_3_load_22, i3 2, i32 %input_0_4_load_22, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2424" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1565 %input_1_0_load_22 = load i12 %input_1_0_addr_25

]]></Node>
<StgValue><ssdm name="input_1_0_load_22"/></StgValue>
</operation>

<operation id="2425" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1566 %input_1_1_load_22 = load i12 %input_1_1_addr_25

]]></Node>
<StgValue><ssdm name="input_1_1_load_22"/></StgValue>
</operation>

<operation id="2426" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1567 %input_1_2_load_22 = load i12 %input_1_2_addr_25

]]></Node>
<StgValue><ssdm name="input_1_2_load_22"/></StgValue>
</operation>

<operation id="2427" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1568 %input_1_3_load_22 = load i12 %input_1_3_addr_25

]]></Node>
<StgValue><ssdm name="input_1_3_load_22"/></StgValue>
</operation>

<operation id="2428" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1569 %input_1_4_load_22 = load i12 %input_1_4_addr_25

]]></Node>
<StgValue><ssdm name="input_1_4_load_22"/></StgValue>
</operation>

<operation id="2429" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1570 %tmp_133 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_1_0_load_22, i3 4, i32 %input_1_1_load_22, i3 0, i32 %input_1_2_load_22, i3 1, i32 %input_1_3_load_22, i3 2, i32 %input_1_4_load_22, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2430" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1571 %input_2_0_load_22 = load i12 %input_2_0_addr_25

]]></Node>
<StgValue><ssdm name="input_2_0_load_22"/></StgValue>
</operation>

<operation id="2431" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1572 %input_2_1_load_22 = load i12 %input_2_1_addr_25

]]></Node>
<StgValue><ssdm name="input_2_1_load_22"/></StgValue>
</operation>

<operation id="2432" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1573 %input_2_2_load_22 = load i12 %input_2_2_addr_25

]]></Node>
<StgValue><ssdm name="input_2_2_load_22"/></StgValue>
</operation>

<operation id="2433" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1574 %input_2_3_load_22 = load i12 %input_2_3_addr_25

]]></Node>
<StgValue><ssdm name="input_2_3_load_22"/></StgValue>
</operation>

<operation id="2434" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1575 %input_2_4_load_22 = load i12 %input_2_4_addr_25

]]></Node>
<StgValue><ssdm name="input_2_4_load_22"/></StgValue>
</operation>

<operation id="2435" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1576 %tmp_134 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_2_0_load_22, i3 4, i32 %input_2_1_load_22, i3 0, i32 %input_2_2_load_22, i3 1, i32 %input_2_3_load_22, i3 2, i32 %input_2_4_load_22, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2436" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="3"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1577 %input_3_0_load_22 = load i12 %input_3_0_addr_25

]]></Node>
<StgValue><ssdm name="input_3_0_load_22"/></StgValue>
</operation>

<operation id="2437" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="-4"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1578 %input_3_1_load_22 = load i12 %input_3_1_addr_25

]]></Node>
<StgValue><ssdm name="input_3_1_load_22"/></StgValue>
</operation>

<operation id="2438" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="0"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1579 %input_3_2_load_22 = load i12 %input_3_2_addr_25

]]></Node>
<StgValue><ssdm name="input_3_2_load_22"/></StgValue>
</operation>

<operation id="2439" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="1"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1580 %input_3_3_load_22 = load i12 %input_3_3_addr_25

]]></Node>
<StgValue><ssdm name="input_3_3_load_22"/></StgValue>
</operation>

<operation id="2440" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320_1" val="2"/>
<literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1581 %input_3_4_load_22 = load i12 %input_3_4_addr_25

]]></Node>
<StgValue><ssdm name="input_3_4_load_22"/></StgValue>
</operation>

<operation id="2441" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1582 %tmp_135 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_3_0_load_22, i3 4, i32 %input_3_1_load_22, i3 0, i32 %input_3_2_load_22, i3 1, i32 %input_3_3_load_22, i3 2, i32 %input_3_4_load_22, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2442" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1583 %input_4_0_load_22 = load i12 %input_4_0_addr_25

]]></Node>
<StgValue><ssdm name="input_4_0_load_22"/></StgValue>
</operation>

<operation id="2443" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1584 %input_4_1_load_22 = load i12 %input_4_1_addr_25

]]></Node>
<StgValue><ssdm name="input_4_1_load_22"/></StgValue>
</operation>

<operation id="2444" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1585 %input_4_2_load_22 = load i12 %input_4_2_addr_25

]]></Node>
<StgValue><ssdm name="input_4_2_load_22"/></StgValue>
</operation>

<operation id="2445" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1586 %input_4_3_load_22 = load i12 %input_4_3_addr_25

]]></Node>
<StgValue><ssdm name="input_4_3_load_22"/></StgValue>
</operation>

<operation id="2446" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
<literal name="trunc_ln320_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="12">
<![CDATA[
for.inc55:1587 %input_4_4_load_22 = load i12 %input_4_4_addr_25

]]></Node>
<StgValue><ssdm name="input_4_4_load_22"/></StgValue>
</operation>

<operation id="2447" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1588 %tmp_136 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 3, i32 %input_4_0_load_22, i3 4, i32 %input_4_1_load_22, i3 0, i32 %input_4_2_load_22, i3 1, i32 %input_4_3_load_22, i3 2, i32 %input_4_4_load_22, i32 <undef>, i3 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2448" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc55:1589 %tmp_137 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %tmp_132, i3 2, i32 %tmp_133, i3 3, i32 %tmp_134, i3 4, i32 %tmp_135, i3 0, i32 %tmp_136, i32 <undef>, i3 %trunc_ln318

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2449" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1655 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="2450" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1657 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="2451" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1660 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="2452" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1662 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2453" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1663 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="2454" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1667 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="2455" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1669 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2456" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1672 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="2457" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1674 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="2458" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1675 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2459" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:672 %mul38_5 = fmul i32 %weight_0_2_load, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul38_5"/></StgValue>
</operation>

<operation id="2460" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1046 %mul38_1 = fmul i32 %weight_1_0_load, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="2461" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1462 %mul38_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_113

]]></Node>
<StgValue><ssdm name="mul38_3_3"/></StgValue>
</operation>

<operation id="2462" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1526 %mul38_4 = fmul i32 %weight_4_0_load, i32 %tmp_125

]]></Node>
<StgValue><ssdm name="mul38_4"/></StgValue>
</operation>

<operation id="2463" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1590 %mul38_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="mul38_4_2"/></StgValue>
</operation>

<operation id="2464" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1655 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="2465" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1657 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="2466" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1660 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="2467" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1662 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2468" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1663 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="2469" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1667 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="2470" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1669 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2471" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1672 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="2472" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1674 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="2473" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1675 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2474" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:672 %mul38_5 = fmul i32 %weight_0_2_load, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul38_5"/></StgValue>
</operation>

<operation id="2475" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1046 %mul38_1 = fmul i32 %weight_1_0_load, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="2476" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1462 %mul38_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_113

]]></Node>
<StgValue><ssdm name="mul38_3_3"/></StgValue>
</operation>

<operation id="2477" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1526 %mul38_4 = fmul i32 %weight_4_0_load, i32 %tmp_125

]]></Node>
<StgValue><ssdm name="mul38_4"/></StgValue>
</operation>

<operation id="2478" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1590 %mul38_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="mul38_4_2"/></StgValue>
</operation>

<operation id="2479" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1655 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="2480" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1657 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="2481" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1660 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="2482" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1662 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2483" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1663 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="2484" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1667 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="2485" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1669 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2486" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1672 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="2487" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1674 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="2488" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1675 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2489" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="16">
<![CDATA[
for.inc55:265 %p_cast = zext i16 %empty_34

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="2490" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:266 %output_0_addr = getelementptr i32 %output_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="2491" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:267 %output_1_addr = getelementptr i32 %output_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="2492" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:268 %output_2_addr = getelementptr i32 %output_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="2493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:269 %output_3_addr = getelementptr i32 %output_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>

<operation id="2494" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:270 %output_4_addr = getelementptr i32 %output_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_4_addr"/></StgValue>
</operation>

<operation id="2495" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:271 %output_5_addr = getelementptr i32 %output_5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_5_addr"/></StgValue>
</operation>

<operation id="2496" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:272 %output_6_addr = getelementptr i32 %output_6, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_6_addr"/></StgValue>
</operation>

<operation id="2497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:273 %output_7_addr = getelementptr i32 %output_7, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_7_addr"/></StgValue>
</operation>

<operation id="2498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:274 %output_8_addr = getelementptr i32 %output_8, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_8_addr"/></StgValue>
</operation>

<operation id="2499" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:275 %output_9_addr = getelementptr i32 %output_9, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_9_addr"/></StgValue>
</operation>

<operation id="2500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:276 %output_10_addr = getelementptr i32 %output_10, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_10_addr"/></StgValue>
</operation>

<operation id="2501" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:277 %output_11_addr = getelementptr i32 %output_11, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_11_addr"/></StgValue>
</operation>

<operation id="2502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:278 %output_12_addr = getelementptr i32 %output_12, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_12_addr"/></StgValue>
</operation>

<operation id="2503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:279 %output_13_addr = getelementptr i32 %output_13, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_13_addr"/></StgValue>
</operation>

<operation id="2504" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:280 %output_14_addr = getelementptr i32 %output_14, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_14_addr"/></StgValue>
</operation>

<operation id="2505" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:281 %output_15_addr = getelementptr i32 %output_15, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_15_addr"/></StgValue>
</operation>

<operation id="2506" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:282 %output_0_load = load i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="2507" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:283 %output_1_load = load i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="2508" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:284 %output_2_load = load i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="2509" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:285 %output_3_load = load i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="2510" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:286 %output_4_load = load i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="2511" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:287 %output_5_load = load i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="2512" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:288 %output_6_load = load i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="2513" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:289 %output_7_load = load i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="2514" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:290 %output_8_load = load i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="2515" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:291 %output_9_load = load i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="2516" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:292 %output_10_load = load i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="2517" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:293 %output_11_load = load i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="2518" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:294 %output_12_load = load i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="2519" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:295 %output_13_load = load i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="2520" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:296 %output_14_load = load i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="output_14_load"/></StgValue>
</operation>

<operation id="2521" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:297 %output_15_load = load i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="output_15_load"/></StgValue>
</operation>

<operation id="2522" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:672 %mul38_5 = fmul i32 %weight_0_2_load, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul38_5"/></StgValue>
</operation>

<operation id="2523" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1046 %mul38_1 = fmul i32 %weight_1_0_load, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="2524" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1462 %mul38_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_113

]]></Node>
<StgValue><ssdm name="mul38_3_3"/></StgValue>
</operation>

<operation id="2525" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1526 %mul38_4 = fmul i32 %weight_4_0_load, i32 %tmp_125

]]></Node>
<StgValue><ssdm name="mul38_4"/></StgValue>
</operation>

<operation id="2526" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1590 %mul38_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="mul38_4_2"/></StgValue>
</operation>

<operation id="2527" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1655 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="2528" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1657 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="2529" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1660 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="2530" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1662 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2531" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1663 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="2532" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1667 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="2533" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1669 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2534" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1672 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="2535" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1674 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="2536" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1675 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2537" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:282 %output_0_load = load i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="2538" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:283 %output_1_load = load i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="2539" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:284 %output_2_load = load i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="2540" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:285 %output_3_load = load i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="2541" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:286 %output_4_load = load i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="2542" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:287 %output_5_load = load i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="2543" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:288 %output_6_load = load i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="2544" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:289 %output_7_load = load i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="2545" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:290 %output_8_load = load i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="2546" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:291 %output_9_load = load i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="2547" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:292 %output_10_load = load i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="2548" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:293 %output_11_load = load i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="2549" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:294 %output_12_load = load i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="2550" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:295 %output_13_load = load i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="2551" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:296 %output_14_load = load i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="output_14_load"/></StgValue>
</operation>

<operation id="2552" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:297 %output_15_load = load i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="output_15_load"/></StgValue>
</operation>

<operation id="2553" st_id="27" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc55:298 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %output_0_load, i4 1, i32 %output_1_load, i4 2, i32 %output_2_load, i4 3, i32 %output_3_load, i4 4, i32 %output_4_load, i4 5, i32 %output_5_load, i4 6, i32 %output_6_load, i4 7, i32 %output_7_load, i4 8, i32 %output_8_load, i4 9, i32 %output_9_load, i4 10, i32 %output_10_load, i4 11, i32 %output_11_load, i4 12, i32 %output_12_load, i4 13, i32 %output_13_load, i4 14, i32 %output_14_load, i4 15, i32 %output_15_load, i32 <undef>, i4 %trunc_ln320

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2554" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:672 %mul38_5 = fmul i32 %weight_0_2_load, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul38_5"/></StgValue>
</operation>

<operation id="2555" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1046 %mul38_1 = fmul i32 %weight_1_0_load, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="2556" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1462 %mul38_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_113

]]></Node>
<StgValue><ssdm name="mul38_3_3"/></StgValue>
</operation>

<operation id="2557" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1526 %mul38_4 = fmul i32 %weight_4_0_load, i32 %tmp_125

]]></Node>
<StgValue><ssdm name="mul38_4"/></StgValue>
</operation>

<operation id="2558" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1590 %mul38_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="mul38_4_2"/></StgValue>
</operation>

<operation id="2559" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1655 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="2560" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1657 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="2561" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1660 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="2562" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1662 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2563" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1663 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="2564" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1667 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="2565" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1669 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2566" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1672 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="2567" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1674 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="2568" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1675 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2569" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1656 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="2570" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1658 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2571" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1661 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2572" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1664 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2573" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1668 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2574" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1670 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2575" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1673 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2576" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1676 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2577" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1656 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="2578" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1658 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2579" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1661 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2580" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1664 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2581" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1668 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2582" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1670 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2583" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1673 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2584" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1676 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2585" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1656 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="2586" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1658 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2587" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1661 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2588" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1664 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2589" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1668 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2590" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1670 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2591" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1673 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2592" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1676 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2593" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1656 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="2594" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1658 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2595" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1661 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2596" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1664 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2597" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1668 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2598" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1670 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2599" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1673 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2600" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1676 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2601" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1656 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="2602" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1658 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2603" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1661 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2604" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1664 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2605" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1668 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2606" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1670 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2607" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1673 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2608" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1676 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2609" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1656 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="2610" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1658 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2611" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1661 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2612" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1664 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2613" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1668 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2614" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1670 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2615" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1673 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2616" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1676 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2617" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1656 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="2618" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1658 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2619" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1661 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2620" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1664 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2621" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1668 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2622" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1670 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2623" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1673 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2624" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1676 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2625" st_id="35" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1659 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2626" st_id="35" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1665 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2627" st_id="35" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1671 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2628" st_id="35" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1677 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2629" st_id="36" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1659 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2630" st_id="36" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1665 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2631" st_id="36" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1671 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2632" st_id="36" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1677 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2633" st_id="37" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1659 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2634" st_id="37" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1665 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2635" st_id="37" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1671 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2636" st_id="37" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1677 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2637" st_id="38" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1659 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2638" st_id="38" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1665 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2639" st_id="38" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1671 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2640" st_id="38" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1677 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2641" st_id="39" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1659 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2642" st_id="39" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1665 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2643" st_id="39" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1671 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2644" st_id="39" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1677 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2645" st_id="40" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1659 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2646" st_id="40" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1665 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2647" st_id="40" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1671 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2648" st_id="40" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1677 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2649" st_id="41" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1659 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2650" st_id="41" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1665 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2651" st_id="41" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1671 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2652" st_id="41" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1677 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2653" st_id="42" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1666 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2654" st_id="42" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1678 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2655" st_id="43" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1666 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2656" st_id="43" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1678 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2657" st_id="44" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1666 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2658" st_id="44" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1678 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2659" st_id="45" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1666 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2660" st_id="45" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1678 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2661" st_id="46" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1666 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2662" st_id="46" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1678 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2663" st_id="47" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1666 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2664" st_id="47" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1678 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2665" st_id="48" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1666 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2666" st_id="48" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1678 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2667" st_id="49" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1679 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2668" st_id="50" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1679 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2669" st_id="51" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1679 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2670" st_id="52" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1679 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2671" st_id="53" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1679 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2672" st_id="54" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1679 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2673" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2674" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc55:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 802816, i64 802816, i64 802816

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2675" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc55:116 %specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="2676" st_id="55" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:1679 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>

<operation id="2709" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0">
<![CDATA[
for.inc58.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2677" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.14:0 %store_ln332 = store i32 %add45_4_4, i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2678" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.14:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2679" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.13:0 %store_ln332 = store i32 %add45_4_4, i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2680" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.13:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2681" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.12:0 %store_ln332 = store i32 %add45_4_4, i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2682" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.12:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2683" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.11:0 %store_ln332 = store i32 %add45_4_4, i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2684" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.11:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2685" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.10:0 %store_ln332 = store i32 %add45_4_4, i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2686" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.10:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2687" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.9:0 %store_ln332 = store i32 %add45_4_4, i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2688" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.9:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2689" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.8:0 %store_ln332 = store i32 %add45_4_4, i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2690" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.8:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2691" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.7:0 %store_ln332 = store i32 %add45_4_4, i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2692" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.7:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2693" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.6:0 %store_ln332 = store i32 %add45_4_4, i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2694" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.6:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2695" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.5:0 %store_ln332 = store i32 %add45_4_4, i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2696" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.5:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2697" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.4:0 %store_ln332 = store i32 %add45_4_4, i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2698" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.4:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2699" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.3:0 %store_ln332 = store i32 %add45_4_4, i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2700" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.3:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2701" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.2:0 %store_ln332 = store i32 %add45_4_4, i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2702" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.2:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2703" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.1:0 %store_ln332 = store i32 %add45_4_4, i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2704" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.1:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2705" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.0:0 %store_ln332 = store i32 %add45_4_4, i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2706" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.0:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="2707" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.15:0 %store_ln332 = store i32 %add45_4_4, i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="2708" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln320" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.15:1 %br_ln332 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
