

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Mon Jul 10 16:58:22 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.662 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   144353|   144353| 1.444 ms | 1.444 ms |  144353|  144353|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        9|        9|         1|          -|          -|    10|    no    |
        |- Dense_Loop          |   144020|   144020|     14402|          -|          -|    10|    no    |
        | + Flat_Loop          |    14400|    14400|         9|          -|          -|  1600|    no    |
        |- Sum_Loop            |      130|      130|        13|          -|          -|    10|    no    |
        |- Prediction_Loop     |      190|      190|        19|          -|          -|    10|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 13 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 14 26 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 13 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 45 [1/1] (1.42ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense.cpp:27]   --->   Operation 45 'alloca' 'dense_array' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (1.18ns)   --->   "br label %meminst"   --->   Operation 46 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%phi_ln27 = phi i4 [ 0, %0 ], [ %add_ln27, %meminst ]" [dense.cpp:27]   --->   Operation 47 'phi' 'phi_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.36ns)   --->   "%add_ln27 = add i4 %phi_ln27, 1" [dense.cpp:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %phi_ln27 to i64" [dense.cpp:27]   --->   Operation 49 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln27" [dense.cpp:27]   --->   Operation 50 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.42ns)   --->   "store float 0.000000e+00, float* %dense_array_addr, align 4" [dense.cpp:27]   --->   Operation 51 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 52 [1/1] (1.12ns)   --->   "%icmp_ln27 = icmp eq i4 %phi_ln27, -7" [dense.cpp:27]   --->   Operation 52 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %.preheader.preheader, label %meminst" [dense.cpp:27]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "br label %.preheader" [dense.cpp:29]   --->   Operation 56 'br' <Predicate = (icmp_ln27)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %Dense_Loop_end ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.12ns)   --->   "%icmp_ln29 = icmp eq i4 %d_0, -6" [dense.cpp:29]   --->   Operation 58 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 59 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.36ns)   --->   "%d = add i4 %d_0, 1" [dense.cpp:29]   --->   Operation 60 'add' 'd' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader1.preheader, label %Dense_Loop_begin" [dense.cpp:29]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str216) nounwind" [dense.cpp:30]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str216)" [dense.cpp:30]   --->   Operation 63 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %d_0 to i64" [dense.cpp:35]   --->   Operation 64 'zext' 'zext_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %d_0 to i15" [dense.cpp:33]   --->   Operation 65 'zext' 'zext_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.18ns)   --->   "br label %1" [dense.cpp:33]   --->   Operation 66 'br' <Predicate = (!icmp_ln29)> <Delay = 1.18>
ST_3 : Operation 67 [1/1] (1.18ns)   --->   "br label %.preheader1" [dense.cpp:10->dense.cpp:41]   --->   Operation 67 'br' <Predicate = (icmp_ln29)> <Delay = 1.18>

State 4 <SV = 3> <Delay = 5.18>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum, %2 ]"   --->   Operation 68 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%f_0 = phi i11 [ 0, %Dense_Loop_begin ], [ %f, %2 ]"   --->   Operation 69 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.23ns)   --->   "%icmp_ln33 = icmp eq i11 %f_0, -448" [dense.cpp:33]   --->   Operation 70 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 71 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.46ns)   --->   "%f = add i11 %f_0, 1" [dense.cpp:33]   --->   Operation 72 'add' 'f' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %Dense_Loop_end, label %2" [dense.cpp:33]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i11 %f_0 to i64" [dense.cpp:35]   --->   Operation 74 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %f_0, i3 0)" [dense.cpp:35]   --->   Operation 75 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %tmp_1 to i15" [dense.cpp:35]   --->   Operation 76 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %f_0, i1 false)" [dense.cpp:35]   --->   Operation 77 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i12 %tmp_2 to i15" [dense.cpp:35]   --->   Operation 78 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i15 %zext_ln35_3, %zext_ln35_2" [dense.cpp:35]   --->   Operation 79 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.26> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (2.52ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i15 %add_ln35, %zext_ln33" [dense.cpp:35]   --->   Operation 80 'add' 'add_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 2.52> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.26> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i15 %add_ln35_1 to i64" [dense.cpp:35]   --->   Operation 81 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%dense_weights_addr = getelementptr [16000 x float]* @dense_weights, i64 0, i64 %zext_ln35_4" [dense.cpp:35]   --->   Operation 82 'getelementptr' 'dense_weights_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (2.66ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [dense.cpp:35]   --->   Operation 83 'load' 'dense_weights_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [1600 x float]* @flat_array, i64 0, i64 %zext_ln35_1" [dense.cpp:35]   --->   Operation 84 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (2.66ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense.cpp:35]   --->   Operation 85 'load' 'flat_array_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln35" [dense.cpp:38]   --->   Operation 86 'getelementptr' 'dense_array_addr_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.42ns)   --->   "store float %w_sum_0, float* %dense_array_addr_2, align 4" [dense.cpp:38]   --->   Operation 87 'store' <Predicate = (icmp_ln33)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str216, i32 %tmp_s)" [dense.cpp:39]   --->   Operation 88 'specregionend' 'empty_27' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [dense.cpp:29]   --->   Operation 89 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 90 [1/2] (2.66ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [dense.cpp:35]   --->   Operation 90 'load' 'dense_weights_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_5 : Operation 91 [1/2] (2.66ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense.cpp:35]   --->   Operation 91 'load' 'flat_array_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 8.44>
ST_6 : Operation 92 [3/3] (8.44ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [dense.cpp:35]   --->   Operation 92 'fmul' 'tmp' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.44>
ST_7 : Operation 93 [2/3] (8.44ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [dense.cpp:35]   --->   Operation 93 'fmul' 'tmp' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.44>
ST_8 : Operation 94 [1/3] (8.44ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [dense.cpp:35]   --->   Operation 94 'fmul' 'tmp' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.21>
ST_9 : Operation 95 [4/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [dense.cpp:35]   --->   Operation 95 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.21>
ST_10 : Operation 96 [3/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [dense.cpp:35]   --->   Operation 96 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.21>
ST_11 : Operation 97 [2/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [dense.cpp:35]   --->   Operation 97 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.21>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str317) nounwind" [dense.cpp:34]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [dense.cpp:35]   --->   Operation 99 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "br label %1" [dense.cpp:33]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.42>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ %sum, %3 ], [ 0.000000e+00, %.preheader1.preheader ]"   --->   Operation 101 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 102 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i4 %i_0_i, -6" [dense.cpp:10->dense.cpp:41]   --->   Operation 103 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 104 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (1.36ns)   --->   "%i = add i4 %i_0_i, 1" [dense.cpp:10->dense.cpp:41]   --->   Operation 105 'add' 'i' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader.i.preheader, label %3" [dense.cpp:10->dense.cpp:41]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %i_0_i to i64" [dense.cpp:12->dense.cpp:41]   --->   Operation 107 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln12" [dense.cpp:12->dense.cpp:41]   --->   Operation 108 'getelementptr' 'dense_array_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 109 [2/2] (1.42ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [dense.cpp:12->dense.cpp:41]   --->   Operation 109 'load' 'dense_array_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 110 [1/1] (1.18ns)   --->   "br label %.preheader.i" [dense.cpp:16->dense.cpp:41]   --->   Operation 110 'br' <Predicate = (icmp_ln10)> <Delay = 1.18>

State 14 <SV = 4> <Delay = 7.45>
ST_14 : Operation 111 [1/2] (1.42ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [dense.cpp:12->dense.cpp:41]   --->   Operation 111 'load' 'dense_array_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 112 [8/8] (6.02ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [dense.cpp:12->dense.cpp:41]   --->   Operation 112 'fexp' 'tmp_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 5> <Delay = 6.02>
ST_15 : Operation 113 [7/8] (6.02ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [dense.cpp:12->dense.cpp:41]   --->   Operation 113 'fexp' 'tmp_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 6> <Delay = 6.02>
ST_16 : Operation 114 [6/8] (6.02ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [dense.cpp:12->dense.cpp:41]   --->   Operation 114 'fexp' 'tmp_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.02>
ST_17 : Operation 115 [5/8] (6.02ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [dense.cpp:12->dense.cpp:41]   --->   Operation 115 'fexp' 'tmp_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.02>
ST_18 : Operation 116 [4/8] (6.02ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [dense.cpp:12->dense.cpp:41]   --->   Operation 116 'fexp' 'tmp_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.02>
ST_19 : Operation 117 [3/8] (6.02ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [dense.cpp:12->dense.cpp:41]   --->   Operation 117 'fexp' 'tmp_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.02>
ST_20 : Operation 118 [2/8] (6.02ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [dense.cpp:12->dense.cpp:41]   --->   Operation 118 'fexp' 'tmp_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.02>
ST_21 : Operation 119 [1/8] (6.02ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [dense.cpp:12->dense.cpp:41]   --->   Operation 119 'fexp' 'tmp_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 12> <Delay = 8.21>
ST_22 : Operation 120 [4/4] (8.21ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [dense.cpp:12->dense.cpp:41]   --->   Operation 120 'fadd' 'sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 8.21>
ST_23 : Operation 121 [3/4] (8.21ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [dense.cpp:12->dense.cpp:41]   --->   Operation 121 'fadd' 'sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 8.21>
ST_24 : Operation 122 [2/4] (8.21ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [dense.cpp:12->dense.cpp:41]   --->   Operation 122 'fadd' 'sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 8.21>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [dense.cpp:11->dense.cpp:41]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/4] (8.21ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [dense.cpp:12->dense.cpp:41]   --->   Operation 124 'fadd' 'sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader1" [dense.cpp:10->dense.cpp:41]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 4> <Delay = 1.42>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%j_0_i = phi i4 [ %j, %4 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 126 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (1.12ns)   --->   "%icmp_ln16 = icmp eq i4 %j_0_i, -6" [dense.cpp:16->dense.cpp:41]   --->   Operation 127 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 128 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (1.36ns)   --->   "%j = add i4 %j_0_i, 1" [dense.cpp:16->dense.cpp:41]   --->   Operation 129 'add' 'j' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %soft_max.exit, label %4" [dense.cpp:16->dense.cpp:41]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %j_0_i to i64" [dense.cpp:18->dense.cpp:41]   --->   Operation 131 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%dense_array_addr_3 = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln18" [dense.cpp:18->dense.cpp:41]   --->   Operation 132 'getelementptr' 'dense_array_addr_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 133 [2/2] (1.42ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_3, align 4" [dense.cpp:18->dense.cpp:41]   --->   Operation 133 'load' 'dense_array_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [dense.cpp:42]   --->   Operation 134 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 27 <SV = 5> <Delay = 7.45>
ST_27 : Operation 135 [1/2] (1.42ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_3, align 4" [dense.cpp:18->dense.cpp:41]   --->   Operation 135 'load' 'dense_array_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 136 [8/8] (6.02ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [dense.cpp:18->dense.cpp:41]   --->   Operation 136 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 6> <Delay = 6.02>
ST_28 : Operation 137 [7/8] (6.02ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [dense.cpp:18->dense.cpp:41]   --->   Operation 137 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 7> <Delay = 6.02>
ST_29 : Operation 138 [6/8] (6.02ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [dense.cpp:18->dense.cpp:41]   --->   Operation 138 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 8> <Delay = 6.02>
ST_30 : Operation 139 [5/8] (6.02ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [dense.cpp:18->dense.cpp:41]   --->   Operation 139 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 9> <Delay = 6.02>
ST_31 : Operation 140 [4/8] (6.02ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [dense.cpp:18->dense.cpp:41]   --->   Operation 140 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 10> <Delay = 6.02>
ST_32 : Operation 141 [3/8] (6.02ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [dense.cpp:18->dense.cpp:41]   --->   Operation 141 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 11> <Delay = 6.02>
ST_33 : Operation 142 [2/8] (6.02ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [dense.cpp:18->dense.cpp:41]   --->   Operation 142 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 12> <Delay = 6.02>
ST_34 : Operation 143 [1/8] (6.02ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [dense.cpp:18->dense.cpp:41]   --->   Operation 143 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 6.02> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 13> <Delay = 7.23>
ST_35 : Operation 144 [10/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 144 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 7.23>
ST_36 : Operation 145 [9/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 145 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 7.23>
ST_37 : Operation 146 [8/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 146 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 7.23>
ST_38 : Operation 147 [7/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 147 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 7.23>
ST_39 : Operation 148 [6/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 148 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 7.23>
ST_40 : Operation 149 [5/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 149 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 19> <Delay = 7.23>
ST_41 : Operation 150 [4/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 150 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 20> <Delay = 7.23>
ST_42 : Operation 151 [3/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 151 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 21> <Delay = 7.23>
ST_43 : Operation 152 [2/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 152 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 22> <Delay = 8.66>
ST_44 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str115) nounwind" [dense.cpp:17->dense.cpp:41]   --->   Operation 153 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 154 [1/10] (7.23ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [dense.cpp:18->dense.cpp:41]   --->   Operation 154 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 7.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 7.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 155 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln18" [dense.cpp:18->dense.cpp:41]   --->   Operation 155 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 156 [1/1] (1.42ns)   --->   "store float %tmp_3_i, float* %prediction_addr, align 4" [dense.cpp:18->dense.cpp:41]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 157 [1/1] (0.00ns)   --->   "br label %.preheader.i" [dense.cpp:16->dense.cpp:41]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array        (alloca           ) [ 001111111111111111111111111111111111111111111]
br_ln0             (br               ) [ 011000000000000000000000000000000000000000000]
phi_ln27           (phi              ) [ 001000000000000000000000000000000000000000000]
add_ln27           (add              ) [ 011000000000000000000000000000000000000000000]
zext_ln27          (zext             ) [ 000000000000000000000000000000000000000000000]
dense_array_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln27         (store            ) [ 000000000000000000000000000000000000000000000]
icmp_ln27          (icmp             ) [ 001000000000000000000000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000000000000000000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln27            (br               ) [ 011000000000000000000000000000000000000000000]
br_ln29            (br               ) [ 001111111111100000000000000000000000000000000]
d_0                (phi              ) [ 000100000000000000000000000000000000000000000]
icmp_ln29          (icmp             ) [ 000111111111100000000000000000000000000000000]
empty_25           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
d                  (add              ) [ 001111111111100000000000000000000000000000000]
br_ln29            (br               ) [ 000000000000000000000000000000000000000000000]
specloopname_ln30  (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_s              (specregionbegin  ) [ 000011111111100000000000000000000000000000000]
zext_ln35          (zext             ) [ 000011111111100000000000000000000000000000000]
zext_ln33          (zext             ) [ 000011111111100000000000000000000000000000000]
br_ln33            (br               ) [ 000111111111100000000000000000000000000000000]
br_ln10            (br               ) [ 000111111111111111111111110000000000000000000]
w_sum_0            (phi              ) [ 000011111111100000000000000000000000000000000]
f_0                (phi              ) [ 000010000000000000000000000000000000000000000]
icmp_ln33          (icmp             ) [ 000111111111100000000000000000000000000000000]
empty_26           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
f                  (add              ) [ 000111111111100000000000000000000000000000000]
br_ln33            (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln35_1        (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_1              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln35_2        (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_2              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln35_3        (zext             ) [ 000000000000000000000000000000000000000000000]
add_ln35           (add              ) [ 000000000000000000000000000000000000000000000]
add_ln35_1         (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln35_4        (zext             ) [ 000000000000000000000000000000000000000000000]
dense_weights_addr (getelementptr    ) [ 000001000000000000000000000000000000000000000]
flat_array_addr    (getelementptr    ) [ 000001000000000000000000000000000000000000000]
dense_array_addr_2 (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln38         (store            ) [ 000000000000000000000000000000000000000000000]
empty_27           (specregionend    ) [ 000000000000000000000000000000000000000000000]
br_ln29            (br               ) [ 001111111111100000000000000000000000000000000]
dense_weights_load (load             ) [ 000000111000000000000000000000000000000000000]
flat_array_load    (load             ) [ 000000111000000000000000000000000000000000000]
tmp                (fmul             ) [ 000000000111100000000000000000000000000000000]
specloopname_ln34  (specloopname     ) [ 000000000000000000000000000000000000000000000]
w_sum              (fadd             ) [ 000111111111100000000000000000000000000000000]
br_ln33            (br               ) [ 000111111111100000000000000000000000000000000]
sum_0_i            (phi              ) [ 000000000000011111111111111111111111111111111]
i_0_i              (phi              ) [ 000000000000010000000000000000000000000000000]
icmp_ln10          (icmp             ) [ 000000000000011111111111110000000000000000000]
empty_28           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
i                  (add              ) [ 000100000000011111111111110000000000000000000]
br_ln10            (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln12          (zext             ) [ 000000000000000000000000000000000000000000000]
dense_array_addr_1 (getelementptr    ) [ 000000000000001000000000000000000000000000000]
br_ln16            (br               ) [ 000000000000011111111111111111111111111111111]
dense_array_load   (load             ) [ 000000000000000111111100000000000000000000000]
tmp_i              (fexp             ) [ 000000000000000000000011110000000000000000000]
specloopname_ln11  (specloopname     ) [ 000000000000000000000000000000000000000000000]
sum                (fadd             ) [ 000100000000011111111111110000000000000000000]
br_ln10            (br               ) [ 000100000000011111111111110000000000000000000]
j_0_i              (phi              ) [ 000000000000000000000000001000000000000000000]
icmp_ln16          (icmp             ) [ 000000000000000000000000001111111111111111111]
empty_29           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
j                  (add              ) [ 000000000000010000000000001111111111111111111]
br_ln16            (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln18          (zext             ) [ 000000000000000000000000000111111111111111111]
dense_array_addr_3 (getelementptr    ) [ 000000000000000000000000000100000000000000000]
ret_ln42           (ret              ) [ 000000000000000000000000000000000000000000000]
dense_array_load_1 (load             ) [ 000000000000000000000000000011111110000000000]
tmp_2_i            (fexp             ) [ 000000000000000000000000000000000001111111111]
specloopname_ln17  (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_3_i            (fdiv             ) [ 000000000000000000000000000000000000000000000]
prediction_addr    (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln18         (store            ) [ 000000000000000000000000000000000000000000000]
br_ln16            (br               ) [ 000000000000010000000000001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prediction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flat_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_array_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="dense_array_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dense_array_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln27/2 store_ln38/4 dense_array_load/13 dense_array_load_1/26 "/>
</bind>
</comp>

<comp id="75" class="1004" name="dense_weights_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="15" slack="0"/>
<pin id="79" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_load/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="flat_array_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="dense_array_addr_2_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="1"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dense_array_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_1/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="dense_array_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_3/26 "/>
</bind>
</comp>

<comp id="122" class="1004" name="prediction_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="18"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/44 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln18_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/44 "/>
</bind>
</comp>

<comp id="135" class="1005" name="phi_ln27_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln27 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="phi_ln27_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln27/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="d_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="d_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="w_sum_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="w_sum_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/4 "/>
</bind>
</comp>

<comp id="170" class="1005" name="f_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="1"/>
<pin id="172" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="f_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="sum_0_i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="sum_0_i_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/13 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_0_i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_0_i_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/13 "/>
</bind>
</comp>

<comp id="204" class="1005" name="j_0_i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="j_0_i_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/26 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="5"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/9 sum/22 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="10"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_3_i/35 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i/14 tmp_2_i/27 "/>
</bind>
</comp>

<comp id="237" class="1005" name="reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_load dense_array_load_1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_2_i "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln27_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln27_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln27_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln29_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="d_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln35_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln33_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln33_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="10" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="f_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln35_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln35_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="14" slack="0"/>
<pin id="312" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="0" index="1" bw="11" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln35_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln35_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="0"/>
<pin id="328" dir="0" index="1" bw="14" slack="0"/>
<pin id="329" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln35_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="1"/>
<pin id="335" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln35_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln10_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/13 "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln12_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/13 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln16_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/26 "/>
</bind>
</comp>

<comp id="365" class="1004" name="j_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/26 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln18_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/26 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln27_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="387" class="1005" name="d_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="392" class="1005" name="zext_ln35_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="397" class="1005" name="zext_ln33_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="1"/>
<pin id="399" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="405" class="1005" name="f_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="410" class="1005" name="dense_weights_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="1"/>
<pin id="412" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="flat_array_addr_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="1"/>
<pin id="417" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="dense_weights_load_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_load "/>
</bind>
</comp>

<comp id="425" class="1005" name="flat_array_load_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="435" class="1005" name="w_sum_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="443" class="1005" name="i_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="448" class="1005" name="dense_array_addr_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="1"/>
<pin id="450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="sum_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="461" class="1005" name="j_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln18_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="18"/>
<pin id="468" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="471" class="1005" name="dense_array_addr_3_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="101" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="108" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="115" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="68" pin=1"/></net>

<net id="169"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="157" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="181" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="229"><net_src comp="225" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="230"><net_src comp="181" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="68" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="68" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="245"><net_src comp="231" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="252"><net_src comp="139" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="139" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="263"><net_src comp="139" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="150" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="150" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="150" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="150" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="174" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="174" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="174" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="174" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="174" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="310" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="346"><net_src comp="197" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="197" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="197" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="363"><net_src comp="208" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="208" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="10" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="208" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="379"><net_src comp="248" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="390"><net_src comp="271" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="395"><net_src comp="277" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="400"><net_src comp="281" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="408"><net_src comp="291" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="413"><net_src comp="75" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="418"><net_src comp="88" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="423"><net_src comp="82" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="428"><net_src comp="95" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="433"><net_src comp="221" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="438"><net_src comp="215" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="446"><net_src comp="348" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="451"><net_src comp="108" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="456"><net_src comp="215" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="464"><net_src comp="365" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="469"><net_src comp="371" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="474"><net_src comp="115" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {44 }
 - Input state : 
	Port: dense : dense_weights | {4 5 }
	Port: dense : flat_array | {4 5 }
  - Chain level:
	State 1
	State 2
		add_ln27 : 1
		zext_ln27 : 1
		dense_array_addr : 2
		store_ln27 : 3
		icmp_ln27 : 1
		br_ln27 : 2
	State 3
		icmp_ln29 : 1
		d : 1
		br_ln29 : 2
		zext_ln35 : 1
		zext_ln33 : 1
	State 4
		icmp_ln33 : 1
		f : 1
		br_ln33 : 2
		zext_ln35_1 : 1
		tmp_1 : 1
		zext_ln35_2 : 2
		tmp_2 : 1
		zext_ln35_3 : 2
		add_ln35 : 3
		add_ln35_1 : 4
		zext_ln35_4 : 5
		dense_weights_addr : 6
		dense_weights_load : 7
		flat_array_addr : 2
		flat_array_load : 3
		store_ln38 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		zext_ln12 : 1
		dense_array_addr_1 : 2
		dense_array_load : 3
	State 14
		tmp_i : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		icmp_ln16 : 1
		j : 1
		br_ln16 : 2
		zext_ln18 : 1
		dense_array_addr_3 : 2
		dense_array_load_1 : 3
	State 27
		tmp_2_i : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fdiv   |     grp_fu_225     |    0    |   453   |   801   |
|----------|--------------------|---------|---------|---------|
|   fexp   |     grp_fu_231     |    7    |   324   |   905   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_215     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_221     |    3    |   128   |   138   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln27_fu_248  |    0    |    0    |    13   |
|          |      d_fu_271      |    0    |    0    |    13   |
|          |      f_fu_291      |    0    |    0    |    18   |
|    add   |   add_ln35_fu_326  |    0    |    0    |    15   |
|          |  add_ln35_1_fu_332 |    0    |    0    |    15   |
|          |      i_fu_348      |    0    |    0    |    13   |
|          |      j_fu_365      |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln27_fu_259  |    0    |    0    |    9    |
|          |  icmp_ln29_fu_265  |    0    |    0    |    9    |
|   icmp   |  icmp_ln33_fu_285  |    0    |    0    |    13   |
|          |  icmp_ln10_fu_342  |    0    |    0    |    9    |
|          |  icmp_ln16_fu_359  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln27_fu_254  |    0    |    0    |    0    |
|          |  zext_ln35_fu_277  |    0    |    0    |    0    |
|          |  zext_ln33_fu_281  |    0    |    0    |    0    |
|          | zext_ln35_1_fu_297 |    0    |    0    |    0    |
|   zext   | zext_ln35_2_fu_310 |    0    |    0    |    0    |
|          | zext_ln35_3_fu_322 |    0    |    0    |    0    |
|          | zext_ln35_4_fu_337 |    0    |    0    |    0    |
|          |  zext_ln12_fu_354  |    0    |    0    |    0    |
|          |  zext_ln18_fu_371  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_302    |    0    |    0    |    0    |
|          |    tmp_2_fu_314    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    12   |   1132  |   2207  |
|----------|--------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|dense_array|    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln27_reg_376     |    4   |
|        d_0_reg_146       |    4   |
|         d_reg_387        |    4   |
|dense_array_addr_1_reg_448|    4   |
|dense_array_addr_3_reg_471|    4   |
|dense_weights_addr_reg_410|   14   |
|dense_weights_load_reg_420|   32   |
|        f_0_reg_170       |   11   |
|         f_reg_405        |   11   |
|  flat_array_addr_reg_415 |   11   |
|  flat_array_load_reg_425 |   32   |
|       i_0_i_reg_193      |    4   |
|         i_reg_443        |    4   |
|       j_0_i_reg_204      |    4   |
|         j_reg_461        |    4   |
|     phi_ln27_reg_135     |    4   |
|          reg_237         |   32   |
|          reg_242         |   32   |
|      sum_0_i_reg_181     |   32   |
|        sum_reg_453       |   32   |
|        tmp_reg_430       |   32   |
|      w_sum_0_reg_157     |   32   |
|       w_sum_reg_435      |   32   |
|     zext_ln18_reg_466    |   64   |
|     zext_ln33_reg_397    |   15   |
|     zext_ln35_reg_392    |   64   |
+--------------------------+--------+
|           Total          |   518  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_68 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_95 |  p0  |   2  |  11  |   22   ||    9    |
|  w_sum_0_reg_157 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_i_reg_181 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_215    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_215    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_231    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   458  ||  10.873 ||   105   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |  1132  |  2207  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   105  |    -   |
|  Register |    -   |    -   |    -   |   518  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   10   |  1714  |  2317  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
