
dps-8/m simulator V4.0-0 Beta        git commit id: c8ae76cb
310 (000466) words loaded
477 (000735) words loaded
3 (000003) words loaded
Debug output to "STDOUT"
Debug output to "STDOUT" at Wed Aug  6 09:40:22 2014
Debug set to break at cycle: 10000
Fault test entry
Fault test main
Running tests without page faulting
Test 1 R,n ...
... ok
Test 2 R,* ...
... ok
Test 3 R,*,* ...
... ok
Test 4 R,3* ...
... ok
Test 5 R,*seg ...
... ok
Test 6 R,*seg, * ...
... ok
Test 7 R,sd ...
... ok
Test 8 R,scr ...
... ok
Test 9 R,scr w/addr change ...
... ok
Test 10 R,ci ...
... ok
Test 11 R,i ...
... ok
Test 12 R,sc ...
... ok
Test 13 R,sc w/addr change ...
... ok
Test 14 R,ad ...
... ok
Test 15 R,di ...
... ok
Test 16 R,dic ...
... ok
Test 17 R,id ...
... ok
Test 18 R,idc ...
... ok
Test 19 R,*3 ...
... ok
Running tests with page faulting
Test 1 R,n ...
[1:000000 000024](1:000000 006000)... ok
Test 2 R,* ...
[1:000000 000037](1:000000 002000)(1:000000 006001)... ok
Test 3 R,*,* ...
[1:000000 000052](1:000000 002001)(1:000000 004000)(1:000000 006002)... ok
Test 4 R,3* ...
[1:000000 000066](1:000000 002003)(1:000000 006003)... ok
Test 5 R,*seg ...
[1:000000 000101](1:000000 002004)(2:000000 002000)(1:000000 006004)... ok
Test 6 R,*seg, * ...
[1:000000 000114](1:000000 002006)(2:000000 000000)(2:000000 002001)(1:000000 006005)... ok
Test 7 R,sd ...
[1:000000 000131](1:000000 002010)(1:000000 006006)... ok
Test 8 R,scr ...
[1:000000 000146](1:000000 002011)(1:000000 006010)... ok
Test 9 R,scr w/addr change ...
[1:000000 000163](1:000000 002012)(1:000000 006011)... ok
Test 10 R,ci ...
[1:000000 000200](1:000000 002013)(1:000000 006013)... ok
Test 11 R,i ...
[1:000000 000213](1:000000 002014)(1:000000 006014)... ok
Test 12 R,sc ...
[1:000000 000230](1:000000 002015)(1:000000 006015)... ok
Test 13 R,sc w/addr change ...
[1:000000 000245](1:000000 002016)(1:000000 006016)[1:000000 000253](1:000000 002016)(1:000000 006017)... ok
Test 14 R,ad ...
[1:000000 000270](1:000000 002017)(1:000000 006020)[1:000000 000276](1:000000 002017)(1:000000 006021)... ok
Test 15 R,di ...
[1:000000 000313](1:000000 002020)(1:000000 006022)... ok
Test 16 R,dic ...
[1:000000 000330](1:000000 002021)(1:000000 004001)(1:000000 006024)... ok
Test 17 R,id ...
[1:000000 000345](1:000000 002022)(1:000000 006025)... ok
Test 18 R,idc ...
[1:000000 000362](1:000000 002023)(1:000000 004003)(1:000000 006026)... ok
Test 19 R,*3 ...
[1:000000 000376](1:000000 002024)(1:000000 006030)... ok
Fault test done

simCycles = 7810

cpuCycles = 3863
Master mode entry 1 faults = 42
Directed fault 3 faults = 68
TestFault-17> g 0

Halt, IC: 000016 (000000000000)
Goodbye
Debug output disabled
