{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652685800134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652685800134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 15:23:20 2022 " "Processing started: Mon May 16 15:23:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652685800134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652685800134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652685800134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1652685800311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file traffic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "traffic.bdf" "" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/traffic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652685800335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652685800335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smg_display-behav " "Found design unit 1: smg_display-behav" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/smg_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652685800562 ""} { "Info" "ISGN_ENTITY_NAME" "1 smg_display " "Found entity 1: smg_display" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/smg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652685800562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652685800562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Division-behav " "Found design unit 1: Clock_Division-behav" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/Clock_Division.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652685800564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Division " "Found entity 1: Clock_Division" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/Clock_Division.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652685800564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652685800564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-behav " "Found design unit 1: count-behav" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652685800565 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652685800565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652685800565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic " "Elaborating entity \"traffic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652685800587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:inst4 " "Elaborating entity \"count\" for hierarchy \"count:inst4\"" {  } { { "traffic.bdf" "inst4" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/traffic.bdf" { { 384 768 952 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652685800588 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEC_H count.vhd(47) " "VHDL Process Statement warning at count.vhd(47): signal \"SEC_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652685800589 "|traffic|count:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEC_L count.vhd(47) " "VHDL Process Statement warning at count.vhd(47): signal \"SEC_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652685800589 "|traffic|count:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir count.vhd(48) " "VHDL Process Statement warning at count.vhd(48): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652685800589 "|traffic|count:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2s count.vhd(53) " "VHDL Process Statement warning at count.vhd(53): signal \"clk_2s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652685800589 "|traffic|count:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2s count.vhd(61) " "VHDL Process Statement warning at count.vhd(61): signal \"clk_2s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652685800589 "|traffic|count:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir count.vhd(64) " "VHDL Process Statement warning at count.vhd(64): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652685800589 "|traffic|count:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_display smg_display:inst2 " "Elaborating entity \"smg_display\" for hierarchy \"smg_display:inst2\"" {  } { { "traffic.bdf" "inst2" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/traffic.bdf" { { 240 792 1008 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652685800590 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "count.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/count.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1652685800929 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1652685800930 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[7\] GND " "Pin \"LED8s\[7\]\" is stuck at GND" {  } { { "traffic.bdf" "" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst5_traffic2/traffic.bdf" { { 280 1048 1224 296 "LED8s\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652685800957 "|traffic|LED8s[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1652685800957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652685801044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652685801228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652685801228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652685801251 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652685801251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652685801251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652685801251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652685801271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 15:23:21 2022 " "Processing ended: Mon May 16 15:23:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652685801271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652685801271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652685801271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652685801271 ""}
