{
  "DESIGN_NAME": "adder",
  "VERILOG_FILES": ["dir::adder.sv"],
  "CLOCK_PERIOD": 10,
  "CLOCK_PORT": "clk",
  "PDK": "ihp-sg13g2"
}

