--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     4.570ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.570ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y103.YQ    Tcklo                 0.620   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X108Y101.G2    net (fanout=2)        0.382   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X108Y101.Y     Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X108Y101.F2    net (fanout=1)        0.315   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X108Y101.X     Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X108Y97.G4     net (fanout=1)        0.289   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X108Y97.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X111Y99.F3     net (fanout=1)        0.292   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X111Y99.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (3.292ns logic, 1.278ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.280ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y103.YQ    Tcklo                 0.620   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X106Y101.G1    net (fanout=2)        0.432   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X106Y101.Y     Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X109Y101.BY    net (fanout=1)        0.365   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X109Y101.CLK   Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (1.483ns logic, 0.797ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.723ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y103.YQ    Tcklo                 0.620   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X106Y101.G1    net (fanout=2)        0.432   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X106Y101.CLK   Tgck                  0.671   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (1.291ns logic, 0.432ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.292ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y103.YQ    Tcklo                 0.496   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X106Y101.G1    net (fanout=2)        0.346   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X106Y101.CLK   Tckg        (-Th)    -0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.946ns logic, 0.346ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.749ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y103.YQ    Tcklo                 0.496   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X106Y101.G1    net (fanout=2)        0.346   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X106Y101.Y     Tilo                  0.493   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X109Y101.BY    net (fanout=1)        0.292   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X109Y101.CLK   Tckdi       (-Th)    -0.122   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (1.111ns logic, 0.638ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.582ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.582ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y103.YQ    Tcklo                 0.496   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X108Y101.G2    net (fanout=2)        0.306   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X108Y101.Y     Tilo                  0.493   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X108Y101.F2    net (fanout=1)        0.252   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X108Y101.X     Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X108Y97.G4     net (fanout=1)        0.232   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X108Y97.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X111Y99.F3     net (fanout=1)        0.234   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X111Y99.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (2.558ns logic, 1.024ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.739ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.739ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y163.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X112Y151.F2    net (fanout=2)        0.819   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X112Y151.X     Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X109Y105.G1    net (fanout=10)       2.376   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.758ns logic, 3.981ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.095ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.095ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y134.XQ    Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X112Y135.F3    net (fanout=4)        1.239   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X112Y135.X     Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X109Y105.G4    net (fanout=10)       1.413   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (1.657ns logic, 3.438ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.436ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.436ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y134.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X112Y135.F2    net (fanout=5)        0.551   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X112Y135.X     Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X109Y105.G4    net (fanout=10)       1.413   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.686ns logic, 2.750ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.434ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.434ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y117.XQ    Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X111Y105.G4    net (fanout=10)       1.666   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X111Y105.Y     Tilo                  0.561   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X109Y105.G2    net (fanout=1)        0.339   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (1.643ns logic, 2.791ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.428ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.428ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y135.XQ    Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X112Y135.F1    net (fanout=5)        0.572   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X112Y135.X     Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X109Y105.G4    net (fanout=10)       1.413   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (1.657ns logic, 2.771ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.339ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.339ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y135.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X112Y135.F4    net (fanout=5)        0.454   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X112Y135.X     Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X109Y105.G4    net (fanout=10)       1.413   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.686ns logic, 2.653ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.234ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.234ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y116.XQ    Tcko                  0.495   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X111Y105.G2    net (fanout=10)       1.492   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X111Y105.Y     Tilo                  0.561   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X109Y105.G2    net (fanout=1)        0.339   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (1.617ns logic, 2.617ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.152ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.152ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y117.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X111Y105.G3    net (fanout=10)       1.309   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X111Y105.Y     Tilo                  0.561   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X109Y105.G2    net (fanout=1)        0.339   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.718ns logic, 2.434ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.904ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.904ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y116.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X109Y108.G2    net (fanout=3)        1.056   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X109Y108.Y     Tilo                  0.561   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X109Y105.G3    net (fanout=9)        0.344   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.718ns logic, 2.186ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.896ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.896ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y116.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X111Y105.G1    net (fanout=10)       1.125   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X111Y105.Y     Tilo                  0.561   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X109Y105.G2    net (fanout=1)        0.339   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (1.646ns logic, 2.250ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.622ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.622ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y116.XQ    Tcko                  0.521   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X109Y108.G3    net (fanout=4)        0.849   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X109Y108.Y     Tilo                  0.561   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X109Y105.G3    net (fanout=9)        0.344   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X109Y105.Y     Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X108Y103.CLK   net (fanout=4)        0.786   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (1.643ns logic, 1.979ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.593ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y188.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X112Y188.BY    net (fanout=7)        0.717   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X112Y188.CLK   Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.876ns logic, 0.717ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      1.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.188ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y188.YQ    Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X112Y188.BY    net (fanout=7)        0.574   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X112Y188.CLK   Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.614ns logic, 0.574ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.771ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y10.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X61Y10.BX      net (fanout=2)        1.076   ftop/clkN210/unlock2
    SLICE_X61Y10.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.695ns logic, 1.076ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.027 - 0.033)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y11.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X61Y10.G1      net (fanout=1)        0.395   ftop/clkN210/locked_d
    SLICE_X61Y10.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (1.125ns logic, 0.395ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.033 - 0.027)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y11.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X61Y10.G1      net (fanout=1)        0.316   ftop/clkN210/locked_d
    SLICE_X61Y10.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.825ns logic, 0.316ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y10.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X61Y10.BX      net (fanout=2)        0.861   ftop/clkN210/unlock2
    SLICE_X61Y10.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.481ns logic, 0.861ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y36.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y36.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y36.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 252563 paths analyzed, 5438 endpoints analyzed, 1483 failing endpoints
 1483 timing errors detected. (1473 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.764ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.691ns (Levels of Logic = 17)
  Clock Path Skew:      -0.073ns (0.674 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X101Y23.G4     net (fanout=3)        1.486   ftop/gbe0/rxHdr_sV<70>
    SLICE_X101Y23.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y70.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y70.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X96Y70.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0/O
    SLICE_X96Y70.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     13.691ns (6.532ns logic, 7.159ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.677ns (Levels of Logic = 17)
  Clock Path Skew:      -0.073ns (0.674 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X101Y23.G4     net (fanout=3)        1.486   ftop/gbe0/rxHdr_sV<70>
    SLICE_X101Y23.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y71.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X96Y71.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0/O
    SLICE_X96Y71.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     13.677ns (6.532ns logic, 7.145ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.621ns (Levels of Logic = 17)
  Clock Path Skew:      -0.073ns (0.674 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X101Y23.G4     net (fanout=3)        1.486   ftop/gbe0/rxHdr_sV<70>
    SLICE_X101Y23.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X97Y71.G2      net (fanout=69)       1.711   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X97Y71.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X97Y71.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X97Y71.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     13.621ns (6.423ns logic, 7.198ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.578ns (Levels of Logic = 17)
  Clock Path Skew:      -0.112ns (0.635 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X101Y23.G4     net (fanout=3)        1.486   ftop/gbe0/rxHdr_sV<70>
    SLICE_X101Y23.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y64.G1      net (fanout=69)       1.546   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y64.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<43>_SW0
    SLICE_X96Y64.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<43>_SW0/O
    SLICE_X96Y64.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.578ns (6.532ns logic, 7.046ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.383ns (Levels of Logic = 17)
  Clock Path Skew:      -0.200ns (0.547 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X101Y23.G4     net (fanout=3)        1.486   ftop/gbe0/rxHdr_sV<70>
    SLICE_X101Y23.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X97Y72.G4      net (fanout=69)       1.474   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X97Y72.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<34>_SW0
    SLICE_X97Y72.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<34>_SW0/O
    SLICE_X97Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     13.383ns (6.423ns logic, 6.960ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.481ns (Levels of Logic = 18)
  Clock Path Skew:      -0.072ns (0.674 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X101Y22.G1     net (fanout=3)        1.146   ftop/gbe0/rxHdr_sV<66>
    SLICE_X101Y22.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y70.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y70.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X96Y70.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0/O
    SLICE_X96Y70.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     13.481ns (6.662ns logic, 6.819ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.467ns (Levels of Logic = 18)
  Clock Path Skew:      -0.072ns (0.674 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X101Y22.G1     net (fanout=3)        1.146   ftop/gbe0/rxHdr_sV<66>
    SLICE_X101Y22.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y71.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X96Y71.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0/O
    SLICE_X96Y71.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     13.467ns (6.662ns logic, 6.805ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.437ns (Levels of Logic = 18)
  Clock Path Skew:      -0.072ns (0.674 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X101Y22.G3     net (fanout=3)        1.177   ftop/gbe0/rxHdr_sV<67>
    SLICE_X101Y22.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y70.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y70.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X96Y70.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0/O
    SLICE_X96Y70.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     13.437ns (6.587ns logic, 6.850ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.423ns (Levels of Logic = 18)
  Clock Path Skew:      -0.072ns (0.674 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X101Y22.G3     net (fanout=3)        1.177   ftop/gbe0/rxHdr_sV<67>
    SLICE_X101Y22.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y71.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X96Y71.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0/O
    SLICE_X96Y71.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     13.423ns (6.587ns logic, 6.836ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.411ns (Levels of Logic = 18)
  Clock Path Skew:      -0.072ns (0.674 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X101Y22.G1     net (fanout=3)        1.146   ftop/gbe0/rxHdr_sV<66>
    SLICE_X101Y22.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X97Y71.G2      net (fanout=69)       1.711   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X97Y71.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X97Y71.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X97Y71.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     13.411ns (6.553ns logic, 6.858ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.368ns (Levels of Logic = 18)
  Clock Path Skew:      -0.111ns (0.635 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X101Y22.G1     net (fanout=3)        1.146   ftop/gbe0/rxHdr_sV<66>
    SLICE_X101Y22.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y64.G1      net (fanout=69)       1.546   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y64.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<43>_SW0
    SLICE_X96Y64.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<43>_SW0/O
    SLICE_X96Y64.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.368ns (6.662ns logic, 6.706ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.369ns (Levels of Logic = 18)
  Clock Path Skew:      -0.089ns (0.674 - 0.763)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y33.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X101Y22.F3     net (fanout=3)        1.092   ftop/gbe0/rxHdr_sV<65>
    SLICE_X101Y22.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y70.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y70.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X96Y70.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0/O
    SLICE_X96Y70.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     13.369ns (6.604ns logic, 6.765ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.355ns (Levels of Logic = 18)
  Clock Path Skew:      -0.089ns (0.674 - 0.763)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y33.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X101Y22.F3     net (fanout=3)        1.092   ftop/gbe0/rxHdr_sV<65>
    SLICE_X101Y22.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y71.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X96Y71.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0/O
    SLICE_X96Y71.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     13.355ns (6.604ns logic, 6.751ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.367ns (Levels of Logic = 18)
  Clock Path Skew:      -0.072ns (0.674 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X101Y22.G3     net (fanout=3)        1.177   ftop/gbe0/rxHdr_sV<67>
    SLICE_X101Y22.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X97Y71.G2      net (fanout=69)       1.711   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X97Y71.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X97Y71.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X97Y71.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     13.367ns (6.478ns logic, 6.889ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.324ns (Levels of Logic = 18)
  Clock Path Skew:      -0.111ns (0.635 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X101Y22.G3     net (fanout=3)        1.177   ftop/gbe0/rxHdr_sV<67>
    SLICE_X101Y22.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y64.G1      net (fanout=69)       1.546   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y64.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<43>_SW0
    SLICE_X96Y64.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<43>_SW0/O
    SLICE_X96Y64.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.324ns (6.587ns logic, 6.737ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.336ns (Levels of Logic = 17)
  Clock Path Skew:      -0.081ns (0.666 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X101Y23.G4     net (fanout=3)        1.486   ftop/gbe0/rxHdr_sV<70>
    SLICE_X101Y23.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y69.G4      net (fanout=69)       1.318   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y69.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X96Y69.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0/O
    SLICE_X96Y69.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     13.336ns (6.532ns logic, 6.804ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.312ns (Levels of Logic = 17)
  Clock Path Skew:      -0.089ns (0.674 - 0.763)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_69 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y32.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_69
    SLICE_X101Y23.F2     net (fanout=3)        1.165   ftop/gbe0/rxHdr_sV<69>
    SLICE_X101Y23.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y70.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y70.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X96Y70.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0/O
    SLICE_X96Y70.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     13.312ns (6.474ns logic, 6.838ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.193ns (Levels of Logic = 17)
  Clock Path Skew:      -0.200ns (0.547 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y30.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X101Y23.G4     net (fanout=3)        1.486   ftop/gbe0/rxHdr_sV<70>
    SLICE_X101Y23.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X97Y73.G2      net (fanout=69)       1.283   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X97Y73.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<32>_SW0
    SLICE_X97Y73.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<32>_SW0/O
    SLICE_X97Y73.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     13.193ns (6.423ns logic, 6.770ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.299ns (Levels of Logic = 18)
  Clock Path Skew:      -0.089ns (0.674 - 0.763)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y33.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X101Y22.F3     net (fanout=3)        1.092   ftop/gbe0/rxHdr_sV<65>
    SLICE_X101Y22.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X101Y23.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X97Y71.G2      net (fanout=69)       1.711   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X97Y71.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X97Y71.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X97Y71.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     13.299ns (6.495ns logic, 6.804ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.298ns (Levels of Logic = 17)
  Clock Path Skew:      -0.089ns (0.674 - 0.763)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_69 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y32.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_69
    SLICE_X101Y23.F2     net (fanout=3)        1.165   ftop/gbe0/rxHdr_sV<69>
    SLICE_X101Y23.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X101Y24.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X101Y25.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X101Y26.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X101Y27.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X101Y28.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X101Y29.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X101Y30.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X101Y31.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X101Y32.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X101Y33.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.G1     net (fanout=3)        1.434   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X101Y45.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X101Y45.F1     net (fanout=3)        0.594   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X101Y45.X      Tilo                  0.562   ftop/gbe0/N90
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X96Y60.G1      net (fanout=2)        1.340   ftop/gbe0/N90
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X92Y66.G4      net (fanout=7)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X92Y66.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y71.G3      net (fanout=69)       1.659   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X96Y71.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0/O
    SLICE_X96Y71.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     13.298ns (6.474ns logic, 6.824ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.258ns (Levels of Logic = 0)
  Clock Path Skew:      6.338ns (7.107 - 0.769)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y136.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X106Y175.BX    net (fanout=1)        1.006   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X106Y175.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (1.252ns logic, 1.006ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.945ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.411ns (Levels of Logic = 0)
  Clock Path Skew:      6.356ns (7.087 - 0.731)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y123.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X109Y172.BY    net (fanout=1)        1.139   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X109Y172.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.272ns logic, 1.139ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.380ns (Levels of Logic = 0)
  Clock Path Skew:      6.305ns (7.104 - 0.799)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y147.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X111Y175.BX    net (fanout=1)        1.168   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X111Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.212ns logic, 1.168ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.405ns (Levels of Logic = 0)
  Clock Path Skew:      6.311ns (7.101 - 0.790)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y146.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X110Y177.BY    net (fanout=1)        1.118   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X110Y177.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (1.287ns logic, 1.118ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 0)
  Clock Path Skew:      6.375ns (7.106 - 0.731)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y122.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X110Y172.BY    net (fanout=1)        1.188   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X110Y172.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (1.287ns logic, 1.188ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.442ns (Levels of Logic = 0)
  Clock Path Skew:      6.296ns (7.101 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y142.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X110Y177.BX    net (fanout=1)        1.190   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X110Y177.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (1.252ns logic, 1.190ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 0)
  Clock Path Skew:      6.300ns (7.106 - 0.806)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y128.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X110Y172.BX    net (fanout=1)        1.357   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X110Y172.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.252ns logic, 1.357ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 0)
  Clock Path Skew:      6.279ns (7.087 - 0.808)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y139.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X109Y172.BX    net (fanout=1)        1.437   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X109Y172.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (1.212ns logic, 1.437ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      6.349ns (7.107 - 0.758)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y126.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X106Y175.BY    net (fanout=1)        1.432   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X106Y175.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (1.287ns logic, 1.432ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 0)
  Clock Path Skew:      6.350ns (7.104 - 0.754)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y122.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X111Y175.BY    net (fanout=1)        1.642   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X111Y175.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (1.272ns logic, 1.642ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[39].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.213ns (0.619 - 0.406)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[39].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y69.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<39>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[39].U_DQ
    SLICE_X112Y69.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<39>
    SLICE_X112Y69.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[38].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.213ns (0.619 - 0.406)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[38].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y69.YQ     Tcko                  0.419   U_ila_pro_0/U0/iDATA<39>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[38].U_DQ
    SLICE_X112Y69.BY     net (fanout=1)        0.313   U_ila_pro_0/U0/iDATA<38>
    SLICE_X112Y69.CLK    Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.505 - 0.416)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y79.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<15>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ
    SLICE_X112Y79.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<15>
    SLICE_X112Y79.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[47].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.484 - 0.421)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[47].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y68.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<47>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[47].U_DQ
    SLICE_X108Y68.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<47>
    SLICE_X108Y68.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<47>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.148 - 0.126)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y71.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<19>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ
    SLICE_X112Y71.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<19>
    SLICE_X112Y71.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<19>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.505 - 0.416)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y79.YQ     Tcko                  0.419   U_ila_pro_0/U0/iDATA<15>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ
    SLICE_X112Y79.BY     net (fanout=1)        0.313   U_ila_pro_0/U0/iDATA<14>
    SLICE_X112Y79.CLK    Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[37].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.102 - 0.087)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[37].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y39.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<37>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[37].U_DQ
    SLICE_X108Y38.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<37>
    SLICE_X108Y38.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<37>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.095 - 0.081)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y36.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<31>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ
    SLICE_X108Y36.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<31>
    SLICE_X108Y36.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.077 - 0.066)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y39.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<23>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ
    SLICE_X112Y38.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<23>
    SLICE_X112Y38.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<23>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.439 - 0.418)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y51.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<1>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ
    SLICE_X108Y51.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<1>
    SLICE_X108Y51.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1/SR
  Location pin: SLICE_X94Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1/SR
  Location pin: SLICE_X94Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_0/SR
  Location pin: SLICE_X94Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_0/SR
  Location pin: SLICE_X94Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X96Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X96Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X100Y131.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X100Y131.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr_2/SR
  Location pin: SLICE_X100Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr_2/SR
  Location pin: SLICE_X100Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X100Y68.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X100Y68.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X100Y68.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X100Y68.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X96Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X96Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/SR
  Location pin: SLICE_X110Y108.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/SR
  Location pin: SLICE_X110Y108.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/SR
  Location pin: SLICE_X110Y108.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/SR
  Location pin: SLICE_X110Y108.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.230ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.693 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y97.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X99Y132.F3     net (fanout=5)        2.023   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X99Y134.F1     net (fanout=1)        0.392   ftop/gbe0/gmac/N20
    SLICE_X99Y134.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y140.G4    net (fanout=14)       0.905   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y140.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X104Y141.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X104Y141.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X99Y140.CE     net (fanout=1)        0.756   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X99Y140.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.991ns logic, 4.132ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.552 - 0.597)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X95Y152.G1     net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X95Y152.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X95Y148.G3     net (fanout=34)       0.299   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/gmac/N421
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y165.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y165.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (3.075ns logic, 4.093ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.552 - 0.597)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X95Y152.G1     net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X95Y152.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X95Y148.G3     net (fanout=34)       0.299   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/gmac/N421
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y165.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y165.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (3.075ns logic, 4.093ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.091ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (0.695 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y97.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X95Y152.G3     net (fanout=5)        3.188   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X95Y152.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X95Y148.G3     net (fanout=34)       0.299   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/gmac/N421
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y165.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y165.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (1.772ns logic, 5.319ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.091ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (0.695 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y97.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X95Y152.G3     net (fanout=5)        3.188   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X95Y152.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X95Y148.G3     net (fanout=34)       0.299   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/gmac/N421
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y165.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y165.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (1.772ns logic, 5.319ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.105ns (Levels of Logic = 5)
  Clock Path Skew:      -0.081ns (0.684 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X98Y116.G1     net (fanout=4)        1.002   ftop/gbe0/gmac/N31
    SLICE_X98Y116.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y106.G3     net (fanout=9)        0.581   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y106.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y82.BY     net (fanout=1)        1.820   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y82.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.105ns (2.900ns logic, 4.205ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.104ns (Levels of Logic = 5)
  Clock Path Skew:      -0.081ns (0.684 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X98Y116.G1     net (fanout=4)        1.002   ftop/gbe0/gmac/N31
    SLICE_X98Y116.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y106.G3     net (fanout=9)        0.581   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y106.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y82.BY     net (fanout=1)        1.820   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y82.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.104ns (2.899ns logic, 4.205ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.552 - 0.607)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.F2     net (fanout=3)        0.423   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X95Y152.G1     net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X95Y152.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X95Y148.G3     net (fanout=34)       0.299   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/gmac/N421
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y165.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y165.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (3.075ns logic, 4.010ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.552 - 0.607)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.F2     net (fanout=3)        0.423   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X95Y152.G1     net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X95Y152.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X95Y148.G3     net (fanout=34)       0.299   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/gmac/N421
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y165.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y165.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (3.075ns logic, 4.010ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.674 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X99Y130.G2     net (fanout=4)        0.385   ftop/gbe0/gmac/N31
    SLICE_X99Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y79.SR     net (fanout=17)       3.195   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y79.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.033ns (2.651ns logic, 4.382ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.684 - 0.775)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.F2     net (fanout=3)        0.423   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X98Y116.G1     net (fanout=4)        1.002   ftop/gbe0/gmac/N31
    SLICE_X98Y116.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y106.G3     net (fanout=9)        0.581   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y106.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y82.BY     net (fanout=1)        1.820   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y82.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (2.900ns logic, 4.122ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.684 - 0.775)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.F2     net (fanout=3)        0.423   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X98Y116.G1     net (fanout=4)        1.002   ftop/gbe0/gmac/N31
    SLICE_X98Y116.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y106.G3     net (fanout=9)        0.581   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y106.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y82.BY     net (fanout=1)        1.820   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y82.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (2.899ns logic, 4.122ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.672 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X99Y130.G2     net (fanout=4)        0.385   ftop/gbe0/gmac/N31
    SLICE_X99Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y80.SR     net (fanout=17)       3.181   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y80.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (2.651ns logic, 4.368ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.695 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X99Y130.G2     net (fanout=4)        0.385   ftop/gbe0/gmac/N31
    SLICE_X99Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y78.SR     net (fanout=17)       3.191   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y78.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.029ns (2.651ns logic, 4.378ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.695 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X99Y130.G2     net (fanout=4)        0.385   ftop/gbe0/gmac/N31
    SLICE_X99Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y79.SR     net (fanout=17)       3.191   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y79.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.029ns (2.651ns logic, 4.378ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.931ns (Levels of Logic = 10)
  Clock Path Skew:      -0.167ns (0.491 - 0.658)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_28 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y163.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    SLICE_X93Y157.G4     net (fanout=7)        1.326   ftop/gbe0/gmac/rxRS_crc/rRemainder<28>
    SLICE_X93Y157.COUT   Topcyg                1.009   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X93Y158.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X93Y158.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X93Y159.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X93Y159.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X93Y160.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X93Y160.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X93Y161.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X93Y161.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X93Y162.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X93Y162.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X93Y163.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X93Y163.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X93Y164.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X93Y164.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X94Y131.F4     net (fanout=1)        1.408   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X94Y131.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X96Y105.BY     net (fanout=1)        1.156   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X96Y105.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (3.041ns logic, 3.890ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.930ns (Levels of Logic = 10)
  Clock Path Skew:      -0.167ns (0.491 - 0.658)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_28 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y163.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    SLICE_X93Y157.G4     net (fanout=7)        1.326   ftop/gbe0/gmac/rxRS_crc/rRemainder<28>
    SLICE_X93Y157.COUT   Topcyg                1.009   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X93Y158.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X93Y158.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X93Y159.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X93Y159.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X93Y160.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X93Y160.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X93Y161.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X93Y161.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X93Y162.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X93Y162.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X93Y163.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X93Y163.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X93Y164.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X93Y164.COUT   Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X94Y131.F4     net (fanout=1)        1.408   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X94Y131.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X96Y105.BY     net (fanout=1)        1.156   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X96Y105.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.930ns (3.040ns logic, 3.890ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.695 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X98Y116.G1     net (fanout=4)        1.002   ftop/gbe0/gmac/N31
    SLICE_X98Y116.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y102.G3     net (fanout=9)        0.594   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y102.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X102Y79.BY     net (fanout=1)        1.711   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X102Y79.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (2.900ns logic, 4.109ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.008ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.695 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y135.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X98Y132.F1     net (fanout=3)        0.506   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X98Y116.G1     net (fanout=4)        1.002   ftop/gbe0/gmac/N31
    SLICE_X98Y116.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y102.G3     net (fanout=9)        0.594   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y102.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X102Y79.BY     net (fanout=1)        1.711   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X102Y79.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.008ns (2.899ns logic, 4.109ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.101ns (0.674 - 0.775)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.F2     net (fanout=3)        0.423   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y132.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.F4     net (fanout=1)        0.296   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X99Y130.G2     net (fanout=4)        0.385   ftop/gbe0/gmac/N31
    SLICE_X99Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y79.SR     net (fanout=17)       3.195   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y79.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (2.651ns logic, 4.299ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.326 - 0.300)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y160.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X91Y158.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X91Y158.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.026 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y96.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X102Y96.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X102Y96.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.053 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y107.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X99Y107.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X99Y107.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.060 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X91Y161.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X91Y161.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.060 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y163.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X90Y161.BX     net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X90Y161.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.498ns logic, 0.295ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.326 - 0.287)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y158.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X90Y158.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X90Y158.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y161.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X94Y161.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X94Y161.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y161.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X88Y161.BX     net (fanout=2)        0.317   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X88Y161.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.498ns logic, 0.317ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.019 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y117.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X98Y114.BY     net (fanout=1)        0.282   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X98Y114.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.556ns logic, 0.282ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.047 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y158.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X90Y159.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X90Y159.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.024 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y94.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X101Y95.BX     net (fanout=4)        0.381   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X101Y95.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.458ns logic, 0.381ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y94.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X103Y94.BX     net (fanout=6)        0.359   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X103Y94.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.478ns logic, 0.359ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.057 - 0.048)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y104.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X98Y105.BX     net (fanout=2)        0.354   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X98Y105.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.519ns logic, 0.354ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.026 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y96.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X102Y96.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X102Y96.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.060 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y163.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X90Y161.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X90Y161.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.309 - 0.255)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y134.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X95Y131.BX     net (fanout=2)        0.469   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X95Y131.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.458ns logic, 0.469ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/rxRS_rxPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y161.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    SLICE_X94Y161.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<0>
    SLICE_X94Y161.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y161.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X88Y161.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X88Y161.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.352 - 0.307)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y161.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X92Y160.BX     net (fanout=2)        0.424   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X92Y160.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.519ns logic, 0.424ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.326 - 0.300)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y160.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X91Y158.BY     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X91Y158.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.599ns logic, 0.325ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y74.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y74.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y74.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y74.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y96.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y96.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y96.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y96.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X102Y88.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X102Y88.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X102Y88.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X102Y88.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y95.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y95.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y95.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y95.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y93.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y93.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X100Y94.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X100Y94.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585579 paths analyzed, 41377 endpoints analyzed, 940 failing endpoints
 940 timing errors detected. (940 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.927ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.704ns (Levels of Logic = 16)
  Clock Path Skew:      -0.223ns (0.487 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y149.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y148.G1     net (fanout=8)        1.791   ftop/cp/cpReq<25>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.704ns (7.469ns logic, 10.235ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.535ns (Levels of Logic = 16)
  Clock Path Skew:      -0.223ns (0.487 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y149.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y148.G1     net (fanout=8)        1.791   ftop/cp/cpReq<25>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y152.F1     net (fanout=11)       1.360   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y152.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X60Y141.G4     net (fanout=1)        1.081   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X60Y141.COUT   Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.535ns (7.503ns logic, 10.032ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.290ns (Levels of Logic = 16)
  Clock Path Skew:      -0.286ns (0.487 - 0.773)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y145.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y146.G2     net (fanout=10)       0.868   ftop/cp/cpReq<22>
    SLICE_X68Y146.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X67Y147.F1     net (fanout=3)        0.377   ftop/cp/wn__h36490<2>
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.290ns (7.626ns logic, 9.664ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.337ns (Levels of Logic = 16)
  Clock Path Skew:      -0.223ns (0.487 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y149.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y148.G1     net (fanout=8)        1.791   ftop/cp/cpReq<25>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X68Y150.G2     net (fanout=7)        0.639   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X68Y150.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X64Y144.F2     net (fanout=7)        0.640   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X64Y144.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X60Y141.F4     net (fanout=4)        0.994   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.337ns (7.563ns logic, 9.774ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.314ns (Levels of Logic = 16)
  Clock Path Skew:      -0.236ns (0.487 - 0.723)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y148.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X75Y148.G4     net (fanout=10)       1.372   ftop/cp/cpReq<24>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.314ns (7.498ns logic, 9.816ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.248ns (Levels of Logic = 16)
  Clock Path Skew:      -0.218ns (0.487 - 0.705)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y152.YQ     Tcko                  0.524   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X67Y152.F2     net (fanout=1)        0.384   ftop/cp/cpReq_36_1
    SLICE_X67Y152.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y147.F4     net (fanout=14)       0.945   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.248ns (7.500ns logic, 9.748ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.191ns (Levels of Logic = 16)
  Clock Path Skew:      -0.263ns (0.487 - 0.750)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y147.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X68Y146.G4     net (fanout=11)       0.844   ftop/cp/cpReq<21>
    SLICE_X68Y146.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X67Y147.F1     net (fanout=3)        0.377   ftop/cp/wn__h36490<2>
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.191ns (7.551ns logic, 9.640ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.121ns (Levels of Logic = 16)
  Clock Path Skew:      -0.286ns (0.487 - 0.773)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y145.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y146.G2     net (fanout=10)       0.868   ftop/cp/cpReq<22>
    SLICE_X68Y146.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X67Y147.F1     net (fanout=3)        0.377   ftop/cp/wn__h36490<2>
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y152.F1     net (fanout=11)       1.360   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y152.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X60Y141.G4     net (fanout=1)        1.081   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X60Y141.COUT   Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.121ns (7.660ns logic, 9.461ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.182ns (Levels of Logic = 16)
  Clock Path Skew:      -0.218ns (0.487 - 0.705)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y153.YQ     Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X67Y152.F3     net (fanout=1)        0.318   ftop/cp/cpReq_37_1
    SLICE_X67Y152.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y147.F4     net (fanout=14)       0.945   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.182ns (7.500ns logic, 9.682ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.145ns (Levels of Logic = 16)
  Clock Path Skew:      -0.236ns (0.487 - 0.723)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y148.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X75Y148.G4     net (fanout=10)       1.372   ftop/cp/cpReq<24>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y152.F1     net (fanout=11)       1.360   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y152.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X60Y141.G4     net (fanout=1)        1.081   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X60Y141.COUT   Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.145ns (7.532ns logic, 9.613ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.078ns (Levels of Logic = 16)
  Clock Path Skew:      -0.255ns (0.455 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y149.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y148.G1     net (fanout=8)        1.791   ftop/cp/cpReq<25>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X86Y128.G4     net (fanout=40)       0.880   ftop/cp/cpRespF/d0h
    SLICE_X86Y128.Y      Tilo                  0.616   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X86Y128.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<34>_SW0/O
    SLICE_X86Y128.CLK    Tfck                  0.656   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34_rstpot
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     17.078ns (7.469ns logic, 9.609ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.096ns (Levels of Logic = 16)
  Clock Path Skew:      -0.223ns (0.487 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y149.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y148.G1     net (fanout=8)        1.791   ftop/cp/cpReq<25>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X64Y143.G4     net (fanout=7)        0.822   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X64Y143.Y      Tilo                  0.616   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X66Y142.F3     net (fanout=8)        0.570   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X66Y142.X      Tilo                  0.601   ftop/cp/N707
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>_SW0
    SLICE_X60Y141.G1     net (fanout=1)        0.646   ftop/cp/N707
    SLICE_X60Y141.COUT   Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.096ns (7.557ns logic, 9.539ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_0 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.064ns (Levels of Logic = 16)
  Clock Path Skew:      -0.255ns (0.455 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y149.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y148.G1     net (fanout=8)        1.791   ftop/cp/cpReq<25>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X86Y129.G4     net (fanout=40)       0.880   ftop/cp/cpRespF/d0h
    SLICE_X86Y129.Y      Tilo                  0.616   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X86Y129.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<0>_SW0/O
    SLICE_X86Y129.CLK    Tfck                  0.656   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0_rstpot
                                                       ftop/cp/cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     17.064ns (7.469ns logic, 9.595ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.079ns (Levels of Logic = 16)
  Clock Path Skew:      -0.218ns (0.487 - 0.705)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y152.YQ     Tcko                  0.524   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X67Y152.F2     net (fanout=1)        0.384   ftop/cp/cpReq_36_1
    SLICE_X67Y152.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y147.F4     net (fanout=14)       0.945   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y152.F1     net (fanout=11)       1.360   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y152.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X60Y141.G4     net (fanout=1)        1.081   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X60Y141.COUT   Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.079ns (7.534ns logic, 9.545ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.022ns (Levels of Logic = 16)
  Clock Path Skew:      -0.263ns (0.487 - 0.750)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y147.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X68Y146.G4     net (fanout=11)       0.844   ftop/cp/cpReq<21>
    SLICE_X68Y146.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X67Y147.F1     net (fanout=3)        0.377   ftop/cp/wn__h36490<2>
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y152.F1     net (fanout=11)       1.360   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y152.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X60Y141.G4     net (fanout=1)        1.081   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X60Y141.COUT   Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.022ns (7.585ns logic, 9.437ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.045ns (Levels of Logic = 16)
  Clock Path Skew:      -0.236ns (0.487 - 0.723)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y148.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y147.G1     net (fanout=10)       0.797   ftop/cp/cpReq<24>
    SLICE_X67Y147.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X67Y147.F2     net (fanout=3)        0.330   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.045ns (7.499ns logic, 9.546ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_9 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.066ns (Levels of Logic = 16)
  Clock Path Skew:      -0.191ns (0.519 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y149.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y148.G1     net (fanout=8)        1.791   ftop/cp/cpReq<25>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y130.F3     net (fanout=40)       0.624   ftop/cp/cpRespF/d0h
    SLICE_X82Y130.X      Tilo                  0.601   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/data0_reg_or0000<9>_SW0
    SLICE_X82Y128.F2     net (fanout=1)        0.294   ftop/cp/cpRespF/N01
    SLICE_X82Y128.CLK    Tfck                  0.656   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/data0_reg_9_rstpot
                                                       ftop/cp/cpRespF/data0_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     17.066ns (7.454ns logic, 9.612ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.072ns (Levels of Logic = 16)
  Clock Path Skew:      -0.169ns (0.541 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y149.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y148.G1     net (fanout=8)        1.791   ftop/cp/cpReq<25>
    SLICE_X75Y148.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X65Y148.G1     net (fanout=2)        0.808   ftop/cp/N679
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y131.G1     net (fanout=40)       0.888   ftop/cp/cpRespF/d0h
    SLICE_X80Y131.Y      Tilo                  0.616   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_or0000<4>_SW0
    SLICE_X80Y131.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<4>_SW0/O
    SLICE_X80Y131.CLK    Tfck                  0.656   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_4_rstpot
                                                       ftop/cp/cpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     17.072ns (7.469ns logic, 9.603ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.013ns (Levels of Logic = 16)
  Clock Path Skew:      -0.218ns (0.487 - 0.705)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y153.YQ     Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X67Y152.F3     net (fanout=1)        0.318   ftop/cp/cpReq_37_1
    SLICE_X67Y152.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y147.F4     net (fanout=14)       0.945   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y147.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X65Y148.F4     net (fanout=7)        0.873   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y152.F1     net (fanout=11)       1.360   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y152.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X60Y141.G4     net (fanout=1)        1.081   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X60Y141.COUT   Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.013ns (7.534ns logic, 9.479ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.939ns (Levels of Logic = 16)
  Clock Path Skew:      -0.286ns (0.487 - 0.773)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y145.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y147.G2     net (fanout=10)       0.868   ftop/cp/cpReq<22>
    SLICE_X68Y147.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X65Y148.G3     net (fanout=5)        0.810   ftop/cp/wn__h36490<3>
    SLICE_X65Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X65Y148.F3     net (fanout=7)        0.090   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X65Y148.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y157.G2     net (fanout=11)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y157.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y141.F3     net (fanout=10)       1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y141.COUT   Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X60Y142.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X60Y143.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X60Y144.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X60Y145.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X60Y146.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X60Y147.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X60Y148.COUT   Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X74Y136.G3     net (fanout=12)       1.683   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X82Y130.G3     net (fanout=7)        1.678   ftop/cp/cpRespF_ENQ
    SLICE_X82Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y130.G1     net (fanout=40)       0.964   ftop/cp/cpRespF/d0h
    SLICE_X84Y130.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X84Y130.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X84Y130.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     16.939ns (7.625ns logic, 9.314ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_24 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.200ns (0.858 - 0.658)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_24 to ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y134.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<25>
                                                       ftop/cp/wci_reqF_4_q_0_24
    SLICE_X42Y137.BY     net (fanout=2)        0.364   ftop/cp_wci_Vm_10_MData<24>
    SLICE_X42Y137.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.289ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_24 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.200ns (0.858 - 0.658)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_24 to ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y134.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<25>
                                                       ftop/cp/wci_reqF_4_q_0_24
    SLICE_X42Y137.BY     net (fanout=2)        0.364   ftop/cp_wci_Vm_10_MData<24>
    SLICE_X42Y137.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.290ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_24 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (0.627 - 0.463)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_24 to ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y162.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_24
    SLICE_X46Y164.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<24>
    SLICE_X46Y164.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.289ns logic, 0.336ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_24 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (0.627 - 0.463)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_24 to ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y162.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_24
    SLICE_X46Y164.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<24>
    SLICE_X46Y164.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.290ns logic, 0.336ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.979 - 0.819)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y188.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X50Y188.BY     net (fanout=2)        0.362   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X50Y188.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.266ns logic, 0.362ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.979 - 0.819)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y188.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X50Y188.BY     net (fanout=2)        0.362   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X50Y188.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.267ns logic, 0.362ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_21 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.152ns (1.049 - 0.897)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_21 to ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y163.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_q_0_21
    SLICE_X52Y162.BY     net (fanout=2)        0.374   ftop/cp_wci_Vm_5_MData<21>
    SLICE_X52Y162.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.266ns logic, 0.374ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.529 - 0.426)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y108.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X68Y109.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X68Y109.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.607 - 0.519)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y162.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X48Y162.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X48Y162.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_21 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.152ns (1.049 - 0.897)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_21 to ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y163.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_q_0_21
    SLICE_X52Y162.BY     net (fanout=2)        0.374   ftop/cp_wci_Vm_5_MData<21>
    SLICE_X52Y162.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.267ns logic, 0.374ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.529 - 0.426)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y108.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X68Y109.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X68Y109.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.607 - 0.519)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y162.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X48Y162.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X48Y162.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.612 - 0.516)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y162.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X46Y163.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X46Y163.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.612 - 0.516)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y162.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X46Y163.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X46Y163.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_13 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.551 - 0.479)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_13 to ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y140.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_13
    SLICE_X42Y141.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<13>
    SLICE_X42Y141.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_13 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.551 - 0.479)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_13 to ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y140.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_13
    SLICE_X42Y141.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<13>
    SLICE_X42Y141.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_23 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.507 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_23 to ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y111.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_23
    SLICE_X68Y110.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<23>
    SLICE_X68Y110.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_23 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.507 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_23 to ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y111.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_23
    SLICE_X68Y110.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<23>
    SLICE_X68Y110.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_12 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.069 - 0.912)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_12 to ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y167.YQ     Tcko                  0.477   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_q_0_12
    SLICE_X52Y166.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<12>
    SLICE_X52Y166.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.347ns logic, 0.344ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_12 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.069 - 0.912)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_12 to ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y167.YQ     Tcko                  0.477   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_q_0_12
    SLICE_X52Y166.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<12>
    SLICE_X52Y166.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.348ns logic, 0.344ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_10/SR
  Location pin: SLICE_X78Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_10/SR
  Location pin: SLICE_X78Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sync/dLastState/SR
  Location pin: SLICE_X6Y107.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sync/dLastState/SR
  Location pin: SLICE_X6Y107.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_averageD/dD_OUT_0/SR
  Location pin: SLICE_X12Y103.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_averageD/dD_OUT_0/SR
  Location pin: SLICE_X12Y103.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_11/SR
  Location pin: SLICE_X4Y84.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_11/SR
  Location pin: SLICE_X4Y84.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_10/SR
  Location pin: SLICE_X4Y84.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_10/SR
  Location pin: SLICE_X4Y84.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_13/SR
  Location pin: SLICE_X2Y79.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_13/SR
  Location pin: SLICE_X2Y79.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_12/SR
  Location pin: SLICE_X2Y79.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_12/SR
  Location pin: SLICE_X2Y79.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_23/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_23/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_22/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_22/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<25>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_25/SR
  Location pin: SLICE_X6Y89.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<25>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_25/SR
  Location pin: SLICE_X6Y89.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.927ns|            0|          940|            2|      2585579|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.927ns|          N/A|          940|            0|      2585579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.230|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.764|         |    3.570|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.927|         |         |         |
sys0_clkp      |   17.927|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.927|         |         |         |
sys0_clkp      |   17.927|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2423  Score: 4960747  (Setup/Max: 4922750, Hold: 37997)

Constraints cover 2840681 paths, 0 nets, and 83715 connections

Design statistics:
   Minimum period:  17.927ns{1}   (Maximum frequency:  55.782MHz)
   Maximum path delay from/to any node:   1.593ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 28 11:04:31 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 788 MB



