0.6
2018.2
Jun 14 2018
20:41:02
D:/Projects/GitHub/computer-system/comp-organ/lab3/booth/booth.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab3/booth/booth.srcs/sim_1/imports/booth/testbench.v,1651197704,verilog,,,,testbench,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab3/booth/booth.srcs/sources_1/imports/booth/booth.v,1651939064,verilog,,D:/Projects/GitHub/computer-system/comp-organ/lab3/booth/booth.srcs/sim_1/imports/booth/testbench.v,,booth,,,,,,,,
