$date
	Mon Aug 14 22:22:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_valid_ready $end
$var wire 1 ! valid_b $end
$var wire 1 " ready_a $end
$var wire 10 # data_out [9:0] $end
$var parameter 32 $ PERIOD $end
$var reg 1 % clk $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' ready_b $end
$var reg 1 ( rst_n $end
$var reg 1 ) valid_a $end
$scope module u_valid_ready $end
$var wire 1 % clk $end
$var wire 8 * data_in [7:0] $end
$var wire 1 ' ready_b $end
$var wire 1 ( rst_n $end
$var wire 1 ) valid_a $end
$var wire 1 " ready_a $end
$var reg 10 + data_out [9:0] $end
$var reg 3 , next_state [2:0] $end
$var reg 3 - state [2:0] $end
$var reg 1 ! valid_b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 $
$end
#0
$dumpvars
b0 -
b1 ,
b0 +
b0 *
0)
0(
0'
b0 &
0%
b0 #
1"
0!
$end
#5000
1%
#10000
0%
#15000
1%
#20000
0%
1(
#25000
b1 -
1%
#25010
b10 ,
1)
b1 &
b1 *
#30000
0%
#35000
b11 ,
b10 -
b1 #
b1 +
1%
#35010
b10 &
b10 *
#40000
0%
#45000
b100 ,
b11 #
b11 +
b11 -
1%
#45010
b11 &
b11 *
#50000
0%
#55000
b101 ,
b100 -
b110 #
b110 +
1%
#55010
b100 &
b100 *
#60000
0%
#65000
0"
1!
b1010 #
b1010 +
b101 -
1%
#65010
b101 &
b101 *
#70000
0%
#75000
1%
#80000
0%
#85000
1%
#85010
b10 ,
1"
1'
#90000
0%
#95000
b11 ,
b10 -
b101 #
b101 +
0!
1%
#95010
b10 &
b10 *
#100000
0%
#105000
b100 ,
b111 #
b111 +
b11 -
1%
#105010
b11 &
b11 *
#110000
0%
#115000
b101 ,
b100 -
b1010 #
b1010 +
1%
#115010
b100 ,
0)
b100 &
b100 *
#120000
0%
#125000
1%
#125010
b101 ,
1)
b101 &
b101 *
#130000
0%
#135000
b10 ,
b101 -
b1111 #
b1111 +
1!
1%
#135010
b110 &
b110 *
#140000
0%
#145000
b11 ,
0!
b110 #
b110 +
b10 -
1%
#150000
0%
#155000
b100 ,
b11 -
b1100 #
b1100 +
1%
#160000
0%
#165000
b101 ,
b10010 #
b10010 +
b100 -
1%
#165010
0'
