# system info processador on 2018.08.08.12:34:41
system_info:
name,value
DEVICE,EP4CE10F17C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1533742466
#
#
# Files generated for processador on 2018.08.08.12:34:41
files:
filepath,kind,attributes,module,is_top
processador/simulation/processador.v,VERILOG,,processador,true
processador/simulation/submodules/processador_nios2_qsys_0.sdc,SDC,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0.v,VERILOG,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_nios2_waves.do,OTHER,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_ociram_default_contents.dat,DAT,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_ociram_default_contents.hex,HEX,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_ociram_default_contents.mif,MIF,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_oci_test_bench.v,VERILOG,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_rf_ram_a.dat,DAT,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_rf_ram_a.hex,HEX,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_rf_ram_a.mif,MIF,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_rf_ram_b.dat,DAT,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_rf_ram_b.hex,HEX,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_rf_ram_b.mif,MIF,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_nios2_qsys_0_test_bench.v,VERILOG,,processador_nios2_qsys_0,false
processador/simulation/submodules/processador_onchip_memory2_0.v,VERILOG,,processador_onchip_memory2_0,false
processador/simulation/submodules/processador_leds.v,VERILOG,,processador_leds,false
processador/simulation/submodules/processador_botao.v,VERILOG,,processador_botao,false
processador/simulation/submodules/processador_jtag_uart_0.v,VERILOG,,processador_jtag_uart_0,false
processador/simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
processador/simulation/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv,SYSTEM_VERILOG,,processador_nios2_qsys_0_custom_instruction_master_comb_xconnect,false
processador/simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
processador/simulation/submodules/processador_mm_interconnect_0.v,VERILOG,,processador_mm_interconnect_0,false
processador/simulation/submodules/processador_irq_mapper.sv,SYSTEM_VERILOG,,processador_irq_mapper,false
processador/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
processador/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
processador/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
processador/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
processador/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
processador/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
processador/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
processador/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
processador/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
processador/simulation/submodules/processador_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_addr_router,false
processador/simulation/submodules/processador_mm_interconnect_0_addr_router_001.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_addr_router_001,false
processador/simulation/submodules/processador_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_id_router,false
processador/simulation/submodules/processador_mm_interconnect_0_id_router_003.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_id_router_003,false
processador/simulation/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_cmd_xbar_demux,false
processador/simulation/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_cmd_xbar_demux_001,false
processador/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_cmd_xbar_mux,false
processador/simulation/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_cmd_xbar_mux,false
processador/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_cmd_xbar_mux_003,false
processador/simulation/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_cmd_xbar_mux_003,false
processador/simulation/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_rsp_xbar_demux,false
processador/simulation/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_rsp_xbar_demux_003,false
processador/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_rsp_xbar_mux,false
processador/simulation/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_rsp_xbar_mux,false
processador/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_rsp_xbar_mux_001,false
processador/simulation/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,processador_mm_interconnect_0_rsp_xbar_mux_001,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
processador.nios2_qsys_0,processador_nios2_qsys_0
processador.onchip_memory2_0,processador_onchip_memory2_0
processador.leds,processador_leds
processador.botao,processador_botao
processador.jtag_uart_0,processador_jtag_uart_0
processador.memoria_vga_0,MSF
processador.nios2_qsys_0_custom_instruction_master_translator,altera_customins_master_translator
processador.nios2_qsys_0_custom_instruction_master_comb_xconnect,processador_nios2_qsys_0_custom_instruction_master_comb_xconnect
processador.nios2_qsys_0_custom_instruction_master_comb_slave_translator0,altera_customins_slave_translator
processador.mm_interconnect_0,processador_mm_interconnect_0
processador.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
processador.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
processador.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
processador.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
processador.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
processador.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
processador.mm_interconnect_0.botao_s1_translator,altera_merlin_slave_translator
processador.mm_interconnect_0.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
processador.mm_interconnect_0.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
processador.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processador.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processador.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processador.mm_interconnect_0.leds_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processador.mm_interconnect_0.botao_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processador.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processador.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processador.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processador.mm_interconnect_0.leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processador.mm_interconnect_0.botao_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processador.mm_interconnect_0.addr_router,processador_mm_interconnect_0_addr_router
processador.mm_interconnect_0.addr_router_001,processador_mm_interconnect_0_addr_router_001
processador.mm_interconnect_0.id_router,processador_mm_interconnect_0_id_router
processador.mm_interconnect_0.id_router_001,processador_mm_interconnect_0_id_router
processador.mm_interconnect_0.id_router_002,processador_mm_interconnect_0_id_router
processador.mm_interconnect_0.id_router_003,processador_mm_interconnect_0_id_router_003
processador.mm_interconnect_0.id_router_004,processador_mm_interconnect_0_id_router_003
processador.mm_interconnect_0.cmd_xbar_demux,processador_mm_interconnect_0_cmd_xbar_demux
processador.mm_interconnect_0.cmd_xbar_demux_001,processador_mm_interconnect_0_cmd_xbar_demux_001
processador.mm_interconnect_0.cmd_xbar_mux,processador_mm_interconnect_0_cmd_xbar_mux
processador.mm_interconnect_0.cmd_xbar_mux_001,processador_mm_interconnect_0_cmd_xbar_mux
processador.mm_interconnect_0.cmd_xbar_mux_002,processador_mm_interconnect_0_cmd_xbar_mux
processador.mm_interconnect_0.cmd_xbar_mux_003,processador_mm_interconnect_0_cmd_xbar_mux_003
processador.mm_interconnect_0.cmd_xbar_mux_004,processador_mm_interconnect_0_cmd_xbar_mux_003
processador.mm_interconnect_0.rsp_xbar_demux,processador_mm_interconnect_0_rsp_xbar_demux
processador.mm_interconnect_0.rsp_xbar_demux_001,processador_mm_interconnect_0_rsp_xbar_demux
processador.mm_interconnect_0.rsp_xbar_demux_002,processador_mm_interconnect_0_rsp_xbar_demux
processador.mm_interconnect_0.rsp_xbar_demux_003,processador_mm_interconnect_0_rsp_xbar_demux_003
processador.mm_interconnect_0.rsp_xbar_demux_004,processador_mm_interconnect_0_rsp_xbar_demux_003
processador.mm_interconnect_0.rsp_xbar_mux,processador_mm_interconnect_0_rsp_xbar_mux
processador.mm_interconnect_0.rsp_xbar_mux_001,processador_mm_interconnect_0_rsp_xbar_mux_001
processador.irq_mapper,processador_irq_mapper
processador.rst_controller,altera_reset_controller
processador.rst_controller_001,altera_reset_controller
