#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a5744e5b70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001a5745583a0_0 .net "PC", 31 0, v000001a57454d790_0;  1 drivers
v000001a574557a40_0 .var "clk", 0 0;
v000001a574557fe0_0 .net "clkout", 0 0, L_000001a5744dd8a0;  1 drivers
v000001a574557540_0 .net "cycles_consumed", 31 0, v000001a5745548c0_0;  1 drivers
v000001a5745584e0_0 .net "regs0", 31 0, L_000001a5744dd210;  1 drivers
v000001a5745579a0_0 .net "regs1", 31 0, L_000001a5744dd980;  1 drivers
v000001a574557e00_0 .net "regs2", 31 0, L_000001a5744dcf00;  1 drivers
v000001a574558300_0 .net "regs3", 31 0, L_000001a5744dd360;  1 drivers
v000001a574557680_0 .net "regs4", 31 0, L_000001a5744dcf70;  1 drivers
v000001a574557d60_0 .net "regs5", 31 0, L_000001a5744dd750;  1 drivers
v000001a574557ae0_0 .var "rst", 0 0;
S_000001a574462440 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001a5744e5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001a5744e8d30 .param/l "RType" 0 4 2, C4<000000>;
P_000001a5744e8d68 .param/l "add" 0 4 5, C4<100000>;
P_000001a5744e8da0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a5744e8dd8 .param/l "addu" 0 4 5, C4<100001>;
P_000001a5744e8e10 .param/l "and_" 0 4 5, C4<100100>;
P_000001a5744e8e48 .param/l "andi" 0 4 8, C4<001100>;
P_000001a5744e8e80 .param/l "beq" 0 4 10, C4<000100>;
P_000001a5744e8eb8 .param/l "bne" 0 4 10, C4<000101>;
P_000001a5744e8ef0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001a5744e8f28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a5744e8f60 .param/l "j" 0 4 12, C4<000010>;
P_000001a5744e8f98 .param/l "jal" 0 4 12, C4<000011>;
P_000001a5744e8fd0 .param/l "jr" 0 4 6, C4<001000>;
P_000001a5744e9008 .param/l "lw" 0 4 8, C4<100011>;
P_000001a5744e9040 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a5744e9078 .param/l "or_" 0 4 5, C4<100101>;
P_000001a5744e90b0 .param/l "ori" 0 4 8, C4<001101>;
P_000001a5744e90e8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a5744e9120 .param/l "sll" 0 4 6, C4<000000>;
P_000001a5744e9158 .param/l "slt" 0 4 5, C4<101010>;
P_000001a5744e9190 .param/l "slti" 0 4 8, C4<101010>;
P_000001a5744e91c8 .param/l "srl" 0 4 6, C4<000010>;
P_000001a5744e9200 .param/l "sub" 0 4 5, C4<100010>;
P_000001a5744e9238 .param/l "subu" 0 4 5, C4<100011>;
P_000001a5744e9270 .param/l "sw" 0 4 8, C4<101011>;
P_000001a5744e92a8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a5744e92e0 .param/l "xori" 0 4 8, C4<001110>;
L_000001a5744dcbf0 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dd520 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dcc60 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dd670 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dd7c0 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dd6e0 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dd830 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dcd40 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dd8a0 .functor OR 1, v000001a574557a40_0, v000001a5744cd540_0, C4<0>, C4<0>;
L_000001a5744dd910 .functor OR 1, L_000001a5745570e0, L_000001a574556fa0, C4<0>, C4<0>;
L_000001a5744dd590 .functor AND 1, L_000001a5745b0990, L_000001a5745b0a30, C4<1>, C4<1>;
L_000001a5744dd1a0 .functor NOT 1, v000001a574557ae0_0, C4<0>, C4<0>, C4<0>;
L_000001a5744dccd0 .functor OR 1, L_000001a5745b26f0, L_000001a5745b2790, C4<0>, C4<0>;
L_000001a5744dd050 .functor OR 1, L_000001a5744dccd0, L_000001a5745b1250, C4<0>, C4<0>;
L_000001a5744dda60 .functor OR 1, L_000001a5745b1750, L_000001a5745b17f0, C4<0>, C4<0>;
L_000001a5744dd280 .functor AND 1, L_000001a5745b1f70, L_000001a5744dda60, C4<1>, C4<1>;
L_000001a5744dd0c0 .functor OR 1, L_000001a5745b2150, L_000001a5745b21f0, C4<0>, C4<0>;
L_000001a5744dd2f0 .functor AND 1, L_000001a5745b20b0, L_000001a5744dd0c0, C4<1>, C4<1>;
v000001a57454d970_0 .net "ALUOp", 3 0, v000001a5744ce800_0;  1 drivers
v000001a57454c6b0_0 .net "ALUResult", 31 0, v000001a5744fd010_0;  1 drivers
v000001a57454dc90_0 .net "ALUSrc", 0 0, v000001a5744cd9a0_0;  1 drivers
v000001a57454d5b0_0 .net "ALUin2", 31 0, L_000001a5745b2010;  1 drivers
v000001a57454d8d0_0 .net "MemReadEn", 0 0, v000001a5744cd360_0;  1 drivers
v000001a57454c110_0 .net "MemWriteEn", 0 0, v000001a5744cd4a0_0;  1 drivers
v000001a57454d010_0 .net "MemtoReg", 0 0, v000001a5744ccc80_0;  1 drivers
v000001a57454c750_0 .net "PC", 31 0, v000001a57454d790_0;  alias, 1 drivers
v000001a57454d0b0_0 .net "PCPlus1", 31 0, L_000001a5745568c0;  1 drivers
v000001a57454ccf0_0 .net "PCsrc", 1 0, v000001a5744fc890_0;  1 drivers
v000001a57454d150_0 .net "RegDst", 0 0, v000001a5744ce8a0_0;  1 drivers
v000001a57454c7f0_0 .net "RegWriteEn", 0 0, v000001a5744cce60_0;  1 drivers
v000001a57454dab0_0 .net "WriteRegister", 4 0, L_000001a5745b11b0;  1 drivers
v000001a57454d290_0 .net *"_ivl_0", 0 0, L_000001a5744dcbf0;  1 drivers
L_000001a5745588d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a57454c070_0 .net/2u *"_ivl_10", 4 0, L_000001a5745588d0;  1 drivers
L_000001a574558cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a57454c890_0 .net *"_ivl_101", 15 0, L_000001a574558cc0;  1 drivers
v000001a57454c1b0_0 .net *"_ivl_102", 31 0, L_000001a5745b0c10;  1 drivers
L_000001a574558d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a57454d330_0 .net *"_ivl_105", 25 0, L_000001a574558d08;  1 drivers
L_000001a574558d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a57454d830_0 .net/2u *"_ivl_106", 31 0, L_000001a574558d50;  1 drivers
v000001a57454ddd0_0 .net *"_ivl_108", 0 0, L_000001a5745b0990;  1 drivers
L_000001a574558d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001a57454c930_0 .net/2u *"_ivl_110", 5 0, L_000001a574558d98;  1 drivers
v000001a57454dbf0_0 .net *"_ivl_112", 0 0, L_000001a5745b0a30;  1 drivers
v000001a57454d6f0_0 .net *"_ivl_115", 0 0, L_000001a5744dd590;  1 drivers
v000001a57454de70_0 .net *"_ivl_116", 47 0, L_000001a5745b0d50;  1 drivers
L_000001a574558de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a57454df10_0 .net *"_ivl_119", 15 0, L_000001a574558de0;  1 drivers
L_000001a574558918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a57454da10_0 .net/2u *"_ivl_12", 5 0, L_000001a574558918;  1 drivers
v000001a57454c250_0 .net *"_ivl_120", 47 0, L_000001a5745b0df0;  1 drivers
L_000001a574558e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a57454c430_0 .net *"_ivl_123", 15 0, L_000001a574558e28;  1 drivers
v000001a57454c2f0_0 .net *"_ivl_125", 0 0, L_000001a5745b0e90;  1 drivers
v000001a57454c4d0_0 .net *"_ivl_126", 31 0, L_000001a5745b0cb0;  1 drivers
v000001a57454c570_0 .net *"_ivl_128", 47 0, L_000001a5745b1890;  1 drivers
v000001a57454c610_0 .net *"_ivl_130", 47 0, L_000001a5745b1070;  1 drivers
v000001a57454cd90_0 .net *"_ivl_132", 47 0, L_000001a5745b1570;  1 drivers
v000001a57454d3d0_0 .net *"_ivl_134", 47 0, L_000001a5745b1c50;  1 drivers
L_000001a574558e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a57454c9d0_0 .net/2u *"_ivl_138", 1 0, L_000001a574558e70;  1 drivers
v000001a57454ca70_0 .net *"_ivl_14", 0 0, L_000001a574556aa0;  1 drivers
v000001a57454cb10_0 .net *"_ivl_140", 0 0, L_000001a5745b0f30;  1 drivers
L_000001a574558eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a57454cbb0_0 .net/2u *"_ivl_142", 1 0, L_000001a574558eb8;  1 drivers
v000001a57454d510_0 .net *"_ivl_144", 0 0, L_000001a5745b1b10;  1 drivers
L_000001a574558f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a57454cc50_0 .net/2u *"_ivl_146", 1 0, L_000001a574558f00;  1 drivers
v000001a57454ce30_0 .net *"_ivl_148", 0 0, L_000001a5745b1610;  1 drivers
L_000001a574558f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001a57454ced0_0 .net/2u *"_ivl_150", 31 0, L_000001a574558f48;  1 drivers
L_000001a574558f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001a57454cf70_0 .net/2u *"_ivl_152", 31 0, L_000001a574558f90;  1 drivers
v000001a574552bd0_0 .net *"_ivl_154", 31 0, L_000001a5745b0fd0;  1 drivers
v000001a5745538f0_0 .net *"_ivl_156", 31 0, L_000001a5745b1ed0;  1 drivers
L_000001a574558960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001a5745528b0_0 .net/2u *"_ivl_16", 4 0, L_000001a574558960;  1 drivers
v000001a574552c70_0 .net *"_ivl_160", 0 0, L_000001a5744dd1a0;  1 drivers
L_000001a574559020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a5745533f0_0 .net/2u *"_ivl_162", 31 0, L_000001a574559020;  1 drivers
L_000001a5745590f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001a574553490_0 .net/2u *"_ivl_166", 5 0, L_000001a5745590f8;  1 drivers
v000001a574553530_0 .net *"_ivl_168", 0 0, L_000001a5745b26f0;  1 drivers
L_000001a574559140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001a574552590_0 .net/2u *"_ivl_170", 5 0, L_000001a574559140;  1 drivers
v000001a5745524f0_0 .net *"_ivl_172", 0 0, L_000001a5745b2790;  1 drivers
v000001a574553710_0 .net *"_ivl_175", 0 0, L_000001a5744dccd0;  1 drivers
L_000001a574559188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001a5745537b0_0 .net/2u *"_ivl_176", 5 0, L_000001a574559188;  1 drivers
v000001a574552950_0 .net *"_ivl_178", 0 0, L_000001a5745b1250;  1 drivers
v000001a574552630_0 .net *"_ivl_181", 0 0, L_000001a5744dd050;  1 drivers
L_000001a5745591d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a574552130_0 .net/2u *"_ivl_182", 15 0, L_000001a5745591d0;  1 drivers
v000001a574552310_0 .net *"_ivl_184", 31 0, L_000001a5745b1e30;  1 drivers
v000001a574553c10_0 .net *"_ivl_187", 0 0, L_000001a5745b2510;  1 drivers
v000001a574553ad0_0 .net *"_ivl_188", 15 0, L_000001a5745b12f0;  1 drivers
v000001a574553e90_0 .net *"_ivl_19", 4 0, L_000001a574558080;  1 drivers
v000001a574552a90_0 .net *"_ivl_190", 31 0, L_000001a5745b16b0;  1 drivers
v000001a574553d50_0 .net *"_ivl_194", 31 0, L_000001a5745b1430;  1 drivers
L_000001a574559218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a5745523b0_0 .net *"_ivl_197", 25 0, L_000001a574559218;  1 drivers
L_000001a574559260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a5745529f0_0 .net/2u *"_ivl_198", 31 0, L_000001a574559260;  1 drivers
L_000001a574558888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a574552450_0 .net/2u *"_ivl_2", 5 0, L_000001a574558888;  1 drivers
v000001a574553a30_0 .net *"_ivl_20", 4 0, L_000001a574557b80;  1 drivers
v000001a574553df0_0 .net *"_ivl_200", 0 0, L_000001a5745b1f70;  1 drivers
L_000001a5745592a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a574553f30_0 .net/2u *"_ivl_202", 5 0, L_000001a5745592a8;  1 drivers
v000001a574552d10_0 .net *"_ivl_204", 0 0, L_000001a5745b1750;  1 drivers
L_000001a5745592f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a574552b30_0 .net/2u *"_ivl_206", 5 0, L_000001a5745592f0;  1 drivers
v000001a574553cb0_0 .net *"_ivl_208", 0 0, L_000001a5745b17f0;  1 drivers
v000001a5745526d0_0 .net *"_ivl_211", 0 0, L_000001a5744dda60;  1 drivers
v000001a5745532b0_0 .net *"_ivl_213", 0 0, L_000001a5744dd280;  1 drivers
L_000001a574559338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a574552090_0 .net/2u *"_ivl_214", 5 0, L_000001a574559338;  1 drivers
v000001a574553b70_0 .net *"_ivl_216", 0 0, L_000001a5745b08f0;  1 drivers
L_000001a574559380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a5745521d0_0 .net/2u *"_ivl_218", 31 0, L_000001a574559380;  1 drivers
v000001a574553850_0 .net *"_ivl_220", 31 0, L_000001a5745b1930;  1 drivers
v000001a574552810_0 .net *"_ivl_224", 31 0, L_000001a5745b2650;  1 drivers
L_000001a5745593c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a574553170_0 .net *"_ivl_227", 25 0, L_000001a5745593c8;  1 drivers
L_000001a574559410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a574552f90_0 .net/2u *"_ivl_228", 31 0, L_000001a574559410;  1 drivers
v000001a574553670_0 .net *"_ivl_230", 0 0, L_000001a5745b20b0;  1 drivers
L_000001a574559458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a5745530d0_0 .net/2u *"_ivl_232", 5 0, L_000001a574559458;  1 drivers
v000001a574552270_0 .net *"_ivl_234", 0 0, L_000001a5745b2150;  1 drivers
L_000001a5745594a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a574552db0_0 .net/2u *"_ivl_236", 5 0, L_000001a5745594a0;  1 drivers
v000001a574552770_0 .net *"_ivl_238", 0 0, L_000001a5745b21f0;  1 drivers
v000001a574553350_0 .net *"_ivl_24", 0 0, L_000001a5744dcc60;  1 drivers
v000001a574552e50_0 .net *"_ivl_241", 0 0, L_000001a5744dd0c0;  1 drivers
v000001a574552ef0_0 .net *"_ivl_243", 0 0, L_000001a5744dd2f0;  1 drivers
L_000001a5745594e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a574553030_0 .net/2u *"_ivl_244", 5 0, L_000001a5745594e8;  1 drivers
v000001a574553210_0 .net *"_ivl_246", 0 0, L_000001a5745b2330;  1 drivers
v000001a5745535d0_0 .net *"_ivl_248", 31 0, L_000001a5745b25b0;  1 drivers
L_000001a5745589a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a574553990_0 .net/2u *"_ivl_26", 4 0, L_000001a5745589a8;  1 drivers
v000001a574554640_0 .net *"_ivl_29", 4 0, L_000001a574557720;  1 drivers
v000001a574554e60_0 .net *"_ivl_32", 0 0, L_000001a5744dd670;  1 drivers
L_000001a5745589f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a574555b80_0 .net/2u *"_ivl_34", 4 0, L_000001a5745589f0;  1 drivers
v000001a574555220_0 .net *"_ivl_37", 4 0, L_000001a574557cc0;  1 drivers
v000001a574555180_0 .net *"_ivl_40", 0 0, L_000001a5744dd7c0;  1 drivers
L_000001a574558a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a5745559a0_0 .net/2u *"_ivl_42", 15 0, L_000001a574558a38;  1 drivers
v000001a574555a40_0 .net *"_ivl_45", 15 0, L_000001a5745577c0;  1 drivers
v000001a574554280_0 .net *"_ivl_48", 0 0, L_000001a5744dd6e0;  1 drivers
v000001a574554c80_0 .net *"_ivl_5", 5 0, L_000001a574558580;  1 drivers
L_000001a574558a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a574555900_0 .net/2u *"_ivl_50", 36 0, L_000001a574558a80;  1 drivers
L_000001a574558ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a574554500_0 .net/2u *"_ivl_52", 31 0, L_000001a574558ac8;  1 drivers
v000001a574555040_0 .net *"_ivl_55", 4 0, L_000001a574557860;  1 drivers
v000001a5745541e0_0 .net *"_ivl_56", 36 0, L_000001a574558620;  1 drivers
v000001a574554fa0_0 .net *"_ivl_58", 36 0, L_000001a574557c20;  1 drivers
v000001a574554d20_0 .net *"_ivl_62", 0 0, L_000001a5744dd830;  1 drivers
L_000001a574558b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a5745550e0_0 .net/2u *"_ivl_64", 5 0, L_000001a574558b10;  1 drivers
v000001a574555400_0 .net *"_ivl_67", 5 0, L_000001a574558760;  1 drivers
v000001a5745545a0_0 .net *"_ivl_70", 0 0, L_000001a5744dcd40;  1 drivers
L_000001a574558b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a574554320_0 .net/2u *"_ivl_72", 57 0, L_000001a574558b58;  1 drivers
L_000001a574558ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a5745552c0_0 .net/2u *"_ivl_74", 31 0, L_000001a574558ba0;  1 drivers
v000001a574555360_0 .net *"_ivl_77", 25 0, L_000001a574557040;  1 drivers
v000001a5745554a0_0 .net *"_ivl_78", 57 0, L_000001a574557f40;  1 drivers
v000001a5745546e0_0 .net *"_ivl_8", 0 0, L_000001a5744dd520;  1 drivers
v000001a574555d60_0 .net *"_ivl_80", 57 0, L_000001a5745581c0;  1 drivers
L_000001a574558be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a574554dc0_0 .net/2u *"_ivl_84", 31 0, L_000001a574558be8;  1 drivers
L_000001a574558c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a5745543c0_0 .net/2u *"_ivl_88", 5 0, L_000001a574558c30;  1 drivers
v000001a574555540_0 .net *"_ivl_90", 0 0, L_000001a5745570e0;  1 drivers
L_000001a574558c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a574555c20_0 .net/2u *"_ivl_92", 5 0, L_000001a574558c78;  1 drivers
v000001a574555ae0_0 .net *"_ivl_94", 0 0, L_000001a574556fa0;  1 drivers
v000001a574554780_0 .net *"_ivl_97", 0 0, L_000001a5744dd910;  1 drivers
v000001a574554460_0 .net *"_ivl_98", 47 0, L_000001a574557220;  1 drivers
v000001a574554820_0 .net "adderResult", 31 0, L_000001a5745b0ad0;  1 drivers
v000001a574554960_0 .net "address", 31 0, L_000001a574558260;  1 drivers
v000001a574555cc0_0 .net "clk", 0 0, L_000001a5744dd8a0;  alias, 1 drivers
v000001a5745548c0_0 .var "cycles_consumed", 31 0;
o000001a574501888 .functor BUFZ 1, C4<z>; HiZ drive
v000001a574554a00_0 .net "excep_flag", 0 0, o000001a574501888;  0 drivers
v000001a574554140_0 .net "extImm", 31 0, L_000001a5745b1390;  1 drivers
v000001a574554aa0_0 .net "funct", 5 0, L_000001a574556e60;  1 drivers
v000001a5745555e0_0 .net "hlt", 0 0, v000001a5744cd540_0;  1 drivers
v000001a574554b40_0 .net "imm", 15 0, L_000001a574556c80;  1 drivers
v000001a574555e00_0 .net "immediate", 31 0, L_000001a5745b19d0;  1 drivers
v000001a574555680_0 .net "input_clk", 0 0, v000001a574557a40_0;  1 drivers
v000001a574555ea0_0 .net "instruction", 31 0, L_000001a5745b23d0;  1 drivers
v000001a574554f00_0 .net "memoryReadData", 31 0, v000001a57454dd30_0;  1 drivers
v000001a574555f40_0 .net "nextPC", 31 0, L_000001a5745b1110;  1 drivers
v000001a5745540a0_0 .net "opcode", 5 0, L_000001a574556a00;  1 drivers
v000001a574554be0_0 .net "rd", 4 0, L_000001a574557180;  1 drivers
v000001a574555720_0 .net "readData1", 31 0, L_000001a5744dd600;  1 drivers
v000001a5745557c0_0 .net "readData1_w", 31 0, L_000001a5745b3d00;  1 drivers
v000001a574555860_0 .net "readData2", 31 0, L_000001a5744dd9f0;  1 drivers
v000001a5745572c0_0 .net "regs0", 31 0, L_000001a5744dd210;  alias, 1 drivers
v000001a574557900_0 .net "regs1", 31 0, L_000001a5744dd980;  alias, 1 drivers
v000001a5745574a0_0 .net "regs2", 31 0, L_000001a5744dcf00;  alias, 1 drivers
v000001a5745575e0_0 .net "regs3", 31 0, L_000001a5744dd360;  alias, 1 drivers
v000001a574556b40_0 .net "regs4", 31 0, L_000001a5744dcf70;  alias, 1 drivers
v000001a574556dc0_0 .net "regs5", 31 0, L_000001a5744dd750;  alias, 1 drivers
v000001a574556d20_0 .net "rs", 4 0, L_000001a574558120;  1 drivers
v000001a574557360_0 .net "rst", 0 0, v000001a574557ae0_0;  1 drivers
v000001a574556f00_0 .net "rt", 4 0, L_000001a574557ea0;  1 drivers
v000001a574557400_0 .net "shamt", 31 0, L_000001a5745586c0;  1 drivers
v000001a574556960_0 .net "wire_instruction", 31 0, L_000001a5744dce90;  1 drivers
v000001a574556be0_0 .net "writeData", 31 0, L_000001a5745b4200;  1 drivers
v000001a574558440_0 .net "zero", 0 0, L_000001a5745b43e0;  1 drivers
L_000001a574558580 .part L_000001a5745b23d0, 26, 6;
L_000001a574556a00 .functor MUXZ 6, L_000001a574558580, L_000001a574558888, L_000001a5744dcbf0, C4<>;
L_000001a574556aa0 .cmp/eq 6, L_000001a574556a00, L_000001a574558918;
L_000001a574558080 .part L_000001a5745b23d0, 11, 5;
L_000001a574557b80 .functor MUXZ 5, L_000001a574558080, L_000001a574558960, L_000001a574556aa0, C4<>;
L_000001a574557180 .functor MUXZ 5, L_000001a574557b80, L_000001a5745588d0, L_000001a5744dd520, C4<>;
L_000001a574557720 .part L_000001a5745b23d0, 21, 5;
L_000001a574558120 .functor MUXZ 5, L_000001a574557720, L_000001a5745589a8, L_000001a5744dcc60, C4<>;
L_000001a574557cc0 .part L_000001a5745b23d0, 16, 5;
L_000001a574557ea0 .functor MUXZ 5, L_000001a574557cc0, L_000001a5745589f0, L_000001a5744dd670, C4<>;
L_000001a5745577c0 .part L_000001a5745b23d0, 0, 16;
L_000001a574556c80 .functor MUXZ 16, L_000001a5745577c0, L_000001a574558a38, L_000001a5744dd7c0, C4<>;
L_000001a574557860 .part L_000001a5745b23d0, 6, 5;
L_000001a574558620 .concat [ 5 32 0 0], L_000001a574557860, L_000001a574558ac8;
L_000001a574557c20 .functor MUXZ 37, L_000001a574558620, L_000001a574558a80, L_000001a5744dd6e0, C4<>;
L_000001a5745586c0 .part L_000001a574557c20, 0, 32;
L_000001a574558760 .part L_000001a5745b23d0, 0, 6;
L_000001a574556e60 .functor MUXZ 6, L_000001a574558760, L_000001a574558b10, L_000001a5744dd830, C4<>;
L_000001a574557040 .part L_000001a5745b23d0, 0, 26;
L_000001a574557f40 .concat [ 26 32 0 0], L_000001a574557040, L_000001a574558ba0;
L_000001a5745581c0 .functor MUXZ 58, L_000001a574557f40, L_000001a574558b58, L_000001a5744dcd40, C4<>;
L_000001a574558260 .part L_000001a5745581c0, 0, 32;
L_000001a5745568c0 .arith/sum 32, v000001a57454d790_0, L_000001a574558be8;
L_000001a5745570e0 .cmp/eq 6, L_000001a574556a00, L_000001a574558c30;
L_000001a574556fa0 .cmp/eq 6, L_000001a574556a00, L_000001a574558c78;
L_000001a574557220 .concat [ 32 16 0 0], L_000001a574558260, L_000001a574558cc0;
L_000001a5745b0c10 .concat [ 6 26 0 0], L_000001a574556a00, L_000001a574558d08;
L_000001a5745b0990 .cmp/eq 32, L_000001a5745b0c10, L_000001a574558d50;
L_000001a5745b0a30 .cmp/eq 6, L_000001a574556e60, L_000001a574558d98;
L_000001a5745b0d50 .concat [ 32 16 0 0], L_000001a5744dd600, L_000001a574558de0;
L_000001a5745b0df0 .concat [ 32 16 0 0], v000001a57454d790_0, L_000001a574558e28;
L_000001a5745b0e90 .part L_000001a574556c80, 15, 1;
LS_000001a5745b0cb0_0_0 .concat [ 1 1 1 1], L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90;
LS_000001a5745b0cb0_0_4 .concat [ 1 1 1 1], L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90;
LS_000001a5745b0cb0_0_8 .concat [ 1 1 1 1], L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90;
LS_000001a5745b0cb0_0_12 .concat [ 1 1 1 1], L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90;
LS_000001a5745b0cb0_0_16 .concat [ 1 1 1 1], L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90;
LS_000001a5745b0cb0_0_20 .concat [ 1 1 1 1], L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90;
LS_000001a5745b0cb0_0_24 .concat [ 1 1 1 1], L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90;
LS_000001a5745b0cb0_0_28 .concat [ 1 1 1 1], L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90, L_000001a5745b0e90;
LS_000001a5745b0cb0_1_0 .concat [ 4 4 4 4], LS_000001a5745b0cb0_0_0, LS_000001a5745b0cb0_0_4, LS_000001a5745b0cb0_0_8, LS_000001a5745b0cb0_0_12;
LS_000001a5745b0cb0_1_4 .concat [ 4 4 4 4], LS_000001a5745b0cb0_0_16, LS_000001a5745b0cb0_0_20, LS_000001a5745b0cb0_0_24, LS_000001a5745b0cb0_0_28;
L_000001a5745b0cb0 .concat [ 16 16 0 0], LS_000001a5745b0cb0_1_0, LS_000001a5745b0cb0_1_4;
L_000001a5745b1890 .concat [ 16 32 0 0], L_000001a574556c80, L_000001a5745b0cb0;
L_000001a5745b1070 .arith/sum 48, L_000001a5745b0df0, L_000001a5745b1890;
L_000001a5745b1570 .functor MUXZ 48, L_000001a5745b1070, L_000001a5745b0d50, L_000001a5744dd590, C4<>;
L_000001a5745b1c50 .functor MUXZ 48, L_000001a5745b1570, L_000001a574557220, L_000001a5744dd910, C4<>;
L_000001a5745b0ad0 .part L_000001a5745b1c50, 0, 32;
L_000001a5745b0f30 .cmp/eq 2, v000001a5744fc890_0, L_000001a574558e70;
L_000001a5745b1b10 .cmp/eq 2, v000001a5744fc890_0, L_000001a574558eb8;
L_000001a5745b1610 .cmp/eq 2, v000001a5744fc890_0, L_000001a574558f00;
L_000001a5745b0fd0 .functor MUXZ 32, L_000001a574558f90, L_000001a574558f48, L_000001a5745b1610, C4<>;
L_000001a5745b1ed0 .functor MUXZ 32, L_000001a5745b0fd0, L_000001a5745b0ad0, L_000001a5745b1b10, C4<>;
L_000001a5745b1110 .functor MUXZ 32, L_000001a5745b1ed0, L_000001a5745568c0, L_000001a5745b0f30, C4<>;
L_000001a5745b23d0 .functor MUXZ 32, L_000001a5744dce90, L_000001a574559020, L_000001a5744dd1a0, C4<>;
L_000001a5745b26f0 .cmp/eq 6, L_000001a574556a00, L_000001a5745590f8;
L_000001a5745b2790 .cmp/eq 6, L_000001a574556a00, L_000001a574559140;
L_000001a5745b1250 .cmp/eq 6, L_000001a574556a00, L_000001a574559188;
L_000001a5745b1e30 .concat [ 16 16 0 0], L_000001a574556c80, L_000001a5745591d0;
L_000001a5745b2510 .part L_000001a574556c80, 15, 1;
LS_000001a5745b12f0_0_0 .concat [ 1 1 1 1], L_000001a5745b2510, L_000001a5745b2510, L_000001a5745b2510, L_000001a5745b2510;
LS_000001a5745b12f0_0_4 .concat [ 1 1 1 1], L_000001a5745b2510, L_000001a5745b2510, L_000001a5745b2510, L_000001a5745b2510;
LS_000001a5745b12f0_0_8 .concat [ 1 1 1 1], L_000001a5745b2510, L_000001a5745b2510, L_000001a5745b2510, L_000001a5745b2510;
LS_000001a5745b12f0_0_12 .concat [ 1 1 1 1], L_000001a5745b2510, L_000001a5745b2510, L_000001a5745b2510, L_000001a5745b2510;
L_000001a5745b12f0 .concat [ 4 4 4 4], LS_000001a5745b12f0_0_0, LS_000001a5745b12f0_0_4, LS_000001a5745b12f0_0_8, LS_000001a5745b12f0_0_12;
L_000001a5745b16b0 .concat [ 16 16 0 0], L_000001a574556c80, L_000001a5745b12f0;
L_000001a5745b1390 .functor MUXZ 32, L_000001a5745b16b0, L_000001a5745b1e30, L_000001a5744dd050, C4<>;
L_000001a5745b1430 .concat [ 6 26 0 0], L_000001a574556a00, L_000001a574559218;
L_000001a5745b1f70 .cmp/eq 32, L_000001a5745b1430, L_000001a574559260;
L_000001a5745b1750 .cmp/eq 6, L_000001a574556e60, L_000001a5745592a8;
L_000001a5745b17f0 .cmp/eq 6, L_000001a574556e60, L_000001a5745592f0;
L_000001a5745b08f0 .cmp/eq 6, L_000001a574556a00, L_000001a574559338;
L_000001a5745b1930 .functor MUXZ 32, L_000001a5745b1390, L_000001a574559380, L_000001a5745b08f0, C4<>;
L_000001a5745b19d0 .functor MUXZ 32, L_000001a5745b1930, L_000001a5745586c0, L_000001a5744dd280, C4<>;
L_000001a5745b2650 .concat [ 6 26 0 0], L_000001a574556a00, L_000001a5745593c8;
L_000001a5745b20b0 .cmp/eq 32, L_000001a5745b2650, L_000001a574559410;
L_000001a5745b2150 .cmp/eq 6, L_000001a574556e60, L_000001a574559458;
L_000001a5745b21f0 .cmp/eq 6, L_000001a574556e60, L_000001a5745594a0;
L_000001a5745b2330 .cmp/eq 6, L_000001a574556a00, L_000001a5745594e8;
L_000001a5745b25b0 .functor MUXZ 32, L_000001a5744dd600, v000001a57454d790_0, L_000001a5745b2330, C4<>;
L_000001a5745b3d00 .functor MUXZ 32, L_000001a5745b25b0, L_000001a5744dd9f0, L_000001a5744dd2f0, C4<>;
S_000001a5744625d0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a5744d43e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a5744dcfe0 .functor NOT 1, v000001a5744cd9a0_0, C4<0>, C4<0>, C4<0>;
v000001a5744cd720_0 .net *"_ivl_0", 0 0, L_000001a5744dcfe0;  1 drivers
v000001a5744cdb80_0 .net "in1", 31 0, L_000001a5744dd9f0;  alias, 1 drivers
v000001a5744cd0e0_0 .net "in2", 31 0, L_000001a5745b19d0;  alias, 1 drivers
v000001a5744cd220_0 .net "out", 31 0, L_000001a5745b2010;  alias, 1 drivers
v000001a5744cd7c0_0 .net "s", 0 0, v000001a5744cd9a0_0;  alias, 1 drivers
L_000001a5745b2010 .functor MUXZ 32, L_000001a5745b19d0, L_000001a5744dd9f0, L_000001a5744dcfe0, C4<>;
S_000001a57447c390 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001a5744fb380 .param/l "RType" 0 4 2, C4<000000>;
P_000001a5744fb3b8 .param/l "add" 0 4 5, C4<100000>;
P_000001a5744fb3f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a5744fb428 .param/l "addu" 0 4 5, C4<100001>;
P_000001a5744fb460 .param/l "and_" 0 4 5, C4<100100>;
P_000001a5744fb498 .param/l "andi" 0 4 8, C4<001100>;
P_000001a5744fb4d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a5744fb508 .param/l "bne" 0 4 10, C4<000101>;
P_000001a5744fb540 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a5744fb578 .param/l "j" 0 4 12, C4<000010>;
P_000001a5744fb5b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a5744fb5e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a5744fb620 .param/l "lw" 0 4 8, C4<100011>;
P_000001a5744fb658 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a5744fb690 .param/l "or_" 0 4 5, C4<100101>;
P_000001a5744fb6c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a5744fb700 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a5744fb738 .param/l "sll" 0 4 6, C4<000000>;
P_000001a5744fb770 .param/l "slt" 0 4 5, C4<101010>;
P_000001a5744fb7a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a5744fb7e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a5744fb818 .param/l "sub" 0 4 5, C4<100010>;
P_000001a5744fb850 .param/l "subu" 0 4 5, C4<100011>;
P_000001a5744fb888 .param/l "sw" 0 4 8, C4<101011>;
P_000001a5744fb8c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a5744fb8f8 .param/l "xori" 0 4 8, C4<001110>;
v000001a5744ce800_0 .var "ALUOp", 3 0;
v000001a5744cd9a0_0 .var "ALUSrc", 0 0;
v000001a5744cd360_0 .var "MemReadEn", 0 0;
v000001a5744cd4a0_0 .var "MemWriteEn", 0 0;
v000001a5744ccc80_0 .var "MemtoReg", 0 0;
v000001a5744ce8a0_0 .var "RegDst", 0 0;
v000001a5744cce60_0 .var "RegWriteEn", 0 0;
v000001a5744ccbe0_0 .net "funct", 5 0, L_000001a574556e60;  alias, 1 drivers
v000001a5744cd540_0 .var "hlt", 0 0;
v000001a5744cda40_0 .net "opcode", 5 0, L_000001a574556a00;  alias, 1 drivers
v000001a5744cdf40_0 .net "rst", 0 0, v000001a574557ae0_0;  alias, 1 drivers
E_000001a5744d4720 .event anyedge, v000001a5744cdf40_0, v000001a5744cda40_0, v000001a5744ccbe0_0;
S_000001a57447c520 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001a5744dce90 .functor BUFZ 32, L_000001a5745b1bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a5744cdc20 .array "InstMem", 0 1023, 31 0;
v000001a5744ce940_0 .net *"_ivl_0", 31 0, L_000001a5745b1bb0;  1 drivers
v000001a5744cdcc0_0 .net *"_ivl_3", 9 0, L_000001a5745b2470;  1 drivers
v000001a5744ce580_0 .net *"_ivl_4", 11 0, L_000001a5745b1cf0;  1 drivers
L_000001a574558fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a5744ce080_0 .net *"_ivl_7", 1 0, L_000001a574558fd8;  1 drivers
v000001a5744cdd60_0 .net "address", 31 0, v000001a57454d790_0;  alias, 1 drivers
v000001a5744ce1c0_0 .var/i "i", 31 0;
v000001a5744ccd20_0 .net "q", 31 0, L_000001a5744dce90;  alias, 1 drivers
L_000001a5745b1bb0 .array/port v000001a5744cdc20, L_000001a5745b1cf0;
L_000001a5745b2470 .part v000001a57454d790_0, 0, 10;
L_000001a5745b1cf0 .concat [ 10 2 0 0], L_000001a5745b2470, L_000001a574558fd8;
S_000001a574460270 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001a5744dd600 .functor BUFZ 32, L_000001a5745b1a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a5744dd9f0 .functor BUFZ 32, L_000001a5745b0b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a5744fc4d0_1 .array/port v000001a5744fc4d0, 1;
L_000001a5744dd210 .functor BUFZ 32, v000001a5744fc4d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a5744fc4d0_2 .array/port v000001a5744fc4d0, 2;
L_000001a5744dd980 .functor BUFZ 32, v000001a5744fc4d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a5744fc4d0_3 .array/port v000001a5744fc4d0, 3;
L_000001a5744dcf00 .functor BUFZ 32, v000001a5744fc4d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a5744fc4d0_4 .array/port v000001a5744fc4d0, 4;
L_000001a5744dd360 .functor BUFZ 32, v000001a5744fc4d0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a5744fc4d0_5 .array/port v000001a5744fc4d0, 5;
L_000001a5744dcf70 .functor BUFZ 32, v000001a5744fc4d0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a5744fc4d0_6 .array/port v000001a5744fc4d0, 6;
L_000001a5744dd750 .functor BUFZ 32, v000001a5744fc4d0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a5744ab0b0_0 .net *"_ivl_0", 31 0, L_000001a5745b1a70;  1 drivers
v000001a5744fd150_0 .net *"_ivl_10", 6 0, L_000001a5745b1d90;  1 drivers
L_000001a5745590b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a5744fccf0_0 .net *"_ivl_13", 1 0, L_000001a5745590b0;  1 drivers
v000001a5744fd3d0_0 .net *"_ivl_2", 6 0, L_000001a5745b14d0;  1 drivers
L_000001a574559068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a5744fd790_0 .net *"_ivl_5", 1 0, L_000001a574559068;  1 drivers
v000001a5744fc930_0 .net *"_ivl_8", 31 0, L_000001a5745b0b70;  1 drivers
v000001a5744fd510_0 .net "clk", 0 0, L_000001a5744dd8a0;  alias, 1 drivers
v000001a5744fbc10_0 .var/i "i", 31 0;
v000001a5744fc2f0_0 .net "readData1", 31 0, L_000001a5744dd600;  alias, 1 drivers
v000001a5744fc570_0 .net "readData2", 31 0, L_000001a5744dd9f0;  alias, 1 drivers
v000001a5744fd5b0_0 .net "readRegister1", 4 0, L_000001a574558120;  alias, 1 drivers
v000001a5744fd830_0 .net "readRegister2", 4 0, L_000001a574557ea0;  alias, 1 drivers
v000001a5744fc4d0 .array "registers", 31 0, 31 0;
v000001a5744fca70_0 .net "regs0", 31 0, L_000001a5744dd210;  alias, 1 drivers
v000001a5744fc7f0_0 .net "regs1", 31 0, L_000001a5744dd980;  alias, 1 drivers
v000001a5744fc9d0_0 .net "regs2", 31 0, L_000001a5744dcf00;  alias, 1 drivers
v000001a5744fb990_0 .net "regs3", 31 0, L_000001a5744dd360;  alias, 1 drivers
v000001a5744fd1f0_0 .net "regs4", 31 0, L_000001a5744dcf70;  alias, 1 drivers
v000001a5744fd650_0 .net "regs5", 31 0, L_000001a5744dd750;  alias, 1 drivers
v000001a5744fba30_0 .net "rst", 0 0, v000001a574557ae0_0;  alias, 1 drivers
v000001a5744fcc50_0 .net "we", 0 0, v000001a5744cce60_0;  alias, 1 drivers
v000001a5744fd470_0 .net "writeData", 31 0, L_000001a5745b4200;  alias, 1 drivers
v000001a5744fce30_0 .net "writeRegister", 4 0, L_000001a5745b11b0;  alias, 1 drivers
E_000001a5744d4060/0 .event negedge, v000001a5744cdf40_0;
E_000001a5744d4060/1 .event posedge, v000001a5744fd510_0;
E_000001a5744d4060 .event/or E_000001a5744d4060/0, E_000001a5744d4060/1;
L_000001a5745b1a70 .array/port v000001a5744fc4d0, L_000001a5745b14d0;
L_000001a5745b14d0 .concat [ 5 2 0 0], L_000001a574558120, L_000001a574559068;
L_000001a5745b0b70 .array/port v000001a5744fc4d0, L_000001a5745b1d90;
L_000001a5745b1d90 .concat [ 5 2 0 0], L_000001a574557ea0, L_000001a5745590b0;
S_000001a574460400 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001a574460270;
 .timescale 0 0;
v000001a5744ac370_0 .var/i "i", 31 0;
S_000001a574492900 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001a5744d4920 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001a5744dd130 .functor NOT 1, v000001a5744ce8a0_0, C4<0>, C4<0>, C4<0>;
v000001a5744fc750_0 .net *"_ivl_0", 0 0, L_000001a5744dd130;  1 drivers
v000001a5744fbf30_0 .net "in1", 4 0, L_000001a574557ea0;  alias, 1 drivers
v000001a5744fbfd0_0 .net "in2", 4 0, L_000001a574557180;  alias, 1 drivers
v000001a5744fbcb0_0 .net "out", 4 0, L_000001a5745b11b0;  alias, 1 drivers
v000001a5744fcd90_0 .net "s", 0 0, v000001a5744ce8a0_0;  alias, 1 drivers
L_000001a5745b11b0 .functor MUXZ 5, L_000001a574557180, L_000001a574557ea0, L_000001a5744dd130, C4<>;
S_000001a574492a90 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a5744d4ae0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a574496610 .functor NOT 1, v000001a5744ccc80_0, C4<0>, C4<0>, C4<0>;
v000001a5744fc1b0_0 .net *"_ivl_0", 0 0, L_000001a574496610;  1 drivers
v000001a5744fcb10_0 .net "in1", 31 0, v000001a5744fd010_0;  alias, 1 drivers
v000001a5744fced0_0 .net "in2", 31 0, v000001a57454dd30_0;  alias, 1 drivers
v000001a5744fc070_0 .net "out", 31 0, L_000001a5745b4200;  alias, 1 drivers
v000001a5744fd6f0_0 .net "s", 0 0, v000001a5744ccc80_0;  alias, 1 drivers
L_000001a5745b4200 .functor MUXZ 32, v000001a57454dd30_0, v000001a5744fd010_0, L_000001a574496610, C4<>;
S_000001a574446af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001a574446c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000001a574446cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000001a574446cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001a574446d28 .param/l "OR" 0 9 12, C4<0011>;
P_000001a574446d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000001a574446d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000001a574446dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001a574446e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000001a574446e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000001a574446e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000001a574446eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001a574446ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001a574559530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a5744fc390_0 .net/2u *"_ivl_0", 31 0, L_000001a574559530;  1 drivers
v000001a5744fc610_0 .net "opSel", 3 0, v000001a5744ce800_0;  alias, 1 drivers
v000001a5744fc430_0 .net "operand1", 31 0, L_000001a5745b3d00;  alias, 1 drivers
v000001a5744fcf70_0 .net "operand2", 31 0, L_000001a5745b2010;  alias, 1 drivers
v000001a5744fd010_0 .var "result", 31 0;
v000001a5744fc6b0_0 .net "zero", 0 0, L_000001a5745b43e0;  alias, 1 drivers
E_000001a5744d3c60 .event anyedge, v000001a5744ce800_0, v000001a5744fc430_0, v000001a5744cd220_0;
L_000001a5745b43e0 .cmp/eq 32, v000001a5744fd010_0, L_000001a574559530;
S_000001a5744795f0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001a5744fd950 .param/l "RType" 0 4 2, C4<000000>;
P_000001a5744fd988 .param/l "add" 0 4 5, C4<100000>;
P_000001a5744fd9c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a5744fd9f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001a5744fda30 .param/l "and_" 0 4 5, C4<100100>;
P_000001a5744fda68 .param/l "andi" 0 4 8, C4<001100>;
P_000001a5744fdaa0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a5744fdad8 .param/l "bne" 0 4 10, C4<000101>;
P_000001a5744fdb10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a5744fdb48 .param/l "j" 0 4 12, C4<000010>;
P_000001a5744fdb80 .param/l "jal" 0 4 12, C4<000011>;
P_000001a5744fdbb8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a5744fdbf0 .param/l "lw" 0 4 8, C4<100011>;
P_000001a5744fdc28 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a5744fdc60 .param/l "or_" 0 4 5, C4<100101>;
P_000001a5744fdc98 .param/l "ori" 0 4 8, C4<001101>;
P_000001a5744fdcd0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a5744fdd08 .param/l "sll" 0 4 6, C4<000000>;
P_000001a5744fdd40 .param/l "slt" 0 4 5, C4<101010>;
P_000001a5744fdd78 .param/l "slti" 0 4 8, C4<101010>;
P_000001a5744fddb0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a5744fdde8 .param/l "sub" 0 4 5, C4<100010>;
P_000001a5744fde20 .param/l "subu" 0 4 5, C4<100011>;
P_000001a5744fde58 .param/l "sw" 0 4 8, C4<101011>;
P_000001a5744fde90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a5744fdec8 .param/l "xori" 0 4 8, C4<001110>;
v000001a5744fc890_0 .var "PCsrc", 1 0;
v000001a5744fd330_0 .net "excep_flag", 0 0, o000001a574501888;  alias, 0 drivers
v000001a5744fd290_0 .net "funct", 5 0, L_000001a574556e60;  alias, 1 drivers
v000001a5744fbad0_0 .net "opcode", 5 0, L_000001a574556a00;  alias, 1 drivers
v000001a5744fd0b0_0 .net "operand1", 31 0, L_000001a5744dd600;  alias, 1 drivers
v000001a5744fc110_0 .net "operand2", 31 0, L_000001a5745b2010;  alias, 1 drivers
v000001a5744fbd50_0 .net "rst", 0 0, v000001a574557ae0_0;  alias, 1 drivers
E_000001a5744d3de0/0 .event anyedge, v000001a5744cdf40_0, v000001a5744fd330_0, v000001a5744cda40_0, v000001a5744fc2f0_0;
E_000001a5744d3de0/1 .event anyedge, v000001a5744cd220_0, v000001a5744ccbe0_0;
E_000001a5744d3de0 .event/or E_000001a5744d3de0/0, E_000001a5744d3de0/1;
S_000001a574479780 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001a5744fcbb0 .array "DataMem", 0 1023, 31 0;
v000001a5744fbb70_0 .net "address", 31 0, v000001a5744fd010_0;  alias, 1 drivers
v000001a5744fc250_0 .net "clock", 0 0, L_000001a5744dd8a0;  alias, 1 drivers
v000001a5744fbdf0_0 .net "data", 31 0, L_000001a5744dd9f0;  alias, 1 drivers
v000001a5744fbe90_0 .var/i "i", 31 0;
v000001a57454dd30_0 .var "q", 31 0;
v000001a57454d650_0 .net "rden", 0 0, v000001a5744cd360_0;  alias, 1 drivers
v000001a57454d470_0 .net "wren", 0 0, v000001a5744cd4a0_0;  alias, 1 drivers
E_000001a5744d4c20 .event negedge, v000001a5744fd510_0;
S_000001a574472480 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001a574462440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001a5744d3da0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001a57454c390_0 .net "PCin", 31 0, L_000001a5745b1110;  alias, 1 drivers
v000001a57454d790_0 .var "PCout", 31 0;
v000001a57454db50_0 .net "clk", 0 0, L_000001a5744dd8a0;  alias, 1 drivers
v000001a57454d1f0_0 .net "rst", 0 0, v000001a574557ae0_0;  alias, 1 drivers
    .scope S_000001a5744795f0;
T_0 ;
    %wait E_000001a5744d3de0;
    %load/vec4 v000001a5744fbd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a5744fc890_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a5744fd330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a5744fc890_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001a5744fbad0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001a5744fd0b0_0;
    %load/vec4 v000001a5744fc110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001a5744fbad0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001a5744fd0b0_0;
    %load/vec4 v000001a5744fc110_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001a5744fbad0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001a5744fbad0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001a5744fbad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001a5744fd290_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a5744fc890_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a5744fc890_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a574472480;
T_1 ;
    %wait E_000001a5744d4060;
    %load/vec4 v000001a57454d1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a57454d790_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a57454c390_0;
    %assign/vec4 v000001a57454d790_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a57447c520;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a5744ce1c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a5744ce1c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a5744ce1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %load/vec4 v000001a5744ce1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5744ce1c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744cdc20, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001a57447c390;
T_3 ;
    %wait E_000001a5744d4720;
    %load/vec4 v000001a5744cdf40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001a5744cd540_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a5744cd4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a5744ccc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a5744cd360_0, 0;
    %assign/vec4 v000001a5744ce8a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001a5744cd540_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001a5744ce800_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001a5744cd9a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a5744cce60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a5744cd4a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a5744ccc80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a5744cd360_0, 0, 1;
    %store/vec4 v000001a5744ce8a0_0, 0, 1;
    %load/vec4 v000001a5744cda40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd540_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744ce8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %load/vec4 v000001a5744ccbe0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744ce8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a5744ce8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744ccc80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5744cd9a0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a5744ce800_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a574460270;
T_4 ;
    %wait E_000001a5744d4060;
    %fork t_1, S_000001a574460400;
    %jmp t_0;
    .scope S_000001a574460400;
t_1 ;
    %load/vec4 v000001a5744fba30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a5744ac370_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a5744ac370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a5744ac370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744fc4d0, 0, 4;
    %load/vec4 v000001a5744ac370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5744ac370_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a5744fcc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a5744fd470_0;
    %load/vec4 v000001a5744fce30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744fc4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744fc4d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001a574460270;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a574460270;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a5744fbc10_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a5744fbc10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a5744fbc10_0;
    %ix/getv/s 4, v000001a5744fbc10_0;
    %load/vec4a v000001a5744fc4d0, 4;
    %ix/getv/s 4, v000001a5744fbc10_0;
    %load/vec4a v000001a5744fc4d0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a5744fbc10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5744fbc10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001a574446af0;
T_6 ;
    %wait E_000001a5744d3c60;
    %load/vec4 v000001a5744fc610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001a5744fc430_0;
    %load/vec4 v000001a5744fcf70_0;
    %add;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001a5744fc430_0;
    %load/vec4 v000001a5744fcf70_0;
    %sub;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001a5744fc430_0;
    %load/vec4 v000001a5744fcf70_0;
    %and;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001a5744fc430_0;
    %load/vec4 v000001a5744fcf70_0;
    %or;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001a5744fc430_0;
    %load/vec4 v000001a5744fcf70_0;
    %xor;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001a5744fc430_0;
    %load/vec4 v000001a5744fcf70_0;
    %or;
    %inv;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001a5744fc430_0;
    %load/vec4 v000001a5744fcf70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001a5744fcf70_0;
    %load/vec4 v000001a5744fc430_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001a5744fc430_0;
    %ix/getv 4, v000001a5744fcf70_0;
    %shiftl 4;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001a5744fc430_0;
    %ix/getv 4, v000001a5744fcf70_0;
    %shiftr 4;
    %assign/vec4 v000001a5744fd010_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a574479780;
T_7 ;
    %wait E_000001a5744d4c20;
    %load/vec4 v000001a57454d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a5744fbb70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a5744fcbb0, 4;
    %assign/vec4 v000001a57454dd30_0, 0;
T_7.0 ;
    %load/vec4 v000001a57454d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a5744fbdf0_0;
    %ix/getv 3, v000001a5744fbb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744fcbb0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a574479780;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a5744fcbb0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001a574479780;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a5744fbe90_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001a5744fbe90_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001a5744fbe90_0;
    %load/vec4a v000001a5744fcbb0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001a5744fbe90_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a5744fbe90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5744fbe90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001a574462440;
T_10 ;
    %wait E_000001a5744d4060;
    %load/vec4 v000001a574557360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a5745548c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a5745548c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a5745548c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a5744e5b70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a574557a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a574557ae0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001a5744e5b70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001a574557a40_0;
    %inv;
    %assign/vec4 v000001a574557a40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a5744e5b70;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a574557ae0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a574557ae0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001a574557540_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
