# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Project_1.srcs/sim_1/new/aluTB32.vhd"
vhdl xil_defaultlib  "../../../../Project_1.srcs/sim_1/new/aluTB.vhd"

# Do not sort compile order
nosort
