Analysis & Synthesis report for top
Sun Jul  6 13:59:24 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|master:master|st_prev
  9. State Machine - |top|master:master|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: master:master
 15. Parameter Settings for Inferred Entity Instance: master:master|lpm_divide:Mod1
 16. Parameter Settings for Inferred Entity Instance: master:master|lpm_divide:Mod0
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul  6 13:59:24 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 457                                             ;
;     Total combinational functions  ; 457                                             ;
;     Dedicated logic registers      ; 26                                              ;
; Total registers                    ; 26                                              ;
; Total pins                         ; 4                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; top.v                            ; yes             ; User Verilog HDL File        ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/top.v                      ;         ;
; master.v                         ; yes             ; User Verilog HDL File        ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/samuel/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf                             ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/samuel/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc                            ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/samuel/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; /home/samuel/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                             ;         ;
; db/lpm_divide_8bm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/lpm_divide_8bm.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/alt_u_div_e7f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_7bm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/lpm_divide_7bm.tdf      ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/sign_div_unsign_slh.tdf ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/alt_u_div_c7f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 457       ;
;                                             ;           ;
; Total combinational functions               ; 457       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 165       ;
;     -- 3 input functions                    ; 107       ;
;     -- <=2 input functions                  ; 185       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 342       ;
;     -- arithmetic mode                      ; 115       ;
;                                             ;           ;
; Total registers                             ; 26        ;
;     -- Dedicated logic registers            ; 26        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 26        ;
; Total fan-out                               ; 1411      ;
; Average fan-out                             ; 2.87      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                      ; 457 (0)             ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |top                                                                                                               ; top                 ; work         ;
;    |master:master|                        ; 457 (151)           ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master                                                                                                 ; master              ; work         ;
;       |lpm_divide:Mod0|                   ; 158 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_7bm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod0|lpm_divide_7bm:auto_generated                                                   ; lpm_divide_7bm      ; work         ;
;             |sign_div_unsign_slh:divider| ; 158 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_c7f:divider|    ; 158 (158)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider ; alt_u_div_c7f       ; work         ;
;       |lpm_divide:Mod1|                   ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_8bm:auto_generated|  ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod1|lpm_divide_8bm:auto_generated                                                   ; lpm_divide_8bm      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_e7f:divider|    ; 148 (148)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; alt_u_div_e7f       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |top|master:master|st_prev                                                 ;
+------------------+------------------+-----------------+------------------+-----------------+
; Name             ; st_prev.Send_Reg ; st_prev.Default ; st_prev.Send_Add ; st_prev.Restart ;
+------------------+------------------+-----------------+------------------+-----------------+
; st_prev.Default  ; 0                ; 0               ; 0                ; 0               ;
; st_prev.Send_Add ; 0                ; 1               ; 1                ; 0               ;
; st_prev.Send_Reg ; 1                ; 1               ; 0                ; 0               ;
; st_prev.Restart  ; 0                ; 1               ; 0                ; 1               ;
+------------------+------------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |top|master:master|state                                                                      ;
+----------------+--------------+----------------+---------------+----------------+-------------+---------------+
; Name           ; state.Listen ; state.Send_Reg ; state.Stretch ; state.Send_Add ; state.Start ; state.Default ;
+----------------+--------------+----------------+---------------+----------------+-------------+---------------+
; state.Default  ; 0            ; 0              ; 0             ; 0              ; 0           ; 0             ;
; state.Start    ; 0            ; 0              ; 0             ; 0              ; 1           ; 1             ;
; state.Send_Add ; 0            ; 0              ; 0             ; 1              ; 0           ; 1             ;
; state.Stretch  ; 0            ; 0              ; 1             ; 0              ; 0           ; 1             ;
; state.Send_Reg ; 0            ; 1              ; 0             ; 0              ; 0           ; 1             ;
; state.Listen   ; 1            ; 0              ; 0             ; 0              ; 0           ; 1             ;
+----------------+--------------+----------------+---------------+----------------+-------------+---------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; master:master|st_prev~8               ; Lost fanout                            ;
; master:master|state~8                 ; Lost fanout                            ;
; master:master|state~9                 ; Lost fanout                            ;
; master:master|state~10                ; Lost fanout                            ;
; master:master|state.Listen            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26    ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; master:master|sda_out                  ; 8       ;
; master:master|sda_en                   ; 7       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 16:1               ; 14 bits   ; 140 LEs       ; 14 LEs               ; 126 LEs                ; Yes        ; |top|master:master|counter[8] ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |top|master:master|Selector5  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:master ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Default        ; 000   ; Unsigned Binary                   ;
; Start          ; 001   ; Unsigned Binary                   ;
; Send_Add       ; 010   ; Unsigned Binary                   ;
; Stretch        ; 011   ; Unsigned Binary                   ;
; Send_Reg       ; 100   ; Unsigned Binary                   ;
; Restart        ; 101   ; Unsigned Binary                   ;
; Listen         ; 110   ; Unsigned Binary                   ;
; Ns             ; 250   ; Signed Integer                    ;
; Delay          ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: master:master|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 9              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: master:master|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 8              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 26                          ;
;     ENA SCLR          ; 14                          ;
;     plain             ; 12                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 457                         ;
;     arith             ; 115                         ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 88                          ;
;     normal            ; 342                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 144                         ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 165                         ;
;                       ;                             ;
; Max LUT depth         ; 24.50                       ;
; Average LUT depth     ; 19.26                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Jul  6 13:59:11 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JASPI -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file master.v
    Info (12023): Found entity 1: master File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "master" for hierarchy "master:master" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/top.v Line: 20
Warning (10230): Verilog HDL assignment warning at master.v(47): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 47
Warning (10230): Verilog HDL assignment warning at master.v(51): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 51
Warning (10230): Verilog HDL assignment warning at master.v(58): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 58
Warning (10230): Verilog HDL assignment warning at master.v(65): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 65
Warning (10230): Verilog HDL assignment warning at master.v(69): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 69
Warning (10230): Verilog HDL assignment warning at master.v(73): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 73
Warning (10230): Verilog HDL assignment warning at master.v(80): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 80
Warning (10230): Verilog HDL assignment warning at master.v(87): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 87
Warning (10230): Verilog HDL assignment warning at master.v(92): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 92
Warning (10230): Verilog HDL assignment warning at master.v(96): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 96
Warning (10230): Verilog HDL assignment warning at master.v(99): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 99
Warning (10230): Verilog HDL assignment warning at master.v(102): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 102
Warning (10230): Verilog HDL assignment warning at master.v(105): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 105
Warning (10230): Verilog HDL assignment warning at master.v(108): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 108
Warning (10230): Verilog HDL assignment warning at master.v(111): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 111
Warning (10230): Verilog HDL assignment warning at master.v(115): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 115
Warning (10230): Verilog HDL assignment warning at master.v(120): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 120
Warning (10230): Verilog HDL assignment warning at master.v(127): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 127
Warning (10230): Verilog HDL assignment warning at master.v(132): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 132
Warning (10230): Verilog HDL assignment warning at master.v(137): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 137
Warning (10230): Verilog HDL assignment warning at master.v(141): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 141
Warning (10230): Verilog HDL assignment warning at master.v(144): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 144
Warning (10230): Verilog HDL assignment warning at master.v(147): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 147
Warning (10230): Verilog HDL assignment warning at master.v(150): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 150
Warning (10230): Verilog HDL assignment warning at master.v(153): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 153
Warning (10230): Verilog HDL assignment warning at master.v(156): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 156
Warning (10230): Verilog HDL assignment warning at master.v(160): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 160
Warning (10230): Verilog HDL assignment warning at master.v(165): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 165
Warning (10230): Verilog HDL assignment warning at master.v(172): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 172
Warning (10230): Verilog HDL assignment warning at master.v(181): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 181
Warning (10230): Verilog HDL assignment warning at master.v(189): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 189
Warning (10230): Verilog HDL assignment warning at master.v(198): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 198
Warning (10230): Verilog HDL assignment warning at master.v(204): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 204
Warning (10230): Verilog HDL assignment warning at master.v(209): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 209
Warning (10230): Verilog HDL assignment warning at master.v(214): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 214
Warning (10230): Verilog HDL assignment warning at master.v(221): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 221
Warning (10230): Verilog HDL assignment warning at master.v(226): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 226
Warning (10230): Verilog HDL assignment warning at master.v(231): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 231
Warning (10230): Verilog HDL assignment warning at master.v(234): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 234
Warning (10230): Verilog HDL assignment warning at master.v(235): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 235
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "master:master|Mod1" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 135
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "master:master|Mod0" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 130
Info (12130): Elaborated megafunction instantiation "master:master|lpm_divide:Mod1" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 135
Info (12133): Instantiated megafunction "master:master|lpm_divide:Mod1" with the following parameter: File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 135
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf
    Info (12023): Found entity 1: lpm_divide_8bm File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/lpm_divide_8bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/alt_u_div_e7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "master:master|lpm_divide:Mod0" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 130
Info (12133): Instantiated megafunction "master:master|lpm_divide:Mod0" with the following parameter: File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf
    Info (12023): Found entity 1: lpm_divide_7bm File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/lpm_divide_7bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/alt_u_div_c7f.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 461 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 457 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 385 megabytes
    Info: Processing ended: Sun Jul  6 13:59:24 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/output_files/top.map.smsg.


