<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="video_lib.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sync_To_Blanking_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sync_To_Count_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Pattern_Gen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Pattern_Gen_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VGA_Sync_Pulses_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Sync_Pulses_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VGA_Test_Pattterns_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Test_Pattterns_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="upscaler_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="upscaler_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="upscaler_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="upscaler_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="upscaler_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="upscaler_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_logger_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1574369565" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1574369565">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574377910" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1574377910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574438401" xil_pn:in_ck="-2762073950623412870" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1574438401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/Blank_To_Count.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/Sync_To_Blank.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/Sync_To_Count.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/Test_Pattern_Gen.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/VGA_Sync_Porch.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/VGA_Sync_Pulses.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/upscaler.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/simulation/VGA_Test_Patterns_TB.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/simulation/upscaler_tb.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/simulation/vga_logger.v"/>
    </transform>
    <transform xil_pn:end_ts="1574437819" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7311738644076381771" xil_pn:start_ts="1574437819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574437819" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2766876727182791689" xil_pn:start_ts="1574437819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574377910" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5686272586604159236" xil_pn:start_ts="1574377910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574438401" xil_pn:in_ck="-2762073950623412870" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1574438401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/Blank_To_Count.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/Sync_To_Blank.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/Sync_To_Count.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/Test_Pattern_Gen.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/VGA_Sync_Porch.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/VGA_Sync_Pulses.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/rtl/upscaler.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/simulation/VGA_Test_Patterns_TB.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/simulation/upscaler_tb.v"/>
      <outfile xil_pn:name="../../../lib/video_lib/simulation/vga_logger.v"/>
    </transform>
    <transform xil_pn:end_ts="1574438404" xil_pn:in_ck="-2762073950623412870" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8971738248050956267" xil_pn:start_ts="1574438401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="upscaler_tb_beh.prj"/>
      <outfile xil_pn:name="upscaler_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1574438404" xil_pn:in_ck="3790698212283674791" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6371231968120753901" xil_pn:start_ts="1574438404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="upscaler_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
