5 d 41 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd ovl1.2.vcd -o ovl1.2.cdd -v ovl1.2.v -A ovl -D OVL_COVER_DEFAULT=15 +libext+.vlib+ -y ./ovl -I ./ovl -I ./ovl/vlog95 -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" ovl1.2.v 1 30 1
1 width 0 80000 1 0 31 0 32 21 10 0 0 0 0 0 0 0
1 clock 3 3000a 1 0 0 0 1 25 1102
1 reset_n 4 3000a 1 0 0 0 1 25 102
1 a 5 3000a 1 0 3 0 4 25 10aa
3 0 clock_gen "main.clkgen" ovl1.2.v 33 42 1
2 1 37 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clock 34 81000d 1 0 0 0 1 25 1102
4 1 1 0 0
3 1 clock_gen.$u1 "main.clkgen.$u1" ovl1.2.v 0 40 1
2 2 38 100013 1 0 21004 0 0 1 16 0
2 3 38 8000c 0 1 1410 0 0 1 9 clock
2 4 38 80013 1 37 16 2 3
2 5 39 110011 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 6 39 100011 55 2c 900a 5 0 32 26 aa aa aa aa aa aa aa aa
2 7 39 1c0020 2a 1 101c 0 0 1 9 clock
2 8 39 1b001b 2a 1b 102c 7 0 1 26 1102
2 9 39 130017 0 1 1410 0 0 1 9 clock
2 10 39 130020 2a 37 3e 8 9
4 10 6 6 6
4 6 0 10 0
4 4 11 6 6
3 0 assert_zero_one_hot "main.foo" ./ovl/assert_zero_one_hot.vlib 6 35 1
2 11 8 180018 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 12 8 a0014 0 1 1410 0 0 32 41 error_count
2 13 8 a0018 1 37 16 11 12
2 14 9 180018 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 15 9 a0014 0 1 1410 0 0 32 41 cover_count
2 16 9 a0018 1 37 16 14 15
2 17 9 530056 1 0 21008 0 0 1 20 1
2 18 9 4c004f 1 0 21004 0 0 1 16 0
2 19 9 4a004a 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 20 9 440048 1 32 1008 0 0 32 9 width
2 21 9 44004a 1 7 1208 19 20 32 26 41aaa faa faa faa faa faa faa faa
2 22 9 430051 1 25 1104 18 21 3 26 72a
2 23 9 430056 1 31 1088 17 22 4 26 1eaa
2 24 9 420057 1 26 1008 23 0 4 26 1eaa
2 25 9 27002f 2 1 100c 0 0 4 9 test_expr
2 26 9 270057 3 7 128c 24 25 4 26 101eaa
2 27 9 150021 0 1 1410 0 0 4 9 dec_test_expr
2 28 9 150057 3 36 e 26 27
2 29 10 4c004f 1 0 21004 0 0 1 16 0
2 30 10 46004a 1 32 1008 0 0 32 9 width
2 31 10 450051 1 25 1104 29 30 4 26 faa
2 32 10 33003f 2 1 100c 0 0 4 9 dec_test_expr
2 33 10 27002f 2 1 100c 0 0 4 9 test_expr
2 34 10 27003f 2 8 1184 32 33 4 26 ffaa
2 35 10 260051 3 11 1048 31 34 1 26 1002
2 36 10 150021 0 1 1410 0 0 1 9 zoh_test_expr
2 37 10 150052 2 36 a 35 36
2 38 11 4c004f 1 0 21004 0 0 1 16 0
2 39 11 46004a 1 32 1008 0 0 32 9 width
2 40 11 450051 1 25 1104 38 39 4 26 faa
2 41 11 37003f 2 1 100c 0 0 4 9 test_expr
2 42 11 27002f 2 1 100c 0 0 4 9 test_expr
2 43 11 27003f 2 2 1244 41 42 4 26 100faa
2 44 11 260051 3 11 1048 40 43 1 26 1002
2 45 11 130021 0 1 1410 0 0 1 9 valid_test_expr
2 46 11 130052 2 36 a 44 45
2 47 78 140016 2a 1 100c 0 0 1 9 clk
2 48 78 c0016 40 27 100a 47 0 1 26 2
2 49 78 19001d 15 3d 5002 0 0 1 26 2 $u22
2 50 93 140016 2a 1 100c 0 0 1 9 clk
2 51 93 c0016 40 27 100a 50 0 1 26 2
2 52 93 19001d 15 3d 5002 0 0 1 26 2 $u26
2 53 110 440051 3 1 100c 0 0 4 9 prev_test_expr
2 54 110 37003f 2 1 100c 0 0 4 9 test_expr
2 55 110 370051 4 15 12cc 53 54 1 26 1102
2 56 110 300030 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 57 110 1a002c 1 32 1008 0 0 32 9 OVL_COVER_SANITY_ON
2 58 110 1a0030 1 e 1108 56 57 1 26 1002
2 59 110 190052 5 18 130c 55 58 1 26 11002
2 60 110 90014 0 1 1410 0 0 1 9 fire_cover_1
2 61 110 90053 4 35 e 59 60
2 62 111 720086 3 1 100c 0 0 4 9 prev_one_hots_checked
2 63 111 5e006d 3 1 100c 0 0 4 9 one_hots_checked
2 64 111 5e0086 4 15 134c 62 63 1 26 1102
2 65 111 520055 1 0 21008 0 0 1 20 1
2 66 111 4c0050 1 32 1008 0 0 32 9 width
2 67 111 4b0057 1 25 1208 65 66 4 26 f0aa
2 68 111 370046 3 1 100c 0 0 4 9 one_hots_checked
2 69 111 370057 4 11 1284 67 68 1 26 102
2 70 111 300030 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 71 111 1a002c 1 32 1008 0 0 32 9 OVL_COVER_CORNER_ON
2 72 111 1a0030 1 e 1108 70 71 1 26 1002
2 73 111 190058 4 18 1104 69 72 1 26 1002
2 74 111 190087 5 18 10c4 64 73 1 26 1102
2 75 111 90014 0 1 1410 0 0 1 9 fire_cover_2
2 76 111 90088 2 35 6 74 75
2 77 112 700073 1 0 21004 0 0 1 16 0
2 78 112 6a006e 1 32 1008 0 0 32 9 width
2 79 112 690075 1 25 1104 77 78 4 26 faa
2 80 112 570064 3 1 100c 0 0 4 9 prev_test_expr
2 81 112 570075 4 15 114c 79 80 1 26 1102
2 82 112 4b004e 1 0 21004 0 0 1 16 0
2 83 112 450049 1 32 1008 0 0 32 9 width
2 84 112 440050 1 25 1104 82 83 4 26 faa
2 85 112 37003f 2 1 100c 0 0 4 9 test_expr
2 86 112 370050 3 11 114c 84 85 1 26 1102
2 87 112 300030 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 88 112 1a002c 1 32 1008 0 0 32 9 OVL_COVER_CORNER_ON
2 89 112 1a0030 1 e 1108 87 88 1 26 1002
2 90 112 190051 3 18 130c 86 89 1 26 11002
2 91 112 190076 5 18 138c 81 90 1 26 11102
2 92 112 90014 0 1 1410 0 0 1 9 fire_cover_3
2 93 112 90077 4 35 e 91 92
1 severity_level 0 80000 1 0 31 0 32 21 1 0 0 0 0 0 0 0
1 width 0 80000 1 0 31 0 32 21 10 0 0 0 0 0 0 0
1 property_type 0 80000 1 0 31 0 32 17 0 0 0 0 0 0 0 0
1 msg 0 80000 1 0 31 0 72 21 54 10 55 10 41 10 10 11 1 10 50 10 55 10 41 10 14 11
1 coverage_level 0 80000 1 0 31 0 32 21 55 0 0 0 0 0 0 0
1 assert_name 0 80000 1 0 31 0 152 21 10 11 55 10 40 10 55 11 11 10 54 10 55 10 55 11 55 10 4 11 11 10 44 11 55 11 10 11 4 11 11 10 5 11 5 11 1 10
1 OVL_COVER_SANITY_ON 0 80000 1 0 31 0 32 21 1 0 0 0 0 0 0 0
1 OVL_COVER_BASIC_ON 0 80000 1 0 31 0 32 21 4 0 0 0 0 0 0 0
1 OVL_COVER_CORNER_ON 0 80000 1 0 31 0 32 21 10 0 0 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 0 80000 1 0 31 0 32 21 40 0 0 0 0 0 0 0
1 clk 14 14 1 0 0 0 1 25 1102
1 reset_n 14 19 1 0 0 0 1 25 102
1 test_expr 15 14 1 0 3 0 4 25 10aa
1 error_count 6 3000a 1 0 31 0 32 57 aa aa aa aa aa aa aa aa
1 cover_count 7 3000a 1 0 31 0 32 57 2aa aa aa aa aa aa aa aa
1 dec_test_expr 9 30015 1 0 3 0 4 25 faa
1 zoh_test_expr 10 30015 1 0 0 0 1 25 2
1 valid_test_expr 11 30013 1 0 0 0 1 25 2
1 one_hots_checked 75 30017 1 0 3 0 4 25 1aa
1 prev_one_hots_checked 76 30012 1 0 3 0 4 25 1aa
1 prev_test_expr 77 30012 1 0 3 0 4 25 10aa
1 fire_cover_1 92 30007 1 0 0 0 1 25 1102
1 fire_cover_2 92 30015 1 0 0 0 1 25 2
1 fire_cover_3 92 30023 1 0 0 0 1 25 1102
4 13 1 0 0
4 16 1 0 0
4 28 f 28 28
4 37 f 37 37
4 46 f 46 46
4 49 6 48 0
4 48 1 49 0
4 52 6 51 0
4 51 1 52 0
4 61 f 61 61
4 76 f 76 76
4 93 f 93 93
3 3 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" std_ovl_task.h 117 135 1
2 94 119 20006 2 3d 5002 0 0 1 26 2 $u19
1 cvr_msg 118 800015 1 0 511 0 512 25 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa 42aa 1aa 8aa aa c0aa 1aa 4aa aa 2aa 1aa caa 21aa 30aa 12aa 2caa 10aa 1aa 10aa 7aa 20aa 52aa 1aa f0aa 2aa 48aa aa 24aa 10aa aaa 21aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 94 11 0 0
3 1 assert_zero_one_hot.ovl_cover_t.$u19 "main.foo.ovl_cover_t.$u19" std_ovl_task.h 0 134 1
2 95 122 210021 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 96 122 13001d 1 1 1014 0 0 32 41 cover_count
2 97 122 130021 1 6 1098 95 96 32 58 1eaa faa faa faa faa faa faa faa
2 98 122 5000f 0 1 1410 0 0 32 41 cover_count
2 99 122 50021 2 37 3a 97 98
2 100 126 1d001e 1 0 1008 0 0 32 52 55 0 0 0 0 0 0 0
2 101 126 c0019 1 32 1008 0 0 32 9 coverage_level
2 102 126 c001e 1 e 1204 100 101 1 26 102
2 103 126 8001f 2 39 6 102 0
2 104 0 0 2 4e 1002 0 0 1 26 2
2 105 0 0 0 4e 1002 0 0 1 26 2
4 104 0 0 0
4 105 0 0 0
4 103 0 105 104
4 99 11 103 103
3 2 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" std_ovl_task.h 157 170 1
2 106 160 20006 0 3d 5802 0 0 1 26 2 $u20
1 ovl_fire_2state_f 157 5000b 1 0 0 0 1 25 2
1 property_type 158 c 1 0 31 0 32 25 aa aa aa aa aa aa aa aa
4 106 11 0 0
3 1 assert_zero_one_hot.ovl_fire_2state_f.$u20 "main.foo.ovl_fire_2state_f.$u20" std_ovl_task.h 0 169 1
2 107 163 60006 0 0 1810 0 0 32 52 1 0 0 0 0 0 0 0
2 108 162 60006 0 0 1810 0 0 32 48 0 0 0 0 0 0 0 0
2 109 162 60006 0 31 1830 107 108 64 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 110 161 a0016 0 32 1812 0 0 32 9 property_type
2 111 162 0 0 2d 1822 109 110 1 26 2
2 112 165 60006 0 0 1810 0 0 32 52 10 0 0 0 0 0 0 0
2 113 164 60006 0 0 1810 0 0 32 52 5 0 0 0 0 0 0 0
2 114 164 60006 0 31 1830 112 113 64 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 115 164 0 0 2d 1822 114 110 1 26 2
2 116 166 60006 0 0 1810 0 0 32 52 4 0 0 0 0 0 0 0
2 117 166 0 0 2d 1822 116 110 1 26 2
2 118 167 0 0 30 1802 0 0 1 26 2
2 119 167 2f0032 0 0 21810 0 0 1 16 0
2 120 167 1b002b 0 1 1c10 0 0 1 9 ovl_fire_2state_f
2 121 167 1b0032 0 37 832 119 120
2 122 166 250028 0 0 21810 0 0 1 16 0
2 123 166 110021 0 1 1c10 0 0 1 9 ovl_fire_2state_f
2 124 166 110028 0 37 832 122 123
2 125 165 1e0021 0 0 21810 0 0 1 20 1
2 126 165 a001a 0 1 1c10 0 0 1 9 ovl_fire_2state_f
2 127 165 a0021 0 37 832 125 126
2 128 163 250028 0 0 21810 0 0 1 20 1
2 129 163 110021 0 1 1c10 0 0 1 9 ovl_fire_2state_f
2 130 163 110028 0 37 832 128 129
4 121 0 0 0
4 118 0 121 0
4 124 0 0 0
4 117 0 124 118
4 127 0 0 0
4 115 0 127 117
4 130 0 0 0
4 111 11 130 115
3 2 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" std_ovl_task.h 173 191 1
2 131 176 20006 0 3d 5802 0 0 1 26 2 $u21
1 ovl_fire_xcheck_f 173 5000b 1 0 0 0 1 25 2
1 property_type 174 c 1 0 31 0 32 25 aa aa aa aa aa aa aa aa
4 131 11 0 0
3 1 assert_zero_one_hot.ovl_fire_xcheck_f.$u21 "main.foo.ovl_fire_xcheck_f.$u21" std_ovl_task.h 0 190 1
2 132 183 60006 0 0 1810 0 0 32 52 1 0 0 0 0 0 0 0
2 133 182 60006 0 0 1810 0 0 32 48 0 0 0 0 0 0 0 0
2 134 182 60006 0 31 1830 132 133 64 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 135 181 a0016 0 32 1812 0 0 32 9 property_type
2 136 182 0 0 2d 1822 134 135 1 26 2
2 137 185 60006 0 0 1810 0 0 32 52 10 0 0 0 0 0 0 0
2 138 184 60006 0 0 1810 0 0 32 52 5 0 0 0 0 0 0 0
2 139 184 60006 0 31 1830 137 138 64 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 140 184 0 0 2d 1822 139 135 1 26 2
2 141 186 60006 0 0 1810 0 0 32 52 4 0 0 0 0 0 0 0
2 142 186 0 0 2d 1822 141 135 1 26 2
2 143 187 0 0 30 1802 0 0 1 26 2
2 144 187 2f0032 0 0 21810 0 0 1 16 0
2 145 187 1b002b 0 1 1c10 0 0 1 9 ovl_fire_xcheck_f
2 146 187 1b0032 0 37 832 144 145
2 147 186 250028 0 0 21810 0 0 1 16 0
2 148 186 110021 0 1 1c10 0 0 1 9 ovl_fire_xcheck_f
2 149 186 110028 0 37 832 147 148
2 150 185 1e0021 0 0 21810 0 0 1 16 0
2 151 185 a001a 0 1 1c10 0 0 1 9 ovl_fire_xcheck_f
2 152 185 a0021 0 37 832 150 151
2 153 183 250028 0 0 21810 0 0 1 20 1
2 154 183 110021 0 1 1c10 0 0 1 9 ovl_fire_xcheck_f
2 155 183 110028 0 37 832 153 154
4 146 0 0 0
4 143 0 146 0
4 149 0 0 0
4 142 0 149 143
4 152 0 0 0
4 140 0 152 142
4 155 0 0 0
4 136 11 155 140
3 1 assert_zero_one_hot.$u22 "main.foo.$u22" ./vlog95/assert_zero_one_hot_logic.v 0 90 1
2 156 79 16001e 2 1 100c 0 0 4 9 test_expr
2 157 79 40011 0 1 1410 0 0 4 9 prev_test_expr
2 158 79 4001e 15 38 e 156 157
2 159 80 130016 1 0 21004 0 0 1 16 0
2 160 80 8000e 2 1 100c 0 0 1 9 reset_n
2 161 80 80016 2 11 114c 159 160 1 26 1102
2 162 80 40017 15 39 e 161 0
2 163 84 9000d 10 3d 5002 0 0 1 26 2 $u24
2 164 80 19001d 5 3d 5002 0 0 1 26 2 $u23
4 163 0 0 0
4 164 0 0 0
4 162 0 164 163
4 158 11 162 162
3 1 assert_zero_one_hot.$u22.$u23 "main.foo.$u22.$u23" ./vlog95/assert_zero_one_hot_logic.v 0 83 1
2 165 81 260029 1 0 21004 0 0 1 16 0
2 166 81 200024 1 32 1008 0 0 32 9 width
2 167 81 1f002b 1 25 1104 165 166 4 26 faa
2 168 81 b001a 0 1 1410 0 0 4 9 one_hots_checked
2 169 81 b002b 5 38 16 167 168
2 170 82 260029 1 0 21004 0 0 1 16 0
2 171 82 200024 1 32 1008 0 0 32 9 width
2 172 82 1f002b 1 25 1104 170 171 4 26 faa
2 173 82 6001a 0 1 1410 0 0 4 9 prev_one_hots_checked
2 174 82 6002b 5 38 16 172 173
4 174 0 0 0
4 169 11 174 174
3 1 assert_zero_one_hot.$u22.$u24 "main.foo.$u22.$u24" ./vlog95/assert_zero_one_hot_logic.v 0 89 1
2 175 85 1d0029 1 1 1008 0 0 1 9 zoh_test_expr
2 176 85 a0018 1 1 1008 0 0 1 9 valid_test_expr
2 177 85 a0029 1 18 1208 175 176 1 26 10002
2 178 85 6002a 10 39 a 177 0
2 179 88 1f002e 1 1 1008 0 0 4 9 one_hots_checked
2 180 88 6001a 0 1 1410 0 0 4 9 prev_one_hots_checked
2 181 88 6002e 10 38 a 179 180
2 182 85 2c0030 10 3d 5002 0 0 1 26 2 $u25
4 181 0 0 0
4 182 6 181 0
4 178 11 182 181
3 1 assert_zero_one_hot.$u22.$u24.$u25 "main.foo.$u22.$u24.$u25" ./vlog95/assert_zero_one_hot_logic.v 0 87 1
2 183 86 2f0037 2 1 100c 0 0 4 9 test_expr
2 184 86 1c002b 1 1 1008 0 0 4 9 one_hots_checked
2 185 86 1c0037 2 9 1308 183 184 4 26 e11aa
2 186 86 80017 0 1 1410 0 0 4 9 one_hots_checked
2 187 86 80037 10 38 a 185 186
4 187 11 0 0
3 1 assert_zero_one_hot.$u26 "main.foo.$u26" ./vlog95/assert_zero_one_hot_logic.v 0 108 1
2 188 94 130016 1 0 21004 0 0 1 16 0
2 189 94 8000e 2 1 100c 0 0 1 9 reset_n
2 190 94 80016 2 11 114c 188 189 1 26 1102
2 191 94 40017 15 39 e 190 0
2 192 97 9000d 10 3d 5002 0 0 1 26 2 $u28
4 192 0 0 0
4 191 11 0 192
3 1 assert_zero_one_hot.$u26.$u28 "main.foo.$u26.$u28" ./vlog95/assert_zero_one_hot_logic.v 0 107 1
2 193 98 a0015 3 1 100c 0 0 1 9 fire_cover_1
2 194 98 60016 10 39 e 193 0
2 195 101 a0015 1 1 1004 0 0 1 9 fire_cover_2
2 196 101 60016 10 39 6 195 0
2 197 104 a0015 3 1 100c 0 0 1 9 fire_cover_3
2 198 104 60016 10 39 e 197 0
2 199 104 18001c 1 3d 5002 0 0 1 26 2 $u31
2 200 101 18001c 0 3d 5002 0 0 1 26 2 $u30
2 201 98 18001c 1 3d 5002 0 0 1 26 2 $u29
4 199 0 0 0
4 198 0 199 0
4 200 6 198 0
4 196 0 200 198
4 201 6 196 0
4 194 11 201 196
3 1 assert_zero_one_hot.$u26.$u28.$u29 "main.foo.$u26.$u28.$u29" ./vlog95/assert_zero_one_hot_logic.v 0 100 1
2 202 99 14002d 1 0 81008 0 0 192 20 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 11 14 15 14 54 14 1 14 40 14 5 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 203 99 14002d 1 47 8 202 0 ovl_cover_t.cvr_msg
2 204 99 8002f 1 3b 5002 0 203 512 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 204 11 0 0
3 1 assert_zero_one_hot.$u26.$u28.$u30 "main.foo.$u26.$u28.$u30" ./vlog95/assert_zero_one_hot_logic.v 0 103 1
2 205 102 140031 0 0 81010 0 0 224 20 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 10 14 11 14 45 14 5 14 11 14 40 14 5 14 55 11 5 15 10 15 55 14 40 14 55 11 11 14 54 14 55 14 55 11 50 14 50 14 1 14
2 206 102 140031 0 47 20 205 0 ovl_cover_t.cvr_msg
2 207 102 80033 0 3b 5012 0 206 512 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 207 11 0 0
3 1 assert_zero_one_hot.$u26.$u28.$u31 "main.foo.$u26.$u28.$u31" ./vlog95/assert_zero_one_hot_logic.v 0 106 1
2 208 105 140030 1 0 81008 0 0 216 20 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 5 15 55 14 4 15 11 14 44 15 55 11 50 14 50 14 1 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 209 105 140030 1 47 8 208 0 ovl_cover_t.cvr_msg
2 210 105 80032 1 3b 5002 0 209 512 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 210 11 0 0
3 1 main.$u0 "main.$u0" ovl1.2.v 0 28 1
