<!-- received="Wed Dec 25 19:12:04 1996 MST" -->
<!-- sent="Wed, 25 Dec 1996 19:59:32 -0600" -->
<!-- name="Dejan Vucinic" -->
<!-- email="dejan@mit.edu" -->
<!-- subject="Re: tech snippets" -->
<!-- id="199612252335.PAA05500@igc3.igc.apc.org" -->
<!-- inreplyto="tech snippets" -->
<title>extropians: Re: tech snippets</title>
<h1>Re: tech snippets</h1>
Dejan Vucinic (<i>dejan@mit.edu</i>)<br>
<i>Wed, 25 Dec 1996 19:59:32 -0600</i>
<p>
<ul>
<li> <b>Messages sorted by:</b> <a href="date.html#4724">[ date ]</a><a href="index.html#4724">[ thread ]</a><a href="subject.html#4724">[ subject ]</a><a href="author.html#4724">[ author ]</a>
<!-- next="start" -->
<li> <b>Next message:</b> <a href="4725.html">Michael Lorrey: "Re: Predators and Prey (was Sma (was Healthy Sexuality))"</a>
<li> <b>Previous message:</b> <a href="4723.html">Eliezer Yudkowsky: "Re: Extropians Investing in the Future"</a>
<li> <b>Maybe in reply to:</b> <a href="4039.html">Eugene Leitl: "tech snippets"</a>
<!-- nextthread="start" -->
<!-- reply="end" -->
</ul>
<hr>
<!-- body="start" -->
<i>&gt; E.g., consider a minor novely, the L4 nanokernel. It is just 12 kBytes,</i><br>
<i>&gt; which vastly increases its probability to be at last in the 2nd-level</i><br>
<i>&gt; cache if it is needed, hot-spot 1 kByte of message-passing code (one</i><br>
<i>&gt; order of magnitude more efficent than Mach) will typically even reside in</i><br>
<i>&gt; 1st-level cache. The microkernel is not portable, so why not writing it in</i><br>
<i>&gt; assembly for each individual CPU? This should take a single person several</i><br>
<i>&gt; months, which is tolerable. But consider the performance increase!</i><br>
<i>&gt; </i><br>
<i>&gt; Taking this one step further: why not putting the entire microkernel/VM</i><br>
<i>&gt; into a _normal_ on-die SRAM, having an address in address space (cache</i><br>
<i>&gt; has none, it occupies the same address space as the addressable core)?</i><br>
<p>
Taking this yet another step further:<br>
Over the last fifteen years all major CPU makers have migrated from<br>
a monolithic design to microcode.  Why in the world doesn't Motorola<br>
or MIPS or whoever implement both x86 and 68000/PowerPC/MIPS instruction<br>
set in a single chip!?  Switch between the two with a protected<br>
instruction.  Run DOS on an SGI machine as a native OS, for<br>
applications' sake.  Have a nice safe MMU to go with it.  Bury the<br>
inferior Intel architecture.  Later you can have the entire nanokernel<br>
in the microcode if the approach works.  The on-chip memory can only<br>
increase with time.  What am I missing?  Grand OS Unification, heh. :)<br>
<p>
<p>
Regards,<br>
<p>
--dv<br>
<!-- body="end" -->
<hr>
<p>
<ul>
<!-- next="start" -->
<li> <b>Next message:</b> <a href="4725.html">Michael Lorrey: "Re: Predators and Prey (was Sma (was Healthy Sexuality))"</a>
<li> <b>Previous message:</b> <a href="4723.html">Eliezer Yudkowsky: "Re: Extropians Investing in the Future"</a>
<li> <b>Maybe in reply to:</b> <a href="4039.html">Eugene Leitl: "tech snippets"</a>
<!-- nextthread="start" -->
<!-- reply="end" -->
</ul>
