// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _window_macc_HH_
#define _window_macc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "yolo_conv_top_mul_mul_16s_16s_32_1_0.h"

namespace ap_rtl {

struct window_macc : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<16> > p_read;
    sc_in< sc_lv<16> > p_read1;
    sc_in< sc_lv<16> > p_read2;
    sc_in< sc_lv<16> > p_read3;
    sc_in< sc_lv<16> > p_read4;
    sc_in< sc_lv<16> > p_read5;
    sc_in< sc_lv<16> > p_read6;
    sc_in< sc_lv<16> > p_read7;
    sc_in< sc_lv<16> > p_read8;
    sc_in< sc_lv<16> > p_read9;
    sc_in< sc_lv<16> > p_read10;
    sc_in< sc_lv<16> > p_read11;
    sc_in< sc_lv<16> > p_read12;
    sc_in< sc_lv<16> > p_read13;
    sc_in< sc_lv<16> > p_read14;
    sc_in< sc_lv<16> > p_read15;
    sc_in< sc_lv<16> > p_read16;
    sc_in< sc_lv<16> > p_read17;
    sc_out< sc_lv<16> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    window_macc(sc_module_name name);
    SC_HAS_PROCESS(window_macc);

    ~window_macc();

    sc_trace_file* mVcdFile;

    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U6;
    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U7;
    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U8;
    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U9;
    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U10;
    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U11;
    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U12;
    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U13;
    yolo_conv_top_mul_mul_16s_16s_32_1_0<1,1,16,16,32>* yolo_conv_top_mul_mul_16s_16s_32_1_0_U14;
    sc_signal< sc_lv<16> > p_read_1_reg_1240;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > p_read_1_reg_1240_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_1_reg_1240_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_read_1_reg_1240_pp0_iter3_reg;
    sc_signal< sc_lv<16> > p_read_2_reg_1245;
    sc_signal< sc_lv<16> > p_read_2_reg_1245_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_2_reg_1245_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_read_2_reg_1245_pp0_iter3_reg;
    sc_signal< sc_lv<16> > p_read_3_reg_1250;
    sc_signal< sc_lv<16> > p_read_3_reg_1250_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_3_reg_1250_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_read_4_reg_1255;
    sc_signal< sc_lv<16> > p_read_4_reg_1255_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_5_reg_1260;
    sc_signal< sc_lv<16> > p_read_5_reg_1260_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_6_reg_1265;
    sc_signal< sc_lv<16> > p_read_10_reg_1270;
    sc_signal< sc_lv<16> > p_read_10_reg_1270_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_10_reg_1270_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_read_10_reg_1270_pp0_iter3_reg;
    sc_signal< sc_lv<16> > p_read_11_reg_1275;
    sc_signal< sc_lv<16> > p_read_11_reg_1275_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_11_reg_1275_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_read_11_reg_1275_pp0_iter3_reg;
    sc_signal< sc_lv<16> > p_read_12_reg_1280;
    sc_signal< sc_lv<16> > p_read_12_reg_1280_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_12_reg_1280_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_read_13_reg_1285;
    sc_signal< sc_lv<16> > p_read_13_reg_1285_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_14_reg_1290;
    sc_signal< sc_lv<16> > p_read_14_reg_1290_pp0_iter1_reg;
    sc_signal< sc_lv<16> > p_read_15_reg_1295;
    sc_signal< sc_lv<32> > mul_ln1118_fu_1186_p2;
    sc_signal< sc_lv<32> > mul_ln1118_reg_1300;
    sc_signal< sc_lv<32> > mul_ln1118_1_fu_1192_p2;
    sc_signal< sc_lv<32> > mul_ln1118_1_reg_1306;
    sc_signal< sc_lv<32> > mul_ln1118_2_fu_1198_p2;
    sc_signal< sc_lv<32> > mul_ln1118_2_reg_1312;
    sc_signal< sc_lv<1> > tmp_56_reg_1318;
    sc_signal< sc_lv<32> > add_ln703_1_fu_323_p2;
    sc_signal< sc_lv<32> > add_ln703_1_reg_1325;
    sc_signal< sc_lv<1> > tmp_57_reg_1331;
    sc_signal< sc_lv<32> > mul_ln1118_3_fu_1204_p2;
    sc_signal< sc_lv<32> > mul_ln1118_3_reg_1338;
    sc_signal< sc_lv<32> > select_ln340_11_fu_468_p3;
    sc_signal< sc_lv<32> > select_ln340_11_reg_1344;
    sc_signal< sc_lv<32> > mul_ln1118_4_fu_1210_p2;
    sc_signal< sc_lv<32> > mul_ln1118_4_reg_1350;
    sc_signal< sc_lv<32> > mul_ln1118_5_fu_1216_p2;
    sc_signal< sc_lv<32> > mul_ln1118_5_reg_1356;
    sc_signal< sc_lv<1> > tmp_62_reg_1362;
    sc_signal< sc_lv<32> > add_ln703_4_fu_595_p2;
    sc_signal< sc_lv<32> > add_ln703_4_reg_1369;
    sc_signal< sc_lv<1> > tmp_63_reg_1375;
    sc_signal< sc_lv<32> > mul_ln1118_6_fu_1222_p2;
    sc_signal< sc_lv<32> > mul_ln1118_6_reg_1382;
    sc_signal< sc_lv<32> > select_ln340_14_fu_740_p3;
    sc_signal< sc_lv<32> > select_ln340_14_reg_1388;
    sc_signal< sc_lv<32> > mul_ln1118_7_fu_1228_p2;
    sc_signal< sc_lv<32> > mul_ln1118_7_reg_1394;
    sc_signal< sc_lv<32> > mul_ln1118_8_fu_1234_p2;
    sc_signal< sc_lv<32> > mul_ln1118_8_reg_1400;
    sc_signal< sc_lv<1> > tmp_68_reg_1406;
    sc_signal< sc_lv<32> > add_ln703_7_fu_867_p2;
    sc_signal< sc_lv<32> > add_ln703_7_reg_1413;
    sc_signal< sc_lv<1> > tmp_69_reg_1419;
    sc_signal< sc_lv<1> > p_Result_s_reg_1426;
    sc_signal< sc_lv<16> > p_Val2_1_fu_994_p2;
    sc_signal< sc_lv<16> > p_Val2_1_reg_1432;
    sc_signal< sc_lv<1> > carry_1_fu_1014_p2;
    sc_signal< sc_lv<1> > carry_1_reg_1438;
    sc_signal< sc_lv<1> > p_Result_3_fu_1020_p3;
    sc_signal< sc_lv<1> > p_Result_3_reg_1444;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1054_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_1449;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1060_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_1455;
    sc_signal< sc_lv<1> > and_ln786_fu_1094_p2;
    sc_signal< sc_lv<1> > and_ln786_reg_1460;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<33> > sext_ln703_fu_216_p1;
    sc_signal< sc_lv<33> > sext_ln703_1_fu_219_p1;
    sc_signal< sc_lv<33> > add_ln1192_fu_222_p2;
    sc_signal< sc_lv<32> > add_ln703_fu_236_p2;
    sc_signal< sc_lv<1> > tmp_55_fu_240_p3;
    sc_signal< sc_lv<1> > tmp_fu_228_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_248_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_266_p2;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_260_p2;
    sc_signal< sc_lv<1> > and_ln786_1_fu_254_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_272_p2;
    sc_signal< sc_lv<32> > select_ln340_fu_278_p3;
    sc_signal< sc_lv<32> > select_ln388_fu_286_p3;
    sc_signal< sc_lv<32> > select_ln340_9_fu_294_p3;
    sc_signal< sc_lv<33> > sext_ln703_2_fu_302_p1;
    sc_signal< sc_lv<33> > sext_ln703_3_fu_306_p1;
    sc_signal< sc_lv<33> > add_ln1192_1_fu_309_p2;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_342_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_356_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_352_p2;
    sc_signal< sc_lv<1> > and_ln786_2_fu_347_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_361_p2;
    sc_signal< sc_lv<32> > select_ln340_1_fu_366_p3;
    sc_signal< sc_lv<32> > select_ln388_1_fu_373_p3;
    sc_signal< sc_lv<32> > select_ln340_10_fu_380_p3;
    sc_signal< sc_lv<33> > sext_ln703_4_fu_388_p1;
    sc_signal< sc_lv<33> > sext_ln703_5_fu_392_p1;
    sc_signal< sc_lv<33> > add_ln1192_2_fu_395_p2;
    sc_signal< sc_lv<32> > add_ln703_2_fu_409_p2;
    sc_signal< sc_lv<1> > tmp_59_fu_414_p3;
    sc_signal< sc_lv<1> > tmp_58_fu_401_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_422_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_440_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_434_p2;
    sc_signal< sc_lv<1> > and_ln786_3_fu_428_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_446_p2;
    sc_signal< sc_lv<32> > select_ln340_2_fu_452_p3;
    sc_signal< sc_lv<32> > select_ln388_2_fu_460_p3;
    sc_signal< sc_lv<33> > sext_ln703_6_fu_488_p1;
    sc_signal< sc_lv<33> > sext_ln703_7_fu_491_p1;
    sc_signal< sc_lv<33> > add_ln1192_3_fu_494_p2;
    sc_signal< sc_lv<32> > add_ln703_3_fu_508_p2;
    sc_signal< sc_lv<1> > tmp_61_fu_512_p3;
    sc_signal< sc_lv<1> > tmp_60_fu_500_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_520_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_538_p2;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_532_p2;
    sc_signal< sc_lv<1> > and_ln786_4_fu_526_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_544_p2;
    sc_signal< sc_lv<32> > select_ln340_3_fu_550_p3;
    sc_signal< sc_lv<32> > select_ln388_3_fu_558_p3;
    sc_signal< sc_lv<32> > select_ln340_12_fu_566_p3;
    sc_signal< sc_lv<33> > sext_ln703_8_fu_574_p1;
    sc_signal< sc_lv<33> > sext_ln703_9_fu_578_p1;
    sc_signal< sc_lv<33> > add_ln1192_4_fu_581_p2;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_614_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_628_p2;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_624_p2;
    sc_signal< sc_lv<1> > and_ln786_5_fu_619_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_633_p2;
    sc_signal< sc_lv<32> > select_ln340_4_fu_638_p3;
    sc_signal< sc_lv<32> > select_ln388_4_fu_645_p3;
    sc_signal< sc_lv<32> > select_ln340_13_fu_652_p3;
    sc_signal< sc_lv<33> > sext_ln703_10_fu_660_p1;
    sc_signal< sc_lv<33> > sext_ln703_11_fu_664_p1;
    sc_signal< sc_lv<33> > add_ln1192_5_fu_667_p2;
    sc_signal< sc_lv<32> > add_ln703_5_fu_681_p2;
    sc_signal< sc_lv<1> > tmp_65_fu_686_p3;
    sc_signal< sc_lv<1> > tmp_64_fu_673_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_694_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_712_p2;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_706_p2;
    sc_signal< sc_lv<1> > and_ln786_6_fu_700_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_718_p2;
    sc_signal< sc_lv<32> > select_ln340_5_fu_724_p3;
    sc_signal< sc_lv<32> > select_ln388_5_fu_732_p3;
    sc_signal< sc_lv<33> > sext_ln703_12_fu_760_p1;
    sc_signal< sc_lv<33> > sext_ln703_13_fu_763_p1;
    sc_signal< sc_lv<33> > add_ln1192_6_fu_766_p2;
    sc_signal< sc_lv<32> > add_ln703_6_fu_780_p2;
    sc_signal< sc_lv<1> > tmp_67_fu_784_p3;
    sc_signal< sc_lv<1> > tmp_66_fu_772_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_792_p2;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_810_p2;
    sc_signal< sc_lv<1> > xor_ln340_14_fu_804_p2;
    sc_signal< sc_lv<1> > and_ln786_7_fu_798_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_816_p2;
    sc_signal< sc_lv<32> > select_ln340_6_fu_822_p3;
    sc_signal< sc_lv<32> > select_ln388_6_fu_830_p3;
    sc_signal< sc_lv<32> > select_ln340_15_fu_838_p3;
    sc_signal< sc_lv<33> > sext_ln703_14_fu_846_p1;
    sc_signal< sc_lv<33> > sext_ln703_15_fu_850_p1;
    sc_signal< sc_lv<33> > add_ln1192_7_fu_853_p2;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_880_p2;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_894_p2;
    sc_signal< sc_lv<1> > xor_ln340_15_fu_890_p2;
    sc_signal< sc_lv<1> > and_ln786_8_fu_885_p2;
    sc_signal< sc_lv<1> > or_ln340_8_fu_899_p2;
    sc_signal< sc_lv<32> > select_ln340_7_fu_904_p3;
    sc_signal< sc_lv<32> > select_ln388_7_fu_911_p3;
    sc_signal< sc_lv<32> > select_ln340_16_fu_918_p3;
    sc_signal< sc_lv<7> > trunc_ln718_fu_952_p1;
    sc_signal< sc_lv<1> > r_1_fu_956_p2;
    sc_signal< sc_lv<1> > tmp_71_fu_944_p3;
    sc_signal< sc_lv<1> > tmp_73_fu_976_p3;
    sc_signal< sc_lv<1> > r_fu_970_p2;
    sc_signal< sc_lv<1> > and_ln415_fu_984_p2;
    sc_signal< sc_lv<16> > zext_ln415_fu_990_p1;
    sc_signal< sc_lv<16> > p_Val2_s_fu_934_p4;
    sc_signal< sc_lv<1> > tmp_74_fu_1000_p3;
    sc_signal< sc_lv<1> > p_Result_2_fu_962_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_1008_p2;
    sc_signal< sc_lv<7> > p_Result_s_53_fu_1028_p4;
    sc_signal< sc_lv<8> > p_Result_1_fu_1044_p4;
    sc_signal< sc_lv<1> > tmp_76_fu_1066_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_1038_p2;
    sc_signal< sc_lv<1> > xor_ln779_fu_1074_p2;
    sc_signal< sc_lv<1> > and_ln779_fu_1080_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_1086_p3;
    sc_signal< sc_lv<1> > deleted_zeros_fu_1100_p3;
    sc_signal< sc_lv<1> > xor_ln785_fu_1109_p2;
    sc_signal< sc_lv<1> > or_ln785_fu_1115_p2;
    sc_signal< sc_lv<1> > xor_ln785_1_fu_1120_p2;
    sc_signal< sc_lv<1> > and_ln781_fu_1105_p2;
    sc_signal< sc_lv<1> > or_ln786_fu_1131_p2;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1136_p2;
    sc_signal< sc_lv<1> > underflow_fu_1142_p2;
    sc_signal< sc_lv<1> > overflow_fu_1125_p2;
    sc_signal< sc_lv<1> > or_ln340_9_fu_1153_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_1147_p2;
    sc_signal< sc_lv<1> > or_ln340_10_fu_1158_p2;
    sc_signal< sc_lv<16> > select_ln340_8_fu_1164_p3;
    sc_signal< sc_lv<16> > select_ln388_8_fu_1171_p3;
    sc_signal< sc_lv<16> > select_ln340_17_fu_1178_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<16> > p_read_int_reg;
    sc_signal< sc_lv<16> > p_read1_int_reg;
    sc_signal< sc_lv<16> > p_read2_int_reg;
    sc_signal< sc_lv<16> > p_read3_int_reg;
    sc_signal< sc_lv<16> > p_read4_int_reg;
    sc_signal< sc_lv<16> > p_read5_int_reg;
    sc_signal< sc_lv<16> > p_read6_int_reg;
    sc_signal< sc_lv<16> > p_read7_int_reg;
    sc_signal< sc_lv<16> > p_read8_int_reg;
    sc_signal< sc_lv<16> > p_read9_int_reg;
    sc_signal< sc_lv<16> > p_read10_int_reg;
    sc_signal< sc_lv<16> > p_read11_int_reg;
    sc_signal< sc_lv<16> > p_read12_int_reg;
    sc_signal< sc_lv<16> > p_read13_int_reg;
    sc_signal< sc_lv<16> > p_read14_int_reg;
    sc_signal< sc_lv<16> > p_read15_int_reg;
    sc_signal< sc_lv<16> > p_read16_int_reg;
    sc_signal< sc_lv<16> > p_read17_int_reg;
    sc_signal< sc_lv<16> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_7FFF;
    static const sc_lv<16> ap_const_lv16_8000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_1054_p2();
    void thread_Range1_all_zeros_fu_1060_p2();
    void thread_Range2_all_ones_fu_1038_p2();
    void thread_add_ln1192_1_fu_309_p2();
    void thread_add_ln1192_2_fu_395_p2();
    void thread_add_ln1192_3_fu_494_p2();
    void thread_add_ln1192_4_fu_581_p2();
    void thread_add_ln1192_5_fu_667_p2();
    void thread_add_ln1192_6_fu_766_p2();
    void thread_add_ln1192_7_fu_853_p2();
    void thread_add_ln1192_fu_222_p2();
    void thread_add_ln703_1_fu_323_p2();
    void thread_add_ln703_2_fu_409_p2();
    void thread_add_ln703_3_fu_508_p2();
    void thread_add_ln703_4_fu_595_p2();
    void thread_add_ln703_5_fu_681_p2();
    void thread_add_ln703_6_fu_780_p2();
    void thread_add_ln703_7_fu_867_p2();
    void thread_add_ln703_fu_236_p2();
    void thread_and_ln415_fu_984_p2();
    void thread_and_ln779_fu_1080_p2();
    void thread_and_ln781_fu_1105_p2();
    void thread_and_ln786_1_fu_254_p2();
    void thread_and_ln786_2_fu_347_p2();
    void thread_and_ln786_3_fu_428_p2();
    void thread_and_ln786_4_fu_526_p2();
    void thread_and_ln786_5_fu_619_p2();
    void thread_and_ln786_6_fu_700_p2();
    void thread_and_ln786_7_fu_798_p2();
    void thread_and_ln786_8_fu_885_p2();
    void thread_and_ln786_fu_1094_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_return();
    void thread_carry_1_fu_1014_p2();
    void thread_deleted_ones_fu_1086_p3();
    void thread_deleted_zeros_fu_1100_p3();
    void thread_or_ln340_10_fu_1158_p2();
    void thread_or_ln340_1_fu_272_p2();
    void thread_or_ln340_2_fu_361_p2();
    void thread_or_ln340_3_fu_446_p2();
    void thread_or_ln340_4_fu_544_p2();
    void thread_or_ln340_5_fu_633_p2();
    void thread_or_ln340_6_fu_718_p2();
    void thread_or_ln340_7_fu_816_p2();
    void thread_or_ln340_8_fu_899_p2();
    void thread_or_ln340_9_fu_1153_p2();
    void thread_or_ln340_fu_1147_p2();
    void thread_or_ln785_fu_1115_p2();
    void thread_or_ln786_fu_1131_p2();
    void thread_overflow_fu_1125_p2();
    void thread_p_Result_1_fu_1044_p4();
    void thread_p_Result_2_fu_962_p3();
    void thread_p_Result_3_fu_1020_p3();
    void thread_p_Result_s_53_fu_1028_p4();
    void thread_p_Val2_1_fu_994_p2();
    void thread_p_Val2_s_fu_934_p4();
    void thread_r_1_fu_956_p2();
    void thread_r_fu_970_p2();
    void thread_select_ln340_10_fu_380_p3();
    void thread_select_ln340_11_fu_468_p3();
    void thread_select_ln340_12_fu_566_p3();
    void thread_select_ln340_13_fu_652_p3();
    void thread_select_ln340_14_fu_740_p3();
    void thread_select_ln340_15_fu_838_p3();
    void thread_select_ln340_16_fu_918_p3();
    void thread_select_ln340_17_fu_1178_p3();
    void thread_select_ln340_1_fu_366_p3();
    void thread_select_ln340_2_fu_452_p3();
    void thread_select_ln340_3_fu_550_p3();
    void thread_select_ln340_4_fu_638_p3();
    void thread_select_ln340_5_fu_724_p3();
    void thread_select_ln340_6_fu_822_p3();
    void thread_select_ln340_7_fu_904_p3();
    void thread_select_ln340_8_fu_1164_p3();
    void thread_select_ln340_9_fu_294_p3();
    void thread_select_ln340_fu_278_p3();
    void thread_select_ln388_1_fu_373_p3();
    void thread_select_ln388_2_fu_460_p3();
    void thread_select_ln388_3_fu_558_p3();
    void thread_select_ln388_4_fu_645_p3();
    void thread_select_ln388_5_fu_732_p3();
    void thread_select_ln388_6_fu_830_p3();
    void thread_select_ln388_7_fu_911_p3();
    void thread_select_ln388_8_fu_1171_p3();
    void thread_select_ln388_fu_286_p3();
    void thread_sext_ln703_10_fu_660_p1();
    void thread_sext_ln703_11_fu_664_p1();
    void thread_sext_ln703_12_fu_760_p1();
    void thread_sext_ln703_13_fu_763_p1();
    void thread_sext_ln703_14_fu_846_p1();
    void thread_sext_ln703_15_fu_850_p1();
    void thread_sext_ln703_1_fu_219_p1();
    void thread_sext_ln703_2_fu_302_p1();
    void thread_sext_ln703_3_fu_306_p1();
    void thread_sext_ln703_4_fu_388_p1();
    void thread_sext_ln703_5_fu_392_p1();
    void thread_sext_ln703_6_fu_488_p1();
    void thread_sext_ln703_7_fu_491_p1();
    void thread_sext_ln703_8_fu_574_p1();
    void thread_sext_ln703_9_fu_578_p1();
    void thread_sext_ln703_fu_216_p1();
    void thread_tmp_55_fu_240_p3();
    void thread_tmp_58_fu_401_p3();
    void thread_tmp_59_fu_414_p3();
    void thread_tmp_60_fu_500_p3();
    void thread_tmp_61_fu_512_p3();
    void thread_tmp_64_fu_673_p3();
    void thread_tmp_65_fu_686_p3();
    void thread_tmp_66_fu_772_p3();
    void thread_tmp_67_fu_784_p3();
    void thread_tmp_71_fu_944_p3();
    void thread_tmp_73_fu_976_p3();
    void thread_tmp_74_fu_1000_p3();
    void thread_tmp_76_fu_1066_p3();
    void thread_tmp_fu_228_p3();
    void thread_trunc_ln718_fu_952_p1();
    void thread_underflow_fu_1142_p2();
    void thread_xor_ln340_10_fu_434_p2();
    void thread_xor_ln340_11_fu_532_p2();
    void thread_xor_ln340_12_fu_624_p2();
    void thread_xor_ln340_13_fu_706_p2();
    void thread_xor_ln340_14_fu_804_p2();
    void thread_xor_ln340_15_fu_890_p2();
    void thread_xor_ln340_1_fu_356_p2();
    void thread_xor_ln340_2_fu_440_p2();
    void thread_xor_ln340_3_fu_538_p2();
    void thread_xor_ln340_4_fu_628_p2();
    void thread_xor_ln340_5_fu_712_p2();
    void thread_xor_ln340_6_fu_810_p2();
    void thread_xor_ln340_7_fu_894_p2();
    void thread_xor_ln340_8_fu_260_p2();
    void thread_xor_ln340_9_fu_352_p2();
    void thread_xor_ln340_fu_266_p2();
    void thread_xor_ln416_fu_1008_p2();
    void thread_xor_ln779_fu_1074_p2();
    void thread_xor_ln785_1_fu_1120_p2();
    void thread_xor_ln785_fu_1109_p2();
    void thread_xor_ln786_1_fu_342_p2();
    void thread_xor_ln786_2_fu_422_p2();
    void thread_xor_ln786_3_fu_520_p2();
    void thread_xor_ln786_4_fu_614_p2();
    void thread_xor_ln786_5_fu_694_p2();
    void thread_xor_ln786_6_fu_792_p2();
    void thread_xor_ln786_7_fu_880_p2();
    void thread_xor_ln786_8_fu_1136_p2();
    void thread_xor_ln786_fu_248_p2();
    void thread_zext_ln415_fu_990_p1();
};

}

using namespace ap_rtl;

#endif
